I 000050 55 553           1588675748850 not_gate1
(_unit VHDL(not_gate 0 4(not_gate1 0 8))
	(_version ve4)
	(_time 1588675748851 2020.05.05 13:49:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 96989199c6c0c683c0c281ccc69192909390c390c0)
	(_ent
		(_time 1588675748847)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate1 1 -1)
)
I 000050 55 553           1588675826048 not_gate1
(_unit VHDL(not_gate 0 4(not_gate1 0 8))
	(_version ve4)
	(_time 1588675826049 2020.05.05 13:50:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 194d451e464f490c4f4d0e43491e1d1f1c1f4c1f4f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__10(_arch 0 0 10(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate1 1 -1)
)
I 000051 55 601           1588675826059 nand_gate1
(_unit VHDL(nand_gate 0 16(nand_gate1 0 20))
	(_version ve4)
	(_time 1588675826060 2020.05.05 13:50:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 297d752d217e283f2d7e6f737f2f282e2d2f2c2f7c)
	(_ent
		(_time 1588675826054)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate1 1 -1)
)
I 000050 55 553           1588676046752 not_gate1
(_unit VHDL(not_gate 0 4(not_gate1 0 9))
	(_version ve4)
	(_time 1588676046753 2020.05.05 13:54:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 393e6b3c666f692c6f6d2e63693e3d3f3c3f6c3f6f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate1 1 -1)
)
I 000051 55 601           1588676046761 nand_gate1
(_unit VHDL(nand_gate 0 16(nand_gate1 0 21))
	(_version ve4)
	(_time 1588676046762 2020.05.05 13:54:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 484f1a4a411f495e4c1f0e121e4e494f4c4e4d4e1d)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate1 1 -1)
)
I 000050 55 598           1588676046782 nor_gate1
(_unit VHDL(nor_gate 0 29(nor_gate1 0 33))
	(_version ve4)
	(_time 1588676046783 2020.05.05 13:54:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585f0a5b060e0e4d0e0c4f02085f5c5e5d5e0d5e0e)
	(_ent
		(_time 1588676046774)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate1 1 -1)
)
I 000050 55 598           1588676046810 and_gate1
(_unit VHDL(and_gate 0 41(and_gate1 0 45))
	(_version ve4)
	(_time 1588676046811 2020.05.05 13:54:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 77707176252027622123602d277073717271767122)
	(_ent
		(_time 1588676046802)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate1 1 -1)
)
I 000050 55 553           1588676270085 not_gate1
(_unit VHDL(not_gate 0 4(not_gate1 0 9))
	(_version ve4)
	(_time 1588676270086 2020.05.05 13:57:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 99989a96c6cfc98ccfcd8ec3c99e9d9f9c9fcc9fcf)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate1 1 -1)
)
I 000051 55 601           1588676270091 nand_gate1
(_unit VHDL(nand_gate 0 16(nand_gate1 0 21))
	(_version ve4)
	(_time 1588676270092 2020.05.05 13:57:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a8a9abffa1ffa9beacffeef2feaea9afacaeadaefd)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate1 1 -1)
)
I 000050 55 598           1588676270097 nor_gate1
(_unit VHDL(nor_gate 0 29(nor_gate1 0 33))
	(_version ve4)
	(_time 1588676270098 2020.05.05 13:57:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a8a9abfff6fefebdfefcbff2f8afacaeadaefdaefe)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate1 1 -1)
)
I 000050 55 598           1588676270103 and_gate1
(_unit VHDL(and_gate 0 41(and_gate1 0 45))
	(_version ve4)
	(_time 1588676270104 2020.05.05 13:57:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a8a9fffff5fff8bdfefcbff2f8afacaeadaea9aefd)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate1 1 -1)
)
I 000049 55 595           1588676270120 or_gate1
(_unit VHDL(or_gate 0 53(or_gate1 0 57))
	(_version ve4)
	(_time 1588676270121 2020.05.05 13:57:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8c9c89cc29ccadecf9cd9939dcecdce9ecfcacd9e)
	(_ent
		(_time 1588676270112)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate1 1 -1)
)
I 000051 55 601           1588676270149 xnor_gate1
(_unit VHDL(xnor_gate 0 65(xnor_gate1 0 69))
	(_version ve4)
	(_time 1588676270150 2020.05.05 13:57:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7e7b9b4b5b0e5f0e5b0a1bdb1e1e6e0e3e1e2e0ef)
	(_ent
		(_time 1588676270141)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate1 1 -1)
)
I 000050 55 598           1588676270177 xor_gate1
(_unit VHDL(xor_gate 0 77(xor_gate1 0 81))
	(_version ve4)
	(_time 1588676270178 2020.05.05 13:57:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f6a8a6a6a0a0e3a0a2e1aca6f1f2f0f3f1fef0a0)
	(_ent
		(_time 1588676270169)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate1 1 -1)
)
I 000050 55 553           1588676367018 not_gate1
(_unit VHDL(not_gate 0 4(not_gate1 0 9))
	(_version ve4)
	(_time 1588676367019 2020.05.05 13:59:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 421246401614125714165518124546444744174414)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate1 1 -1)
)
I 000051 55 601           1588676367024 nand_gate1
(_unit VHDL(nand_gate 0 16(nand_gate1 0 21))
	(_version ve4)
	(_time 1588676367025 2020.05.05 13:59:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 421246404115435446150418144443454644474417)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate1 1 -1)
)
I 000050 55 598           1588676367030 nor_gate1
(_unit VHDL(nor_gate 0 29(nor_gate1 0 33))
	(_version ve4)
	(_time 1588676367031 2020.05.05 13:59:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 520256510604044704064508025556545754075404)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate1 1 -1)
)
I 000050 55 598           1588676367038 and_gate1
(_unit VHDL(and_gate 0 41(and_gate1 0 45))
	(_version ve4)
	(_time 1588676367039 2020.05.05 13:59:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 520202510505024704064508025556545754535407)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate1 1 -1)
)
I 000049 55 595           1588676367055 or_gate1
(_unit VHDL(or_gate 0 53(or_gate1 0 57))
	(_version ve4)
	(_time 1588676367056 2020.05.05 13:59:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 61316660623563776635703a346764673766636437)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate1 1 -1)
)
I 000051 55 601           1588676367064 xnor_gate1
(_unit VHDL(xnor_gate 0 65(xnor_gate1 0 69))
	(_version ve4)
	(_time 1588676367065 2020.05.05 13:59:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 71202870252673667326372b277770767577747679)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate1 1 -1)
)
I 000050 55 598           1588676367071 xor_gate1
(_unit VHDL(xor_gate 0 77(xor_gate1 0 81))
	(_version ve4)
	(_time 1588676367072 2020.05.05 13:59:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 71202870262727642725662b217675777476797727)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate1 1 -1)
)
I 000050 55 553           1588677138008 not_gate1
(_unit VHDL(not_gate 0 4(not_gate1 0 9))
	(_version ve4)
	(_time 1588677138009 2020.05.05 14:12:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code faaefbaafdacaaefacaeeda0aafdfefcfffcaffcac)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate1 1 -1)
)
I 000051 55 601           1588677138030 nand_gate1
(_unit VHDL(nand_gate 0 16(nand_gate1 0 21))
	(_version ve4)
	(_time 1588677138031 2020.05.05 14:12:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0a5e0a0c5a5d0b1c0e5d4c505c0c0b0d0e0c0f0c5f)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate1 1 -1)
)
I 000050 55 598           1588677138056 nor_gate1
(_unit VHDL(nor_gate 0 29(nor_gate1 0 33))
	(_version ve4)
	(_time 1588677138057 2020.05.05 14:12:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 194d191e464f4f0c4f4d0e43491e1d1f1c1f4c1f4f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate1 1 -1)
)
I 000050 55 598           1588677138090 and_gate1
(_unit VHDL(and_gate 0 41(and_gate1 0 45))
	(_version ve4)
	(_time 1588677138091 2020.05.05 14:12:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 481c1c4a151f185d1e1c5f12184f4c4e4d4e494e1d)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate1 1 -1)
)
I 000049 55 595           1588677138112 or_gate1
(_unit VHDL(or_gate 0 53(or_gate1 0 57))
	(_version ve4)
	(_time 1588677138113 2020.05.05 14:12:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 580c5b5a520c5a4e5f0c49030d5e5d5e0e5f5a5d0e)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate1 1 -1)
)
I 000051 55 601           1588677138139 xnor_gate1
(_unit VHDL(xnor_gate 0 65(xnor_gate1 0 69))
	(_version ve4)
	(_time 1588677138140 2020.05.05 14:12:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 77222a76252075607520312d21717670737172707f)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate1 1 -1)
)
I 000050 55 598           1588677138147 xor_gate1
(_unit VHDL(xor_gate 0 77(xor_gate1 0 81))
	(_version ve4)
	(_time 1588677138148 2020.05.05 14:12:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 77222a76262121622123602d2770737172707f7121)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate1 1 -1)
)
V 000050 55 553           1588678002667 not_gate1
(_unit VHDL(not_gate 0 4(not_gate1 0 9))
	(_version ve4)
	(_time 1588678002668 2020.05.05 14:26:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8ad989848ddcda9fdcde9dd0da8d8e8c8f8cdf8cdc)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate1 1 -1)
)
I 000051 55 601           1588678002686 nand_gate1
(_unit VHDL(nand_gate 0 16(nand_gate1 0 21))
	(_version ve4)
	(_time 1588678002687 2020.05.05 14:26:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9ac99995cacd9b8c9ecddcc0cc9c9b9d9e9c9f9ccf)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate1 1 -1)
)
I 000050 55 598           1588678002707 nor_gate1
(_unit VHDL(nor_gate 0 29(nor_gate1 0 33))
	(_version ve4)
	(_time 1588678002708 2020.05.05 14:26:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aaf9a9fdadfcfcbffcfebdf0faadaeacafacffacfc)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate1 1 -1)
)
I 000050 55 598           1588678002727 and_gate1
(_unit VHDL(and_gate 0 41(and_gate1 0 45))
	(_version ve4)
	(_time 1588678002728 2020.05.05 14:26:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c99a9e9c959e99dc9f9dde9399cecdcfcccfc8cf9c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate1 1 -1)
)
I 000049 55 595           1588678002742 or_gate1
(_unit VHDL(or_gate 0 53(or_gate1 0 57))
	(_version ve4)
	(_time 1588678002743 2020.05.05 14:26:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c99ac99dc29dcbdfce9dd8929ccfcccf9fcecbcc9f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate1 1 -1)
)
I 000049 55 637           1588678002762 or_gate1
(_unit VHDL(or3_gate 0 65(or_gate1 0 69))
	(_version ve4)
	(_time 1588678002763 2020.05.05 14:26:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8bbe8bae2babffdbebcffb2b8efeceeedeebeefea)
	(_ent
		(_time 1588678002754)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate1 1 -1)
)
I 000051 55 601           1588678002790 xnor_gate1
(_unit VHDL(xnor_gate 0 65(xnor_gate1 0 81))
	(_version ve4)
	(_time 1588678002791 2020.05.05 14:26:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f8aaa6a8a5affaeffaafbea2aefef9fffcfefdfff0)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate1 1 -1)
)
I 000050 55 598           1588678002819 xor_gate1
(_unit VHDL(xor_gate 0 77(xor_gate1 0 93))
	(_version ve4)
	(_time 1588678002820 2020.05.05 14:26:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 17461f10464141024143004d4710131112101f1141)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate1 1 -1)
)
V 000051 55 601           1588678289651 nand_gate1
(_unit VHDL(nand_gate 0 16(nand_gate1 0 21))
	(_version ve4)
	(_time 1588678289652 2020.05.05 14:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8380d68d81d4829587d4c5d9d585828487858685d6)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate1 1 -1)
)
V 000050 55 598           1588678289678 nor_gate1
(_unit VHDL(nor_gate 0 29(nor_gate1 0 33))
	(_version ve4)
	(_time 1588678289679 2020.05.05 14:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a2a1f7f5f6f4f4b7f4f6b5f8f2a5a6a4a7a4f7a4f4)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate1 1 -1)
)
V 000050 55 598           1588678289699 and_gate1
(_unit VHDL(and_gate 0 41(and_gate1 0 45))
	(_version ve4)
	(_time 1588678289700 2020.05.05 14:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c2c1c397959592d79496d59892c5c6c4c7c4c3c497)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate1 1 -1)
)
V 000049 55 595           1588678289720 or_gate1
(_unit VHDL(or_gate 0 53(or_gate1 0 57))
	(_version ve4)
	(_time 1588678289721 2020.05.05 14:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d1d28782d285d3c7d685c08a84d7d4d787d6d3d487)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate1 1 -1)
)
V 000049 55 637           1588678289741 or_gate1
(_unit VHDL(or3_gate 0 65(or_gate1 0 69))
	(_version ve4)
	(_time 1588678289742 2020.05.05 14:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e1e2b7b3e2b3b6f4b7b5f6bbb1e6e5e7e4e7b7e6e3)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate1 1 -1)
)
V 000051 55 601           1588678289767 xnor_gate1
(_unit VHDL(xnor_gate 0 65(xnor_gate1 0 81))
	(_version ve4)
	(_time 1588678289768 2020.05.05 14:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 00020906555702170257465a560601070406050708)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate1 1 -1)
)
V 000050 55 598           1588678289783 xor_gate1
(_unit VHDL(xor_gate 0 77(xor_gate1 0 93))
	(_version ve4)
	(_time 1588678289784 2020.05.05 14:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 10121917464646054644074a401714161517181646)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate1 1 -1)
)
I 000050 55 553           1588678372954 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588678372955 2020.05.05 14:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4fba4a4a6a2a4e1a2a0e3aea4f3f0f2f1f2a1f2a2)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588678372972 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588678372973 2020.05.05 14:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030c50050154021507544559550502040705060556)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588678372993 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588678372994 2020.05.05 14:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232c70277675753675773479732427252625762575)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588678373014 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588678373015 2020.05.05 14:32:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323d35376565622764662568623536343734333467)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588678373034 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588678373035 2020.05.05 14:32:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 424d12414216405445165319174447441445404714)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588678373062 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588678373063 2020.05.05 14:32:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 616e3160623336743735763b316665676467376663)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588678373083 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588678373084 2020.05.05 14:32:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 717f7f70252673667326372b277770767577747679)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588678373106 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588678373107 2020.05.05 14:32:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 909e9e9fc6c6c685c6c487cac097949695979896c6)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000050 55 553           1588678857068 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588678857069 2020.05.05 14:40:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 01515d07565751145755165b510605070407540757)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588678857091 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588678857092 2020.05.05 14:40:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20707c24217721362477667a762621272426252675)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588678857113 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588678857114 2020.05.05 14:40:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 30606c35666666256664276a603734363536653666)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588678857133 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588678857134 2020.05.05 14:40:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 40104842151710551614571a104744464546414615)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588678857154 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588678857155 2020.05.05 14:40:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f0f005d0b0b5d49580b4e040a595a5909585d5a09)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588678857176 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588678857177 2020.05.05 14:40:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6e3e316f393c397b383a79343e696a686b6838696c)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588678857198 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588678857199 2020.05.05 14:40:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8edf8f808ed98c998cd9c8d4d8888f898a888b8986)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588678857213 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588678857214 2020.05.05 14:40:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8edf8f808dd8d89bd8da99d4de898a888b898688d8)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000050 55 553           1588678880026 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588678880027 2020.05.05 14:41:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aaa9fdfdadfcfabffcfebdf0faadaeacafacffacfc)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588678880032 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588678880033 2020.05.05 14:41:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bab9edeeeaedbbacbeedfce0ecbcbbbdbebcbfbcef)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588678880038 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588678880039 2020.05.05 14:41:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bab9edeebdececafeceeade0eabdbebcbfbcefbcec)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588678880044 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588678880045 2020.05.05 14:41:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c9caca9c959e99dc9f9dde9399cecdcfcccfc8cf9c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588678880053 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588678880054 2020.05.05 14:41:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c9ca9d9dc29dcbdfce9dd8929ccfcccf9fcecbcc9f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588678880061 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588678880062 2020.05.05 14:41:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9da8d8ad28b8ecc8f8dce8389dedddfdcdf8fdedb)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588678880069 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588678880070 2020.05.05 14:41:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9dbd38b858edbcedb8e9f838fdfd8dedddfdcded1)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588678880077 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588678880078 2020.05.05 14:41:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e9ebe3bab6bfbffcbfbdfeb3b9eeedefeceee1efbf)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1416          1588678880175 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 11))
	(_version ve4)
	(_time 1588678880176 2020.05.05 14:41:20)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 46454345451141501441001c164042404240434144)
	(_ent
		(_time 1588678880165)
	)
	(_inst g1 0 14(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 16(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 19(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 12(_arch(_uni))))
		(_sig(_int n2 -1 0 12(_arch(_uni))))
		(_sig(_int n3 -1 0 12(_arch(_uni))))
		(_sig(_int n4 -1 0 12(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588679136923 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588679136924 2020.05.05 14:45:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34313431666264216260236e643330323132613262)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588679136929 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588679136930 2020.05.05 14:45:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34313431316335223063726e623235333032313261)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588679136935 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588679136936 2020.05.05 14:45:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44414446161212511210531e144340424142114212)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588679136941 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588679136942 2020.05.05 14:45:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44411046151314511210531e144340424142454211)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588679136955 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588679136956 2020.05.05 14:45:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54515756520056425300450f015251520253565102)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588679136964 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588679136965 2020.05.05 14:45:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 636660626231347635377439336467656665356461)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588679136971 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588679136972 2020.05.05 14:45:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 63673e63353461746134253935656264676566646b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588679136980 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588679136981 2020.05.05 14:45:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 73772e7226252566252764292374777576747b7525)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1416          1588679137087 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 10))
	(_version ve4)
	(_time 1588679137088 2020.05.05 14:45:37)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code e0e5b3b2e5b7e7f6b2e7a6bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1588678880164)
	)
	(_inst g1 0 13(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 14(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 15(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 16(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 18(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 11(_arch(_uni))))
		(_sig(_int n2 -1 0 11(_arch(_uni))))
		(_sig(_int n3 -1 0 11(_arch(_uni))))
		(_sig(_int n4 -1 0 11(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588679372772 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588679372773 2020.05.05 14:49:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 782a2a79262e286d2e2c6f22287f7c7e7d7e2d7e2e)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588679372778 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588679372779 2020.05.05 14:49:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 88dada8681df899e8cdfced2de8e898f8c8e8d8edd)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588679372784 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588679372785 2020.05.05 14:49:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 88dada86d6dede9ddedc9fd2d88f8c8e8d8edd8ede)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588679372790 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588679372791 2020.05.05 14:49:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 97c59198c5c0c782c1c380cdc790939192919691c2)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588679372804 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588679372805 2020.05.05 14:49:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 97c5c69992c3958190c386ccc2919291c1909592c1)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588679372811 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588679372812 2020.05.05 14:49:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7f5f6f1a2f5f0b2f1f3b0fdf7a0a3a1a2a1f1a0a5)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588679372819 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588679372820 2020.05.05 14:49:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7f4a8f0f5f0a5b0a5f0e1fdf1a1a6a0a3a1a2a0af)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588679372827 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588679372828 2020.05.05 14:49:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b7e4b8e3e6e1e1a2e1e3a0ede7b0b3b1b2b0bfb1e1)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1416          1588679372927 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 11))
	(_version ve4)
	(_time 1588679372928 2020.05.05 14:49:32)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 14461a12154313024613524e441210121012111316)
	(_ent
		(_time 1588679372918)
	)
	(_inst g1 0 14(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 16(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 19(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 12(_arch(_uni))))
		(_sig(_int n2 -1 0 12(_arch(_uni))))
		(_sig(_int n3 -1 0 12(_arch(_uni))))
		(_sig(_int n4 -1 0 12(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588679380960 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588679380961 2020.05.05 14:49:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 74242675262224612220632e247370727172217222)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588679380966 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588679380967 2020.05.05 14:49:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 83d3d18d81d4829587d4c5d9d585828487858685d6)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588679380972 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588679380973 2020.05.05 14:49:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 83d3d18dd6d5d596d5d794d9d38487858685d685d5)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588679380978 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588679380979 2020.05.05 14:49:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 83d3858dd5d4d396d5d794d9d384878586858285d6)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588679380984 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588679380985 2020.05.05 14:49:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93c3c29d92c7918594c782c8c6959695c5949196c5)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588679380990 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588679380991 2020.05.05 14:49:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93c3c29d92c1c486c5c784c9c39497959695c59491)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588679380996 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588679380997 2020.05.05 14:49:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93c29c9cc5c4918491c4d5c9c5959294979596949b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588679381002 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588679381003 2020.05.05 14:49:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3f2acf4f6f5f5b6f5f7b4f9f3a4a7a5a6a4aba5f5)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1416          1588679381082 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 11))
	(_version ve4)
	(_time 1588679381083 2020.05.05 14:49:41)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code f1a1f0a0f5a6f6e7a3f6b7aba1f7f5f7f5f7f4f6f3)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 0 14(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 16(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 19(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 12(_arch(_uni))))
		(_sig(_int n2 -1 0 12(_arch(_uni))))
		(_sig(_int n3 -1 0 12(_arch(_uni))))
		(_sig(_int n4 -1 0 12(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1483          1588679381095 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 0 34))
	(_version ve4)
	(_time 1588679381096 2020.05.05 14:49:41)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 00500906045750160401125f550601060406040605)
	(_ent
		(_time 1588679381086)
	)
	(_inst g0 0 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 0 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 0 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 0 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1416          1588679593690 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 11))
	(_version ve4)
	(_time 1588679593691 2020.05.05 14:53:13)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 727772727525756420753428227476747674777570)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 0 14(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 16(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 19(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 12(_arch(_uni))))
		(_sig(_int n2 -1 0 12(_arch(_uni))))
		(_sig(_int n3 -1 0 12(_arch(_uni))))
		(_sig(_int n4 -1 0 12(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1483          1588679593707 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 0 34))
	(_version ve4)
	(_time 1588679593708 2020.05.05 14:53:13)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 8287858c84d5d294868390ddd78483848684868487)
	(_ent
		(_time 1588679593698)
	)
	(_inst g0 0 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 0 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 0 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 0 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588680744796 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588680744797 2020.05.05 15:12:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a2a4a7a6a1a7e2a1a3e0ada7f0f3f1f2f1a2f1a1)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588680744802 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588680744803 2020.05.05 15:12:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a2a4a7f1a0f6e1f3a0b1ada1f1f6f0f3f1f2f1a2)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588680744808 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588680744809 2020.05.05 15:12:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 07525501565151125153105d570003010201520151)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588680744828 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588680744829 2020.05.05 15:12:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 17421110454047024143004d471013111211161142)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588680744848 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588680744849 2020.05.05 15:12:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 26737723227224302172377d732023207021242370)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588680744863 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588680744864 2020.05.05 15:12:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36636732326461236062216c663132303330603134)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588680744871 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588680744872 2020.05.05 15:12:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46124944151144514411001c10404741424043414e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588680744887 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588680744888 2020.05.05 15:12:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55015a56060303400301420f0552515350525d5303)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1416          1588680744988 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 12))
	(_version ve4)
	(_time 1588680744989 2020.05.05 15:12:24)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code b3e6b2e6b5e4b4a5e1b4f5e9e3b5b7b5b7b5b6b4b1)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 0 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int n3 -1 0 13(_arch(_uni))))
		(_sig(_int n4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1483          1588680744994 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 0 34))
	(_version ve4)
	(_time 1588680744995 2020.05.05 15:12:24)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code c396c596c49493d5c7c2d19c96c5c2c5c7c5c7c5c6)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 0 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 0 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 0 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 0 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588680972998 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588680972999 2020.05.05 15:16:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 636134633635337635377439336467656665366535)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588680973004 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588680973005 2020.05.05 15:16:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 636134636134627567342539356562646765666536)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588680973010 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588680973011 2020.05.05 15:16:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 636134633635357635377439336467656665366535)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588680973018 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588680973019 2020.05.05 15:16:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 727071732525226724266528227576747774737427)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588680973026 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588680973027 2020.05.05 15:16:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8280d68d82d6809485d693d9d7848784d4858087d4)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588680973032 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588680973033 2020.05.05 15:16:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8280d68d82d0d597d4d695d8d28586848784d48580)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588680973038 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588680973039 2020.05.05 15:16:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8281888cd5d5809580d5c4d8d4848385868487858a)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588680973044 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588680973045 2020.05.05 15:16:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8281888cd6d4d497d4d695d8d285868487858a84d4)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1416          1588680973131 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 12))
	(_version ve4)
	(_time 1588680973132 2020.05.05 15:16:13)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code e0e2e4b2e5b7e7f6b2e7a6bab0e6e4e6e4e6e5e7e2)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 0 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int n3 -1 0 13(_arch(_uni))))
		(_sig(_int n4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1483          1588680973137 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 0 34))
	(_version ve4)
	(_time 1588680973138 2020.05.05 15:16:13)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code efedecbcbdb8bff9ebeefdb0bae9eee9ebe9ebe9ea)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 0 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 0 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 0 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 0 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1416          1588687755735 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 12))
	(_version ve4)
	(_time 1588687755736 2020.05.05 17:09:15)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 71247671752676672376372b217775777577747673)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 0 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int n3 -1 0 13(_arch(_uni))))
		(_sig(_int n4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1483          1588687755741 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 0 34))
	(_version ve4)
	(_time 1588687755742 2020.05.05 17:09:15)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 71247170742621677570632e247770777577757774)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 0 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 0 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 0 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 0 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1416          1588687768740 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 12))
	(_version ve4)
	(_time 1588687768741 2020.05.05 17:09:28)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 39693b3d356e3e2f6b3e7f63693f3d3f3d3f3c3e3b)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 0 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int n3 -1 0 13(_arch(_uni))))
		(_sig(_int n4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1483          1588687768746 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 0 34))
	(_version ve4)
	(_time 1588687768747 2020.05.05 17:09:28)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 39693c3c346e692f3d382b666c3f383f3d3f3d3f3c)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 0 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 0 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 0 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 0 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1416          1588687787773 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 0 12))
	(_version ve4)
	(_time 1588687787774 2020.05.05 17:09:47)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code 9095c39e95c79786c297d6cac09694969496959792)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 0 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 0 13(_arch(_uni))))
		(_sig(_int n2 -1 0 13(_arch(_uni))))
		(_sig(_int n3 -1 0 13(_arch(_uni))))
		(_sig(_int n4 -1 0 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1483          1588687787779 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 0 34))
	(_version ve4)
	(_time 1588687787780 2020.05.05 17:09:47)
	(_source(\../src/full_Adder.vhd\))
	(_parameters tan)
	(_code a0a5f4f7a4f7f0b6a4a1b2fff5a6a1a6a4a6a4a6a5)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 0 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 0 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 0 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 0 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 0 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1437          1588688982481 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588688982482 2020.05.05 17:29:42)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6f6e606e3c3868793d6829353f696b696b696a686d)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588688982501 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588688982502 2020.05.05 17:29:42)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7f7e777e2d282f697b7e6d202a797e797b797b797a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588689089549 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588689089550 2020.05.05 17:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5a2a2f2f6f3f5b0f3f1b2fff5a2a1a3a0a3f0a3f3)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588689089556 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588689089557 2020.05.05 17:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5b2b2e1b1e2b4a3b1e2f3efe3b3b4b2b1b3b0b3e0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588689089566 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588689089567 2020.05.05 17:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5b2b2e1e6e3e3a0e3e1a2efe5b2b1b3b0b3e0b3e3)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588689089590 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588689089591 2020.05.05 17:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d4d38786858384c18280c38e84d3d0d2d1d2d5d281)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588689089612 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588689089613 2020.05.05 17:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e4e3e0b6e2b0e6f2e3b0f5bfb1e2e1e2b2e3e6e1b2)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588689089621 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588689089622 2020.05.05 17:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4f3f0a5f2a6a3e1a2a0e3aea4f3f0f2f1f2a2f3f6)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588689089629 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588689089630 2020.05.05 17:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4f2aea4a5a3f6e3f6a3b2aea2f2f5f3f0f2f1f3fc)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588689089638 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588689089639 2020.05.05 17:31:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0305580556555516555714595304070506040b0555)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588689089717 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588689089718 2020.05.05 17:31:29)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 51560453550656470356170b015755575557545653)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588689089727 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588689089728 2020.05.05 17:31:29)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 51560352540601475550430e045750575557555754)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588689156498 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588689156499 2020.05.05 17:32:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2f2b7b2b2f797f3a797b38757f282b292a297a2979)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588689156504 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588689156505 2020.05.05 17:32:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2f2b7b2b78782e392b78697579292e282b292a297a)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588689156510 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588689156511 2020.05.05 17:32:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2f2b7b2b2f79793a797b38757f282b292a297a2979)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588689156516 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588689156517 2020.05.05 17:32:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3e3a3e3b3e696e2b686a29646e393a383b383f386b)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588689156528 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588689156529 2020.05.05 17:32:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e4a194d191a4c58491a5f151b484b4818494c4b18)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588689156534 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588689156535 2020.05.05 17:32:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e4a194d191c195b181a59141e494a484b4818494c)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588689156540 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588689156541 2020.05.05 17:32:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e4b474c4e194c594c19081418484f494a484b4946)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588689156546 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588689156547 2020.05.05 17:32:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5d58545e5f0b0b480b094a070d5a595b585a555b0b)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588689156638 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588689156639 2020.05.05 17:32:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code bbbfbceeececbcade9bcfde1ebbdbfbdbfbdbebcb9)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588689156647 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588689156648 2020.05.05 17:32:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code bbbfbbefedecebadbfbaa9e4eebdbabdbfbdbfbdbe)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588689172321 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588689172322 2020.05.05 17:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030000055655531655571459530407050605560555)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588689172327 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588689172328 2020.05.05 17:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030000050154021507544559550502040705060556)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588689172334 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588689172335 2020.05.05 17:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030000055655551655571459530407050605560555)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588689172340 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588689172341 2020.05.05 17:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 121145154545420744460548421516141714131447)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588689172361 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588689172362 2020.05.05 17:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 222122272276203425763379772427247425202774)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588689172369 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588689172370 2020.05.05 17:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323132363260652764662568623536343734643530)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588689172377 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588689172378 2020.05.05 17:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 32306c37656530253065746864343335363437353a)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588689172385 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588689172386 2020.05.05 17:32:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 41431f43161717541715561b114645474446494717)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588689172479 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588689172480 2020.05.05 17:32:52)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9f9ccf91ccc89889cd98d9c5cf999b999b999a989d)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588689172488 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588689172489 2020.05.05 17:32:52)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9f9cc890cdc8cf899b9e8dc0ca999e999b999b999a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1437          1588689307262 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588689307263 2020.05.05 17:35:07)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1c1c4f1a4a4b1b0a4e1b5a464c1a181a181a191b1e)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588689307268 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588689307269 2020.05.05 17:35:07)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1c1c481b4b4b4c0a181d0e43491a1d1a181a181a19)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1437          1588689415866 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588689415867 2020.05.05 17:36:55)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4e494e4d1e1949581c4908141e484a484a484b494c)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588689415872 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588689415873 2020.05.05 17:36:55)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5e59595d0f090e485a5f4c010b585f585a585a585b)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588689504908 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588689504909 2020.05.05 17:38:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25247221767375307371327f752221232023702373)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588689504914 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588689504915 2020.05.05 17:38:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25247221217224332172637f732324222123202370)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588689504920 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588689504921 2020.05.05 17:38:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34356331666262216260236e643330323132613262)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588689504926 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588689504927 2020.05.05 17:38:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34353731656364216260236e643330323132353261)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588689504949 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588689504950 2020.05.05 17:38:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54550056520056425300450f015251520253565102)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588689504955 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588689504956 2020.05.05 17:38:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54550056520603410200430e045350525152025356)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588689504961 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588689504962 2020.05.05 17:38:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54545e57050356435603120e02525553505251535c)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588689504971 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588689504972 2020.05.05 17:38:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6363696336353576353774393364676566646b6535)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588689505056 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588689505057 2020.05.05 17:38:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c1c0c595c596c6d793c6879b91c7c5c7c5c7c4c6c3)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588689505063 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588689505064 2020.05.05 17:38:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c1c0c294c49691d7c5c0d39e94c7c0c7c5c7c5c7c4)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588689688723 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588689688724 2020.05.05 17:41:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 292b7c2d767f793c7f7d3e73792e2d2f2c2f7c2f7f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588689688731 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588689688732 2020.05.05 17:41:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 393b6c3c316e382f3d6e7f636f3f383e3d3f3c3f6c)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588689688737 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588689688738 2020.05.05 17:41:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 393b6c3c666f6f2c6f6d2e63693e3d3f3c3f6c3f6f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588689688751 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588689688752 2020.05.05 17:41:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 494b484b151e195c1f1d5e13194e4d4f4c4f484f1c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588689688765 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588689688766 2020.05.05 17:41:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585a0e5a520c5a4e5f0c49030d5e5d5e0e5f5a5d0e)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588689688771 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588689688772 2020.05.05 17:41:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585a0e5a520a0f4d0e0c4f02085f5c5e5d5e0e5f5a)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588689688777 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588689688778 2020.05.05 17:41:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585b505b050f5a4f5a0f1e020e5e595f5c5e5d5f50)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588689688783 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588689688784 2020.05.05 17:41:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 686b6068363e3e7d3e3c7f32386f6c6e6d6f606e3e)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588689688866 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588689688867 2020.05.05 17:41:28)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b6b4b0e3b5e1b1a0e4b1f0ece6b0b2b0b2b0b3b1b4)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588689688875 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588689688876 2020.05.05 17:41:28)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c6c4c793c49196d0c2c7d49993c0c7c0c2c0c2c0c3)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588689750269 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588689750270 2020.05.05 17:42:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9491c19bc6c2c481c2c083cec49390929192c192c2)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588689750275 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588689750276 2020.05.05 17:42:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9491c19b91c3958290c3d2cec292959390929192c1)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588689750281 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588689750282 2020.05.05 17:42:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a4a1f1f3f6f2f2b1f2f0b3fef4a3a0a2a1a2f1a2f2)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588689750287 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588689750288 2020.05.05 17:42:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a4a1a5f3f5f3f4b1f2f0b3fef4a3a0a2a1a2a5a2f1)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588689750303 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588689750304 2020.05.05 17:42:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b3b6e5e6b2e7b1a5b4e7a2e8e6b5b6b5e5b4b1b6e5)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588689750310 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588689750311 2020.05.05 17:42:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c3c69597c29194d69597d49993c4c7c5c6c595c4c1)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588689750316 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588689750317 2020.05.05 17:42:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c3c7cb969594c1d4c194859995c5c2c4c7c5c6c4cb)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588689750323 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588689750324 2020.05.05 17:42:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c3c7cb96969595d69597d49993c4c7c5c6c4cbc595)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588689750414 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588689750415 2020.05.05 17:42:30)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 21242624257626377326677b712725272527242623)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588689750427 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588689750428 2020.05.05 17:42:30)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 30353035346760263431226f653631363436343635)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588689782086 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588689782087 2020.05.05 17:43:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d98edf8b868f89cc8f8dce8389dedddfdcdf8cdf8f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588689782092 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588689782093 2020.05.05 17:43:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8bfeebbe1bfe9feecbfaeb2beeee9efeceeedeebd)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588689782098 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588689782099 2020.05.05 17:43:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8bfeebbb6bebefdbebcffb2b8efeceeedeebdeebe)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588689782104 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588689782105 2020.05.05 17:43:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f8afaaa8a5afa8edaeacefa2a8fffcfefdfef9fead)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588689782122 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588689782123 2020.05.05 17:43:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 085f0a0f025c0a1e0f5c19535d0e0d0e5e0f0a0d5e)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588689782130 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588689782131 2020.05.05 17:43:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 085f0a0f025a5f1d5e5c1f52580f0c0e0d0e5e0f0a)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588689782137 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588689782138 2020.05.05 17:43:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 17414b10454015001540514d41111610131112101f)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588689782145 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588689782146 2020.05.05 17:43:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 17414b10464141024143004d4710131112101f1141)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588689782234 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588689782235 2020.05.05 17:43:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 75222775752272632772332f257371737173707277)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588689782240 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588689782241 2020.05.05 17:43:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 75222074742225637174672a207374737173717370)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588690063269 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588690063270 2020.05.05 17:47:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c6c6e39396a6c296a682b666c3b383a393a693a6a)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588690063275 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588690063276 2020.05.05 17:47:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c6c6e396e6b3d2a386b7a666a3a3d3b383a393a69)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588690063281 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588690063282 2020.05.05 17:47:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c1c1e4e491a1a591a185b161c4b484a494a194a1a)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588690063290 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588690063291 2020.05.05 17:47:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b0b5d585c0c0b4e0d0f4c010b5c5f5d5e5d5a5d0e)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588690063312 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588690063313 2020.05.05 17:47:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6b3b3a6a3b3f697d6c3f7a303e6d6e6d3d6c696e3d)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588690063319 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588690063320 2020.05.05 17:47:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6b3b3a6a3b393c7e3d3f7c313b6c6f6d6e6d3d6c69)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588690063327 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588690063328 2020.05.05 17:47:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7b2a747a7c2c796c792c3d212d7d7a7c7f7d7e7c73)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588690063335 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588690063336 2020.05.05 17:47:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7b2a747a7f2d2d6e2d2f6c212b7c7f7d7e7c737d2d)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588690063433 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690063434 2020.05.05 17:47:43)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e8b8e9bae5bfeffebaefaeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690063442 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690063443 2020.05.05 17:47:43)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e8b8eebbe4bfb8feece9fab7bdeee9eeeceeeceeed)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588690110890 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588690110891 2020.05.05 17:48:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45111147161315501311521f154241434043104313)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588690110896 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588690110897 2020.05.05 17:48:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45111147411244534112031f134344424143404310)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588690110902 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588690110903 2020.05.05 17:48:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45111147161313501311521f154241434043104313)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588690110908 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588690110909 2020.05.05 17:48:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55015556050205400301420f055251535053545300)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588690110926 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588690110927 2020.05.05 17:48:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 64303365623066726330753f316261623263666132)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588690110935 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588690110936 2020.05.05 17:48:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 74202374722623612220632e247370727172227376)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588690110942 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588690110943 2020.05.05 17:48:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 74217d75252376637623322e22727573707271737c)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588690110949 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588690110950 2020.05.05 17:48:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 84d18d8ad6d2d291d2d093ded483808281838c82d2)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588690111009 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690111010 2020.05.05 17:48:31)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c296c596c595c5d490c5849892c4c6c4c6c4c7c5c0)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690111020 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690111021 2020.05.05 17:48:31)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c296c297c49592d4c6c3d09d97c4c3c4c6c4c6c4c7)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588690142416 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588690142417 2020.05.05 17:49:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 70747671262620652624672a207774767576257626)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588690142422 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588690142423 2020.05.05 17:49:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 70747671712771667427362a267671777476757625)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588690142429 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588690142430 2020.05.05 17:49:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 70747671262626652624672a207774767576257626)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588690142449 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588690142450 2020.05.05 17:49:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9094c29fc5c7c085c6c487cac097949695969196c5)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588690142471 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588690142472 2020.05.05 17:49:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9f9b9a91cbcb9d8998cb8ec4ca999a99c9989d9ac9)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588690142479 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588690142480 2020.05.05 17:49:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code afabaaf9fbfdf8baf9fbb8f5ffa8aba9aaa9f9a8ad)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588690142487 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588690142488 2020.05.05 17:49:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code afaaf4f8acf8adb8adf8e9f5f9a9aea8aba9aaa8a7)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588690142494 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588690142495 2020.05.05 17:49:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfbae4ebbfe9e9aae9eba8e5efb8bbb9bab8b7b9e9)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588690142568 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690142569 2020.05.05 17:49:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fdf9a8acacaafaebaffabba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690142575 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690142576 2020.05.05 17:49:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0d09580b5d5a5d1b090c1f52580b0c0b090b090b08)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588690635787 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588690635788 2020.05.05 17:57:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a0f4f6f7f6f6f0b5f6f4b7faf0a7a4a6a5a6f5a6f6)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588690635793 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588690635794 2020.05.05 17:57:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code affbf9f8f8f8aeb9abf8e9f5f9a9aea8aba9aaa9fa)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588690635799 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588690635800 2020.05.05 17:57:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code affbf9f8aff9f9baf9fbb8f5ffa8aba9aaa9faa9f9)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588690635805 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588690635806 2020.05.05 17:57:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code affbadf8acf8ffbaf9fbb8f5ffa8aba9aaa9aea9fa)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588690635816 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588690635817 2020.05.05 17:57:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfebeaeaebebbda9b8ebaee4eab9bab9e9b8bdbae9)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588690635824 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588690635825 2020.05.05 17:57:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cf9b9a9b9b9d98da999bd8959fc8cbc9cac999c8cd)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588690635838 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588690635839 2020.05.05 17:57:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code de8bd58cde89dcc9dc89988488d8dfd9dad8dbd9d6)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588690635846 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588690635847 2020.05.05 17:57:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code de8bd58cdd8888cb888ac9848ed9dad8dbd9d6d888)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588690635943 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690635944 2020.05.05 17:57:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3c683e386a6b3b2a6e3b7a666c3a383a383a393b3e)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690635953 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690635954 2020.05.05 17:57:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4c18494e1b1b1c5a484d5e13194a4d4a484a484a49)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588690667174 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588690667175 2020.05.05 17:57:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3e3a3e3b3d686e2b686a29646e393a383b386b3868)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588690667180 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588690667181 2020.05.05 17:57:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3e3a3e3b6a693f283a69786468383f393a383b386b)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588690667186 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588690667187 2020.05.05 17:57:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e4a4e4c4d18185b181a59141e494a484b481b4818)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588690667192 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588690667193 2020.05.05 17:57:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e4a1a4c4e191e5b181a59141e494a484b484f481b)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588690667205 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588690667206 2020.05.05 17:57:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5e5a5d5c090a5c48590a4f050b585b5808595c5b08)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588690667211 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588690667212 2020.05.05 17:57:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5e5a5d5c090c094b080a49040e595a585b5808595c)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588690667217 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588690667218 2020.05.05 17:57:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5e5b035d5e095c495c09180408585f595a585b5956)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588690667223 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588690667224 2020.05.05 17:57:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d68306d6f3b3b783b397a373d6a696b686a656b3b)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588690667308 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690667309 2020.05.05 17:57:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code cbcf989f9c9cccdd99cc8d919bcdcfcdcfcdceccc9)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690667318 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690667319 2020.05.05 17:57:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code cbcf9f9e9d9c9bddcfcad9949ecdcacdcfcdcfcdce)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588690684707 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588690684708 2020.05.05 17:58:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code babbedeebdeceaafeceeade0eabdbebcbfbcefbcec)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588690684713 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588690684714 2020.05.05 17:58:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code babbedeeeaedbbacbeedfce0ecbcbbbdbebcbfbcef)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588690684719 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588690684720 2020.05.05 17:58:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c9c89e9c969f9fdc9f9dde9399cecdcfcccf9ccf9f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588690684725 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588690684726 2020.05.05 17:58:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c9c8ca9c959e99dc9f9dde9399cecdcfcccfc8cf9c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588690684741 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588690684742 2020.05.05 17:58:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9d88d8ad28ddbcfde8dc8828cdfdcdf8fdedbdc8f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588690684749 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588690684750 2020.05.05 17:58:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e9e8bdbbe2bbbefcbfbdfeb3b9eeedefecefbfeeeb)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588690684758 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588690684759 2020.05.05 17:58:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f8f8f2a8a5affaeffaafbea2aefef9fffcfefdfff0)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588690684766 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588690684767 2020.05.05 17:58:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f8f8f2a8a6aeaeedaeacefa2a8fffcfefdfff0feae)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588690684866 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690684867 2020.05.05 17:58:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 56575354550151400451100c065052505250535154)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690684877 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690684878 2020.05.05 17:58:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 666764666431367062677439336067606260626063)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1588690704700 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588690704701 2020.05.05 17:58:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code da8f8f88dd8c8acf8c8ecd808adddedcdfdc8fdc8c)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588690704706 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588690704707 2020.05.05 17:58:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code da8f8f888a8ddbccde8d9c808cdcdbdddedcdfdc8f)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588690704712 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588690704713 2020.05.05 17:58:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code da8f8f88dd8c8ccf8c8ecd808adddedcdfdc8fdc8c)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588690704718 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588690704719 2020.05.05 17:58:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e9bce8bab5beb9fcbfbdfeb3b9eeedefecefe8efbc)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588690704738 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588690704739 2020.05.05 17:58:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f9acafa8f2adfbeffeade8a2acfffcffaffefbfcaf)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588690704745 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588690704746 2020.05.05 17:58:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f9acafa8f2abaeecafadeea3a9fefdfffcffaffefb)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588690704753 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588690704754 2020.05.05 17:58:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 095d000f555e0b1e0b5e4f535f0f080e0d0f0c0e01)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588690704761 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588690704762 2020.05.05 17:58:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 184c111f464e4e0d4e4c0f42481f1c1e1d1f101e4e)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588690704860 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690704861 2020.05.05 17:58:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 76237176752171602471302c267072707270737174)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690704874 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690704875 2020.05.05 17:58:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 86d3868884d1d690828794d9d38087808280828083)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1437          1588690730985 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690730986 2020.05.05 17:58:50)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8387828c85d48495d184c5d9d38587858785868481)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690730991 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690730992 2020.05.05 17:58:50)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8387858d84d4d395878291dcd68582858785878586)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1154          1588690731000 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588690731001 2020.05.05 17:58:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9397969c93c4c386c49782c9c69597959694919591)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 62(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 1 63(_assignment(_trgt(6))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BCD_adder4 1 -1)
)
I 000050 55 553           1588690745538 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588690745539 2020.05.05 17:59:05)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56560355060006430002410c065152505350035000)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588690745544 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588690745545 2020.05.05 17:59:05)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65653065613264736132233f336364626163606330)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588690745550 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588690745551 2020.05.05 17:59:05)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65653065363333703331723f356261636063306333)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588690745556 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588690745557 2020.05.05 17:59:05)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65656465353235703331723f356261636063646330)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588690745573 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588690745574 2020.05.05 17:59:05)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8585d38a82d1879382d194ded0838083d3828780d3)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588690745580 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588690745581 2020.05.05 17:59:05)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8585d38a82d7d290d3d192dfd58281838083d38287)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588690745588 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588690745589 2020.05.05 17:59:05)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 94959c9bc5c3968396c3d2cec2929593909291939c)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588690745595 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588690745596 2020.05.05 17:59:05)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 94959c9bc6c2c281c2c083cec493909291939c92c2)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588690745693 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690745694 2020.05.05 17:59:05)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f2f2f4a3f5a5f5e4a0f5b4a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690745704 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690745705 2020.05.05 17:59:05)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 02020204045552140603105d570403040604060407)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1154          1588690745710 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588690745711 2020.05.05 17:59:05)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 020201040355521755061358570406040705000400)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 62(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_prcs
			(line__63(_arch 0 1 63(_assignment(_trgt(6))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . BCD_adder4 1 -1)
)
I 000050 55 553           1588690904072 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588690904073 2020.05.05 18:01:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9fcaefef6fff9bcfffdbef3f9aeadafacaffcafff)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588690904078 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588690904079 2020.05.05 18:01:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9fcaefea1fea8bfadfeeff3ffafa8aeadafacaffc)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588690904084 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588690904085 2020.05.05 18:01:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9fcaefef6ffffbcfffdbef3f9aeadafacaffcafff)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588690904090 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588690904091 2020.05.05 18:01:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b8edebece5efe8adeeecafe2e8bfbcbebdbeb9beed)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588690904110 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588690904111 2020.05.05 18:01:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c89dcc9cc29ccadecf9cd9939dcecdce9ecfcacd9e)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588690904118 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588690904119 2020.05.05 18:01:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d88ddc8bd28a8fcd8e8ccf8288dfdcdeddde8edfda)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588690904126 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588690904127 2020.05.05 18:01:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d88c828a858fdacfda8f9e828eded9dfdcdedddfd0)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588690904134 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588690904135 2020.05.05 18:01:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7b3bdb4b6b1b1f2b1b3f0bdb7e0e3e1e2e0efe1b1)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588690904226 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588690904227 2020.05.05 18:01:44)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 35606031356232236732736f653331333133303237)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588690904233 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588690904234 2020.05.05 18:01:44)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 45101747441215534144571a104344434143414340)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1499          1588690904239 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588690904240 2020.05.05 18:01:44)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 45101447431215501246541f104341434042474347)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 68(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 1 64(_assignment(_trgt(6))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__66(_arch 1 1 66(_assignment(_trgt(7))(_sens(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000050 55 553           1588691609546 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588691609547 2020.05.05 18:13:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 656b6665363335703331723f356261636063306333)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588691609554 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588691609555 2020.05.05 18:13:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 656b6665613264736132233f336364626163606330)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588691609560 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588691609561 2020.05.05 18:13:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 757b7674262323602321622f257271737073207323)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588691609566 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588691609567 2020.05.05 18:13:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 757b2274252225602321622f257271737073747320)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588691609584 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588691609585 2020.05.05 18:13:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 858b858a82d1879382d194ded0838083d3828780d3)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588691609603 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588691609604 2020.05.05 18:13:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 949a949a92c6c381c2c083cec49390929192c29396)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588691609618 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588691609619 2020.05.05 18:13:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4bbeae0e5e3b6a3b6e3f2eee2b2b5b3b0b2b1b3bc)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588691609626 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588691609627 2020.05.05 18:13:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4bbeae0e6e2e2a1e2e0a3eee4b3b0b2b1b3bcb2e2)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588691609705 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588691609706 2020.05.05 18:13:29)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 020d04050555051450054458520406040604070500)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588691609712 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588691609713 2020.05.05 18:13:29)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 020d0304045552140603105d570403040604060407)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1588691609718 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588691609719 2020.05.05 18:13:29)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 111e1316134641044614004b441715171416131713)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 66(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 1 64(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000050 55 553           1588692373571 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588692373572 2020.05.05 18:26:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e5e0b7b6b6b3b5f0b3b1f2bfb5e2e1e3e0e3b0e3b3)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588692373577 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588692373578 2020.05.05 18:26:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e5e0b7b6e1b2e4f3e1b2a3bfb3e3e4e2e1e3e0e3b0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588692373595 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588692373596 2020.05.05 18:26:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4f1a6a4a6a2a2e1a2a0e3aea4f3f0f2f1f2a1f2a2)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588692373608 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588692373609 2020.05.05 18:26:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 04010d02555354115250135e540300020102050251)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588692373623 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588692373624 2020.05.05 18:26:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 14114a12124016021340054f411211124213161142)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588692373631 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588692373632 2020.05.05 18:26:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 14114a12124643014240034e441310121112421316)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588692373638 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588692373639 2020.05.05 18:26:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 23272327757421342174657975252224272526242b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588692373646 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588692373647 2020.05.05 18:26:13)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2327232776757536757734797324272526242b2575)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588692373742 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588692373743 2020.05.05 18:26:13)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 81848f8e85d68697d386c7dbd18785878587848683)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588692373748 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588692373749 2020.05.05 18:26:13)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9194989e94c6c187959083cec49790979597959794)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1588692373754 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588692373755 2020.05.05 18:26:13)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 91949b9e93c6c184c69480cbc49795979496939793)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 66(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 1 64(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000055 55 1236          1588692373809 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1588692373810 2020.05.05 18:26:13)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cfca9299cf9899d9c7c8db96c8c8cdc9cac9c8c9c6)
	(_ent
		(_time 1588692373802)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000052 55 739           1588692393806 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1588692393807 2020.05.05 18:26:33)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code efe1edbfefb8bdf9bdedf6b4bee9e9e9bce9b9e8ef)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1588692393826 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1588692393827 2020.05.05 18:26:33)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code fff1acacffa8a9e9f7f8eba6f8f8fdf9faf9f8f9f6)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000050 55 553           1588692397437 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588692397438 2020.05.05 18:26:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1817481f464e480d4e4c0f42481f1c1e1d1e4d1e4e)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588692397443 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588692397444 2020.05.05 18:26:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1817481f114f190e1c4f5e424e1e191f1c1e1d1e4d)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588692397449 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588692397450 2020.05.05 18:26:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1817481f464e4e0d4e4c0f42481f1c1e1d1e4d1e4e)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588692397455 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588692397456 2020.05.05 18:26:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 28272c2c757f783d7e7c3f72782f2c2e2d2e292e7d)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588692397461 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588692397462 2020.05.05 18:26:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 28277b2d227c2a3e2f7c39737d2e2d2e7e2f2a2d7e)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588692397467 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588692397468 2020.05.05 18:26:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37386433326560226163206d673033313231613035)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588692397473 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588692397474 2020.05.05 18:26:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37393a32656035203560716d61313630333132303f)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588692397479 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588692397480 2020.05.05 18:26:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37393a32666161226163206d6730333132303f3161)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588692397571 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588692397572 2020.05.05 18:26:37)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 959a969b95c29283c792d3cfc59391939193909297)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588692397584 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588692397585 2020.05.05 18:26:37)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a5aaa1f2a4f2f5b3a1a4b7faf0a3a4a3a1a3a1a3a0)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1588692397590 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588692397591 2020.05.05 18:26:37)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b4bbb3e0b3e3e4a1e3b1a5eee1b2b0b2b1b3b6b2b6)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 66(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 1 64(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1588692397632 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1588692397633 2020.05.05 18:26:37)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d4dbd585868386c286d6cd8f85d2d2d287d282d3d4)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1588692397665 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1588692397666 2020.05.05 18:26:37)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 020d5107565554140a05165b05050004070405040b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000050 55 553           1588694136403 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588694136404 2020.05.05 18:55:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f1f6f0a1a6a7a1e4a7a5e6aba1f6f5f7f4f7a4f7a7)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588694136414 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588694136415 2020.05.05 18:55:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 00070006015701160457465a560601070406050655)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588694136422 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588694136423 2020.05.05 18:55:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 00070006565656155654175a500704060506550656)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588694136435 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588694136436 2020.05.05 18:55:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 10174417454740054644074a401714161516111645)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588694136449 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588694136450 2020.05.05 18:55:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20272325227422362774317b752625267627222576)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588694136455 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588694136456 2020.05.05 18:55:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20272325227277357674377a702724262526762722)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588694136462 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588694136463 2020.05.05 18:55:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20267d24757722372277667a762621272426252728)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588694136476 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588694136477 2020.05.05 18:55:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2f29722b2f79793a797b38757f282b292a28272979)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588694136569 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588694136570 2020.05.05 18:55:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8d8ade82dcda8a9bdf8acbd7dd8b898b898b888a8f)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588694136577 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588694136578 2020.05.05 18:55:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9d9ac992cdcacd8b999c8fc2c89b9c9b999b999b98)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1588694136583 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588694136584 2020.05.05 18:55:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9d9aca92cacacd88ca9f8cc7c89b999b989a9f9b9f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 67(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 1 65(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1588694136597 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1588694136598 2020.05.05 18:55:36)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code acabfdf8a9fbfebafeaeb5f7fdaaaaaaffaafaabac)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1588694136603 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1588694136604 2020.05.05 18:55:36)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code acabacf8a9fbfabaa4abb8f5ababaeaaa9aaabaaa5)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000050 55 553           1588694140802 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588694140803 2020.05.05 18:55:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 17131410464147024143004d471013111211421141)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588694140808 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588694140809 2020.05.05 18:55:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 27232423217026312370617d712126202321222172)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588694140814 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588694140815 2020.05.05 18:55:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 27232423767171327173307d772023212221722171)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588694140820 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588694140821 2020.05.05 18:55:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 27237023757077327173307d772023212221262172)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588694140826 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588694140827 2020.05.05 18:55:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37333733326335213063266c623132316130353261)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588694140840 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588694140841 2020.05.05 18:55:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46424645421411531012511c164142404340104144)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588694140848 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588694140849 2020.05.05 18:55:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46431844151144514411001c10404741424043414e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588694140863 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588694140864 2020.05.05 18:55:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56530855060000430002410c0651525053515e5000)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588694140967 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588694140968 2020.05.05 18:55:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c3c79397c594c4d591c4859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588694140976 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588694140977 2020.05.05 18:55:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c3c79496c49493d5c7c2d19c96c5c2c5c7c5c7c5c6)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1588694140982 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588694140983 2020.05.05 18:55:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d3d78781d38483c684d1c28986d5d7d5d6d4d1d5d1)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 67(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 1 65(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1588694140996 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1588694140997 2020.05.05 18:55:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e3e7b1b3b6b4b1f5b1e1fab8b2e5e5e5b0e5b5e4e3)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1588694141002 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1588694141003 2020.05.05 18:55:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e3e7e0b3b6b4b5f5ebe4f7bae4e4e1e5e6e5e4e5ea)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000050 55 553           1588694149763 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588694149764 2020.05.05 18:55:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20237724767670357674377a702724262526752676)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588694149769 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588694149770 2020.05.05 18:55:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20237724217721362477667a762621272426252675)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588694149775 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588694149776 2020.05.05 18:55:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20237724767676357674377a702724262526752676)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588694149781 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588694149782 2020.05.05 18:55:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20232324757770357674377a702724262526212675)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588694149787 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588694149788 2020.05.05 18:55:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 30336434326432263764216b653635366637323566)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588694149793 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588694149794 2020.05.05 18:55:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3f3c6b3b6b6d682a696b28656f383b393a3969383d)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588694149800 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588694149801 2020.05.05 18:55:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3f3d353a3c683d283d68796569393e383b393a3837)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588694149815 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588694149816 2020.05.05 18:55:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f4d454d4f19195a191b58151f484b494a48474919)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588694149916 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588694149917 2020.05.05 18:55:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code bcbfb8e9eaebbbaaeebbfae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588694149929 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588694149930 2020.05.05 18:55:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code bcbfbfe8ebebecaab8bdaee3e9babdbab8bab8bab9)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1588694149935 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588694149936 2020.05.05 18:55:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code cccfcc999c9b9cd99bcedd9699cac8cac9cbcecace)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 67(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 1 65(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1588694149951 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1588694149952 2020.05.05 18:55:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code dcdfda8dd98b8eca8edec5878ddadada8fda8adbdc)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1588694149957 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1588694149958 2020.05.05 18:55:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code dcdf8b8dd98b8acad4dbc885dbdbdedad9dadbdad5)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000050 55 553           1588694160974 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588694160975 2020.05.05 18:56:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3e2e2b0b6b5b3f6b5b7f4b9b3e4e7e5e6e5b6e5b5)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588694160981 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588694160982 2020.05.05 18:56:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f3f2f2a3f1a4f2e5f7a4b5a9a5f5f2f4f7f5f6f5a6)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588694160987 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588694160988 2020.05.05 18:56:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f3f2f2a3a6a5a5e6a5a7e4a9a3f4f7f5f6f5a6f5a5)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588694160996 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588694160997 2020.05.05 18:56:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030257055554531655571459530407050605020556)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588694161007 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588694161008 2020.05.05 18:56:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030200040257011504571258560506055504010655)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588694161013 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588694161014 2020.05.05 18:56:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 121311141240450744460548421516141714441510)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588694161019 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588694161020 2020.05.05 18:56:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 12124f15454510051045544844141315161417151a)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588694161027 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588694161028 2020.05.05 18:56:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 22227f2676747437747635787225262427252a2474)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588694161110 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588694161111 2020.05.05 18:56:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 70712370752777662277362a207674767476757772)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588694161123 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588694161124 2020.05.05 18:56:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8081d48e84d7d096848192dfd58681868486848685)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1588694161130 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588694161131 2020.05.05 18:56:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8081d78e83d7d095d78291dad58684868587828682)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 67(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 1 65(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1588694161157 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1588694161158 2020.05.05 18:56:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9f9ece939fc8cd89cd9d86c4ce999999cc99c9989f)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1588694161163 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1588694161164 2020.05.05 18:56:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9f9e9f939fc8c98997988bc698989d999a99989996)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1588694161193 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1588694161194 2020.05.05 18:56:01)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code bebfedeae2e9bfa8bebefde7b9b8bcb8bdb8babbe8)
	(_ent
		(_time 1588694136663)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1588694648385 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588694648386 2020.05.05 19:04:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e1b2e0b2b6b7b1f4b7b5f6bbb1e6e5e7e4e7b4e7b7)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588694648396 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588694648397 2020.05.05 19:04:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e1b2e0b2e1b6e0f7e5b6a7bbb7e7e0e6e5e7e4e7b4)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588694648404 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588694648405 2020.05.05 19:04:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f1a2f0a1a6a7a7e4a7a5e6aba1f6f5f7f4f7a4f7a7)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588694648439 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588694648440 2020.05.05 19:04:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 10434417454740054644074a401714161516111645)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588694648462 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588694648463 2020.05.05 19:04:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20732325227422362774317b752625267627222576)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588694648485 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588694648486 2020.05.05 19:04:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3f6c3c3b6b6d682a696b28656f383b393a3969383d)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588694648498 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588694648499 2020.05.05 19:04:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f1d124d4c184d584d18091519494e484b494a4847)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588694648526 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588694648527 2020.05.05 19:04:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5e0c035d5d08084b080a49040e595a585b59565808)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588694648702 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588694648703 2020.05.05 19:04:08)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0a595a0d5e5d0d1c580d4c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588694648724 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588694648725 2020.05.05 19:04:08)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 297a7e2d247e793f2d283b767c2f282f2d2f2d2f2c)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1588694648733 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588694648734 2020.05.05 19:04:08)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 297a7d2d237e793c7e2b38737c2f2d2f2c2e2b2f2b)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 67(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 1 65(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1588694648776 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1588694648777 2020.05.05 19:04:08)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 580b0a58060f0a4e0a5a4103095e5e5e0b5e0e5f58)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1588694648788 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1588694648789 2020.05.05 19:04:08)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 683b6b6b363f3e7e606f7c316f6f6a6e6d6e6f6e61)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 1527          1588694648864 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1588694648865 2020.05.05 19:04:08)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code b6e5e6e2b9e1b7a0b6b6f5efb1b0b4b0b5b0b2b3e0)
	(_ent
		(_time 1588694136663)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 2 -1)
)
I 000050 55 553           1588694680452 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1588694680453 2020.05.05 19:04:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20202724767670357674377a702724262526752676)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1588694680459 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1588694680460 2020.05.05 19:04:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20202724217721362477667a762621272426252675)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1588694680465 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1588694680466 2020.05.05 19:04:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2f2f282b2f79793a797b38757f282b292a297a2979)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1588694680476 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1588694680477 2020.05.05 19:04:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2f2f7c2b2c787f3a797b38757f282b292a292e297a)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1588694680489 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1588694680490 2020.05.05 19:04:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3f3f3b3b6b6b3d29386b2e646a393a3969383d3a69)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1588694680496 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1588694680497 2020.05.05 19:04:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f4f4b4c1b1d185a191b58151f484b494a4919484d)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1588694680504 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1588694680505 2020.05.05 19:04:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f4e154d4c184d584d18091519494e484b494a4847)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1588694680519 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1588694680520 2020.05.05 19:04:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5e5f045d5d08084b080a49040e595a585b59565808)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1437          1588694680618 structural_full_adder1
(_unit VHDL(full_adder1 0 6(structural_full_adder1 1 12))
	(_version ve4)
	(_time 1588694680619 2020.05.05 19:04:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code bcbce8e9eaebbbaaeebbfae6ecbab8bab8bab9bbbe)
	(_ent
		(_time 1588679372917)
	)
	(_inst g1 1 15(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 1 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 1 17(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 1 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 1 19(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 1 20(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 7(_ent(_in))))
		(_port(_int y -1 0 7(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int sum -1 0 8(_ent(_out))))
		(_port(_int cout -1 0 8(_ent(_out))))
		(_sig(_int n1 -1 1 13(_arch(_uni))))
		(_sig(_int n2 -1 1 13(_arch(_uni))))
		(_sig(_int n3 -1 1 13(_arch(_uni))))
		(_sig(_int n4 -1 1 13(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1588694680632 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 34))
	(_version ve4)
	(_time 1588694680633 2020.05.05 19:04:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code cccc9f999b9b9cdac8cdde9399cacdcac8cac8cac9)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 37(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 39(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 41(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 43(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 35(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1588694680639 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 58))
	(_version ve4)
	(_time 1588694680640 2020.05.05 19:04:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code dbdb8b898a8c8bce8cd9ca818edddfdddedcd9ddd9)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 63(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 67(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_prcs
			(line__65(_arch 0 1 65(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1588694680677 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1588694680678 2020.05.05 19:04:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code fafaaca9fdada8eca8f8e3a1abfcfcfca9fcacfdfa)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1588694680685 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1588694680686 2020.05.05 19:04:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 0a0a0c0f0d5d5c1c020d1e530d0d080c0f0c0d0c03)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1588694680740 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1588694680741 2020.05.05 19:04:40)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 39396c3c396e382f39397a603e3f3b3f3a3f3d3c6f)
	(_ent
		(_time 1588694136663)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589098700409 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589098700410 2020.05.10 11:18:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 47424645161117521113501d174043414241124111)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589098700423 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589098700424 2020.05.10 11:18:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56535755510157405201100c005057515250535003)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589098700434 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589098700435 2020.05.10 11:18:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66636766363030733032713c366162606360336030)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589098700446 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589098700447 2020.05.10 11:18:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66633366353136733032713c366162606360676033)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589098700456 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589098700457 2020.05.10 11:18:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76737476722274607122672d237073702071747320)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589098700467 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589098700468 2020.05.10 11:18:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8580878a82d7d290d3d192dfd58281838083d38287)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589098700478 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589098700479 2020.05.10 11:18:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8581d98bd5d2879287d2c3dfd3838482818380828d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589098700489 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589098700490 2020.05.10 11:18:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9591c99ac6c3c380c3c182cfc592919390929d93c3)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589098700558 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589098700559 2020.05.10 11:18:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d3d68180d584d4c581d5958983d5d7d5d7d5d6d4d1)
	(_ent
		(_time 1589098700554)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589098700566 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589098700567 2020.05.10 11:18:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e3e6b6b0e4b4b3f5e7e2f1bcb6e5e2e5e7e5e7e5e6)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1589098700573 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589098700574 2020.05.10 11:18:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e3e6b5b0e3b4b3f6b4e1f2b9b6e5e7e5e6e4e1e5e1)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 64(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 68(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 1 66(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1589098700600 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589098700601 2020.05.10 11:18:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 020753075655501450001b59530404045104540502)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589098700612 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589098700613 2020.05.10 11:18:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 12171216464544041a15064b15151014171415141b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589098700676 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589098700677 2020.05.10 11:18:20)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 606533606937617660602339676662666366646536)
	(_ent
		(_time 1588694136663)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589098705424 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589098705425 2020.05.10 11:18:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dedd8b8cdd888ecb888ac9848ed9dad8dbd88bd888)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589098705430 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589098705431 2020.05.10 11:18:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eeedbbbdbab9eff8eab9a8b4b8e8efe9eae8ebe8bb)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589098705436 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589098705437 2020.05.10 11:18:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eeedbbbdedb8b8fbb8baf9b4bee9eae8ebe8bbe8b8)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589098705442 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589098705443 2020.05.10 11:18:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eeedefbdeeb9befbb8baf9b4bee9eae8ebe8efe8bb)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589098705448 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589098705449 2020.05.10 11:18:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eeedb8bcb9baecf8e9baffb5bbe8ebe8b8e9ecebb8)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589098705454 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589098705455 2020.05.10 11:18:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fefda8afa9aca9eba8aae9a4aef9faf8fbf8a8f9fc)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589098705460 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589098705461 2020.05.10 11:18:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fefcf6aefea9fce9fca9b8a4a8f8fff9faf8fbf9f6)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589098705466 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589098705467 2020.05.10 11:18:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fefcf6aefda8a8eba8aae9a4aef9faf8fbf9f6f8a8)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589098705502 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589098705503 2020.05.10 11:18:25)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2d2e2a287c7a2a3b7f2b6b777d2b292b292b282a2f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589098705508 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589098705509 2020.05.10 11:18:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2d2e2d297d7a7d3b292c3f72782b2c2b292b292b28)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1437          1589098705514 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589098705515 2020.05.10 11:18:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2d2e2e297a7a7d387a2f3c77782b292b282a2f2b2f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 64(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 68(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 1 66(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1589098705524 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589098705525 2020.05.10 11:18:25)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4c4f494d491b1e5a1e4e55171d4a4a4a1f4a1a4b4c)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589098705530 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589098705531 2020.05.10 11:18:25)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4c4f184d491b1a5a444b58154b4b4e4a494a4b4a45)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589098705544 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589098705545 2020.05.10 11:18:25)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 5b585c58000c5a4d5b5b18025c5d595d585d5f5e0d)
	(_ent
		(_time 1588694136663)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589101604231 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589101604232 2020.05.10 12:06:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b555d585f0d0b4e0d0f4c010b5c5f5d5e5d0e5d0d)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589101604237 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589101604238 2020.05.10 12:06:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b555d58080c5a4d5f0c1d010d5d5a5c5f5d5e5d0e)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589101604248 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589101604249 2020.05.10 12:06:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6b656d6b6f3d3d7e3d3f7c313b6c6f6d6e6d3e6d3d)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589101604260 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589101604261 2020.05.10 12:06:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7a74287b7e2d2a6f2c2e6d202a7d7e7c7f7c7b7c2f)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589101604271 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589101604272 2020.05.10 12:06:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8a848f85d9de889c8dde9bd1df8c8f8cdc8d888fdc)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589101604280 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589101604281 2020.05.10 12:06:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8a848f85d9d8dd9fdcde9dd0da8d8e8c8f8cdc8d88)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589101604289 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589101604290 2020.05.10 12:06:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9996c296c5ce9b8e9bcedfc3cf9f989e9d9f9c9e91)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589101604298 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589101604299 2020.05.10 12:06:44)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9996c296c6cfcf8ccfcd8ec3c99e9d9f9c9e919fcf)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589101604371 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589101604372 2020.05.10 12:06:44)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e8e6bdbae5bfeffebaeeaeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589101604379 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589101604380 2020.05.10 12:06:44)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f7f9a5a7f4a0a7e1f3f6e5a8a2f1f6f1f3f1f3f1f2)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 739           1589101604406 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589101604407 2020.05.10 12:06:44)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 070957025650551155051e5c560101015401510007)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589101604422 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589101604423 2020.05.10 12:06:44)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 16181712464140001e11024f11111410131011101f)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589101604457 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589101604458 2020.05.10 12:06:44)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 454b1747491244534545061c424347434643414013)
	(_ent
		(_time 1588694136663)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589101641535 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589101641536 2020.05.10 12:07:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0c0b0c0a095a5c195a581b565c0b080a090a590a5a)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589101641541 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589101641542 2020.05.10 12:07:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1b1c1b1c484c1a0d1f4c5d414d1d1a1c1f1d1e1d4e)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589101641547 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589101641548 2020.05.10 12:07:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1b1c1b1c1f4d4d0e4d4f0c414b1c1f1d1e1d4e1d4d)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589101641553 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589101641554 2020.05.10 12:07:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1b1c4f1c1c4c4b0e4d4f0c414b1c1f1d1e1d1a1d4e)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589101641559 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589101641560 2020.05.10 12:07:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1b1c181d4b4f190d1c4f0a404e1d1e1d4d1c191e4d)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589101641565 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589101641566 2020.05.10 12:07:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1b1c181d4b494c0e4d4f0c414b1c1f1d1e1d4d1c19)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589101641571 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589101641572 2020.05.10 12:07:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2b2d762f2c7c293c297c6d717d2d2a2c2f2d2e2c23)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589101641577 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589101641578 2020.05.10 12:07:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2b2d762f2f7d7d3e7d7f3c717b2c2f2d2e2c232d7d)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589101641601 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589101641602 2020.05.10 12:07:21)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4a4d19491e1d4d5c184c0c101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589101641607 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589101641608 2020.05.10 12:07:21)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5a5d0e590f0d0a4c5e5b48050f5c5b5c5e5c5e5c5f)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1493          1589101641613 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589101641614 2020.05.10 12:07:21)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5a5d0d59080d0a4f0d594b000f5c5e5c5f5d585c58)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 69(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 1))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 2 -1)
)
I 000052 55 739           1589101641632 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589101641633 2020.05.10 12:07:21)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 797e287b262e2b6f2b7b6022287f7f7f2a7f2f7e79)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589101641643 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589101641644 2020.05.10 12:07:21)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 797e797b262e2f6f717e6d207e7e7b7f7c7f7e7f70)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589101641669 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589101641670 2020.05.10 12:07:21)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 989fcb9799cf998e9898dbc19f9e9a9e9b9e9c9dce)
	(_ent
		(_time 1588694136663)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589101735955 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589101735956 2020.05.10 12:08:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f1fff1a1a6a7a1e4a7a5e6aba1f6f5f7f4f7a4f7a7)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589101735963 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589101735964 2020.05.10 12:08:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f1fff1a1f1a6f0e7f5a6b7aba7f7f0f6f5f7f4f7a4)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589101735969 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589101735970 2020.05.10 12:08:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f1fff1a1a6a7a7e4a7a5e6aba1f6f5f7f4f7a4f7a7)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589101735975 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589101735976 2020.05.10 12:08:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 010f5607555651145755165b510605070407000754)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589101735981 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589101735982 2020.05.10 12:08:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 010f0106025503170655105a540704075706030457)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589101735987 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589101735988 2020.05.10 12:08:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 010f0106025356145755165b510605070407570603)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589101735993 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589101735994 2020.05.10 12:08:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 010e5f07555603160356475b570700060507040609)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589101735999 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589101736000 2020.05.10 12:08:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 111e4f16464747044745064b411615171416191747)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589101736039 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589101736040 2020.05.10 12:08:56)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 3f316f3b6c6838296d3979656f393b393b393a383d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589101736045 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589101736046 2020.05.10 12:08:56)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3f31683a6d686f293b3e2d606a393e393b393b393a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589101736051 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589101736052 2020.05.10 12:08:56)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3f316b3a6a686f2a68312e656a393b393a383d393d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589101736067 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589101736068 2020.05.10 12:08:56)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4f411d4e4f181d591d4d56141e4949491c4919484f)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589101736075 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589101736076 2020.05.10 12:08:56)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5f515c5f5f08094957584b0658585d595a59585956)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589101736092 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589101736093 2020.05.10 12:08:56)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 6e603e6e32396f786e6e2d3769686c686d686a6b38)
	(_ent
		(_time 1588694136663)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589102041185 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589102041186 2020.05.10 12:14:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34316631666264216260236e643330323132613262)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589102041191 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589102041192 2020.05.10 12:14:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44411646411345524013021e124245434042414211)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589102041198 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589102041199 2020.05.10 12:14:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44411646161212511210531e144340424142114212)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589102041207 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589102041208 2020.05.10 12:14:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 535655500504034605074409035457555655525506)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589102041213 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589102041214 2020.05.10 12:14:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 535602515207514554074208065556550554515605)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589102041219 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589102041220 2020.05.10 12:14:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 535602515201044605074409035457555655055451)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589102041225 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589102041226 2020.05.10 12:14:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 53575c50050451445104150905555254575556545b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589102041231 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589102041232 2020.05.10 12:14:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 63676c6336353576353774393364676566646b6535)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589102041272 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589102041273 2020.05.10 12:14:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9297939c95c59584c094d4c8c29496949694979590)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589102041278 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589102041279 2020.05.10 12:14:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9297949d94c5c284969380cdc79493949694969497)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589102041284 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589102041285 2020.05.10 12:14:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9297979d93c5c287c59c83c8c79496949795909490)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589102041291 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589102041292 2020.05.10 12:14:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a1a4a2f5f6f6f3b7f3a3b8faf0a7a7a7f2a7f7a6a1)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589102041297 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589102041298 2020.05.10 12:14:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a1a4f3f5f6f6f7b7a9a6b5f8a6a6a3a7a4a7a6a7a8)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2086          1589102041321 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589102041322 2020.05.10 12:14:01)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code c1c4c094c996c0d7c1c18298c6c7c3c7c2c7c5c497)
	(_ent
		(_time 1589102041319)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk3))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int clk3 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(9))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589104320613 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589104320614 2020.05.10 12:52:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 326231376664622764662568623536343734673464)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589104320619 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589104320620 2020.05.10 12:52:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 326231373165332436657468643433353634373467)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589104320625 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589104320626 2020.05.10 12:52:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 421241401614145714165518124546444744174414)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589104320636 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589104320637 2020.05.10 12:52:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51010652050601440705460b015655575457505704)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589104320642 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589104320643 2020.05.10 12:52:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51015153520553475605400a045754570756535407)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589104320649 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589104320650 2020.05.10 12:52:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51015153520306440705460b015655575457075653)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589104320655 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589104320656 2020.05.10 12:52:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 61303f61353663766336273b376760666567646669)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589104320661 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589104320662 2020.05.10 12:52:00)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 61303f61363737743735763b316665676466696737)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589104320709 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589104320710 2020.05.10 12:52:00)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 90c0c09e95c79786c296d6cac09694969496959792)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589104320716 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589104320717 2020.05.10 12:52:00)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9fcfc890cdc8cf899b9e8dc0ca999e999b999b999a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589104320722 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589104320723 2020.05.10 12:52:00)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9fcfcb90cac8cf8ac8918ec5ca999b999a989d999d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589104320736 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589104320737 2020.05.10 12:52:00)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code affffdfbaff8fdb9fdadb6f4fea9a9a9fca9f9a8af)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589104320749 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589104320750 2020.05.10 12:52:00)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bfefbce8bfe8e9a9b7b8abe6b8b8bdb9bab9b8b9b6)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589104320779 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589104320780 2020.05.10 12:52:00)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code de8e8e8c8289dfc8dede9d87d9d8dcd8ddd8dadb88)
	(_ent
		(_time 1589104320774)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589106314261 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589106314262 2020.05.10 13:25:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dbdbdf89df8d8bce8d8fcc818bdcdfdddedd8edd8d)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589106314268 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589106314269 2020.05.10 13:25:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eaeaeeb9babdebfceebdacb0bcecebedeeecefecbf)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589106314274 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589106314275 2020.05.10 13:25:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eaeaeeb9edbcbcffbcbefdb0baedeeecefecbfecbc)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589106314280 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589106314281 2020.05.10 13:25:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fafaaaaafeadaaefacaeeda0aafdfefcfffcfbfcaf)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589106314286 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589106314287 2020.05.10 13:25:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fafafdaba9aef8ecfdaeeba1affcfffcacfdf8ffac)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589106314292 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589106314293 2020.05.10 13:25:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fafafdaba9a8adefacaeeda0aafdfefcfffcacfdf8)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589106314298 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589106314299 2020.05.10 13:25:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0908530f555e0b1e0b5e4f535f0f080e0d0f0c0e01)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589106314306 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589106314307 2020.05.10 13:25:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0908530f565f5f1c5f5d1e53590e0d0f0c0e010f5f)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589106314343 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589106314344 2020.05.10 13:25:14)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 38386c3c356f3f2e6a3e7e62683e3c3e3c3e3d3f3a)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589106314349 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589106314350 2020.05.10 13:25:14)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 38386b3d346f682e3c392a676d3e393e3c3e3c3e3d)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589106314355 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589106314356 2020.05.10 13:25:14)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3838683d336f682d6f3629626d3e3c3e3d3f3a3e3a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589106314371 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589106314372 2020.05.10 13:25:14)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 48481e49161f1a5e1a4a5113194e4e4e1b4e1e4f48)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589106314377 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589106314378 2020.05.10 13:25:14)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 58585f58060f0e4e505f4c015f5f5a5e5d5e5f5e51)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589106314401 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589106314402 2020.05.10 13:25:14)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 67673367693066716767243e606165616461636231)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589106358532 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589106358533 2020.05.10 13:25:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d4d38686868284c18280c38e84d3d0d2d1d281d282)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589106358538 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589106358539 2020.05.10 13:25:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3e4b1b0e1b4e2f5e7b4a5b9b5e5e2e4e7e5e6e5b6)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589106358544 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589106358545 2020.05.10 13:25:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3e4b1b0b6b5b5f6b5b7f4b9b3e4e7e5e6e5b6e5b5)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589106358550 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589106358551 2020.05.10 13:25:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3e4e5b0b5b4b3f6b5b7f4b9b3e4e7e5e6e5e2e5b6)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589106358556 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589106358557 2020.05.10 13:25:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3e4b2b1e2b7e1f5e4b7f2b8b6e5e6e5b5e4e1e6b5)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589106358562 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589106358563 2020.05.10 13:25:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3e4b2b1e2b1b4f6b5b7f4b9b3e4e7e5e6e5b5e4e1)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589106358568 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589106358569 2020.05.10 13:25:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3e5ecb0b5b4e1f4e1b4a5b9b5e5e2e4e7e5e6e4eb)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589106358574 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589106358575 2020.05.10 13:25:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3e5ecb0b6b5b5f6b5b7f4b9b3e4e7e5e6e4ebe5b5)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589106358599 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589106358600 2020.05.10 13:25:58)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 12151c141545150440145448421416141614171510)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589106358605 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589106358606 2020.05.10 13:25:58)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 12151b15144542041613004d471413141614161417)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589106358611 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589106358612 2020.05.10 13:25:58)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1215181513454207451c0348471416141715101410)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589106358622 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589106358623 2020.05.10 13:25:58)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 22252e257675703470203b79732424247124742522)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589106358628 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589106358629 2020.05.10 13:25:58)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 32356f34666564243a35266b35353034373435343b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589106358643 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589106358644 2020.05.10 13:25:58)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 41464f434916405741410218464743474247454417)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589106372606 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589106372607 2020.05.10 13:26:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d2d0d280868482c78486c58882d5d6d4d7d487d484)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589106372612 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589106372613 2020.05.10 13:26:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d2d0d280d185d3c4d685948884d4d3d5d6d4d7d487)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589106372618 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589106372619 2020.05.10 13:26:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d2d0d280868484c78486c58882d5d6d4d7d487d484)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589106372625 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589106372626 2020.05.10 13:26:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2e0b6b1b5b5b2f7b4b6f5b8b2e5e6e4e7e4e3e4b7)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589106372631 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589106372632 2020.05.10 13:26:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2e0e1b0e2b6e0f4e5b6f3b9b7e4e7e4b4e5e0e7b4)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589106372637 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589106372638 2020.05.10 13:26:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2e0e1b0e2b0b5f7b4b6f5b8b2e5e6e4e7e4b4e5e0)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589106372643 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589106372644 2020.05.10 13:26:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2e1bfb1b5b5e0f5e0b5a4b8b4e4e3e5e6e4e7e5ea)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589106372649 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589106372650 2020.05.10 13:26:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2e1bfb1b6b4b4f7b4b6f5b8b2e5e6e4e7e5eae4b4)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589106372680 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589106372681 2020.05.10 13:26:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 10124016154717064216564a401614161416151712)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589106372686 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589106372687 2020.05.10 13:26:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 10124717144740061411024f451611161416141615)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589106372692 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589106372693 2020.05.10 13:26:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1012441713474005471e014a451614161517121612)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589106372702 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589106372703 2020.05.10 13:26:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 20227227767772367222397b712626267326762720)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589106372708 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589106372709 2020.05.10 13:26:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 303233366667662638372469373732363536373639)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589106372723 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589106372724 2020.05.10 13:26:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 3f3d6f3a60683e293f3f7c6638393d393c393b3a69)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589106399372 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589106399373 2020.05.10 13:26:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 60343260363630753634773a306764666566356636)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589106399378 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589106399379 2020.05.10 13:26:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f3b3d6f38386e796b38293539696e686b696a693a)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589106399384 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589106399385 2020.05.10 13:26:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f3b3d6f6f39397a393b78353f686b696a693a6939)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589106399390 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589106399391 2020.05.10 13:26:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f3b696f6c383f7a393b78353f686b696a696e693a)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589106399396 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589106399397 2020.05.10 13:26:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f3b3e6e3b3b6d79683b7e343a696a6939686d6a39)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589106399402 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589106399403 2020.05.10 13:26:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f3b3e6e3b3d387a393b78353f686b696a6939686d)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589106399408 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589106399409 2020.05.10 13:26:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f3a606f6c386d786d38293539696e686b696a6867)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589106399414 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589106399415 2020.05.10 13:26:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7f2a707e7f29296a292b68252f787b797a78777929)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589106399446 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589106399447 2020.05.10 13:26:39)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9eca9f90cec99988cc98d8c4ce989a989a989b999c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589106399452 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589106399453 2020.05.10 13:26:39)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code aefaa8f9fff9feb8aaafbcf1fba8afa8aaa8aaa8ab)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589106399458 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589106399459 2020.05.10 13:26:39)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code aefaabf9f8f9febbf9a0bff4fba8aaa8aba9aca8ac)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589106399469 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589106399470 2020.05.10 13:26:39)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bde9beeabfeaefabefbfa4e6ecbbbbbbeebbebbabd)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589106399475 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589106399476 2020.05.10 13:26:39)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bde9efeabfeaebabb5baa9e4bababfbbb8bbbabbb4)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589106399490 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589106399491 2020.05.10 13:26:39)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code cd99cc98909accdbcdcd8e94cacbcfcbcecbc9c89b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589106416775 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589106416776 2020.05.10 13:26:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5e0e595d5d080e4b080a49040e595a585b580b5808)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589106416781 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589106416782 2020.05.10 13:26:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5e0e595d0a095f485a09180408585f595a585b580b)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589106416787 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589106416788 2020.05.10 13:26:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5e0e595d5d08084b080a49040e595a585b580b5808)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589106416793 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589106416794 2020.05.10 13:26:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d3d3e6d6c3a3d783b397a373d6a696b686b6c6b38)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589106416799 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589106416800 2020.05.10 13:26:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d3d696c3b396f7b6a397c36386b686b3b6a6f683b)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589106416805 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589106416806 2020.05.10 13:26:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d3d696c3b3f3a783b397a373d6a696b686b3b6a6f)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589106416811 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589106416812 2020.05.10 13:26:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d3c376d6c3a6f7a6f3a2b373b6b6c6a696b686a65)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589106416817 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589106416818 2020.05.10 13:26:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d3c376d6f3b3b783b397a373d6a696b686a656b3b)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589106416841 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589106416842 2020.05.10 13:26:56)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9cccc892cacb9b8ace9adac6cc9a989a989a999b9e)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589106416847 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589106416848 2020.05.10 13:26:56)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9ccccf93cbcbcc8a989d8ec3c99a9d9a989a989a99)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589106416853 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589106416854 2020.05.10 13:26:56)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9ccccc93cccbcc89cb928dc6c99a989a999b9e9a9e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589106416862 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589106416863 2020.05.10 13:26:56)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code acfcfaf8a9fbfebafeaeb5f7fdaaaaaaffaafaabac)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589106416868 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589106416869 2020.05.10 13:26:56)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code acfcabf8a9fbfabaa4abb8f5ababaeaaa9aaabaaa5)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589106416884 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589106416885 2020.05.10 13:26:56)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code cb9b9f9e909ccaddcbcb8892cccdc9cdc8cdcfce9d)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000045 55 1043          1589106416897 test
(_unit VHDL(generator 0 6(test 0 12))
	(_version ve4)
	(_time 1589106416898 2020.05.10 13:26:56)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code cb9b9e9e9c9ccaddccced9919bcccfcd9dccc9cdcc)
	(_ent
		(_time 1589106399501)
	)
	(_object
		(_port(_int clk1 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int test_in1 0 0 8(_ent(_out))))
		(_port(_int test_in2 0 0 8(_ent(_out))))
		(_port(_int test_in3 -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int expectedResult 1 0 10(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(1)(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . test 1 -1)
)
I 000050 55 553           1589106692431 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589106692432 2020.05.10 13:31:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 26237322767076337072317c762122202320732070)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589106692437 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589106692438 2020.05.10 13:31:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 26237322217127302271607c702027212220232073)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589106692443 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589106692444 2020.05.10 13:31:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36336333666060236062216c663132303330633060)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589106692449 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589106692450 2020.05.10 13:31:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36333733656166236062216c663132303330373063)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589106692455 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589106692456 2020.05.10 13:31:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36336032326234203162276d633033306031343360)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589106692461 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589106692462 2020.05.10 13:31:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36336032326461236062216c663132303330603134)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589106692467 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589106692468 2020.05.10 13:31:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36323e33656134213461706c60303731323033313e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589106692473 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589106692474 2020.05.10 13:31:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36323e33666060236062216c6631323033313e3060)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589106692500 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589106692501 2020.05.10 13:31:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 65606364653262733763233f356361636163606267)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589106692506 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589106692507 2020.05.10 13:31:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 65606465643235736164773a306364636163616360)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589106692512 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589106692513 2020.05.10 13:31:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6560676563323570326b743f306361636062676367)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589106692524 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589106692525 2020.05.10 13:31:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 747170762623266226766d2f257272722772227374)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589106692530 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589106692531 2020.05.10 13:31:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8481d189d6d3d2928c8390dd83838682818283828d)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589106692547 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589106692548 2020.05.10 13:31:32)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 9396959c99c492859393d0ca9495919590959796c5)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000045 55 1043          1589106692561 test
(_unit VHDL(generator 0 6(test 0 12))
	(_version ve4)
	(_time 1589106692562 2020.05.10 13:31:32)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code a3a6a4f4a5f4a2b5a4a6b1f9f3a4a7a5f5a4a1a5a4)
	(_ent
		(_time 1589106399501)
	)
	(_object
		(_port(_int clk1 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int test_in1 0 0 8(_ent(_out))))
		(_port(_int test_in2 0 0 8(_ent(_out))))
		(_port(_int test_in3 -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int expectedResult 1 0 10(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(1)(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . test 1 -1)
)
I 000045 55 1048          1589106692567 test
(_unit VHDL(analyzer 0 39(test 0 45))
	(_version ve4)
	(_time 1589106692568 2020.05.10 13:31:32)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code a3a6a2f4f5f4f6b5f1a2baf8a3a5a6a4a1a5a2a5f6)
	(_ent
		(_time 1589106314446)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int expectedResult 0 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int adderResult 1 0 41(_ent(_in))))
		(_port(_int adderCarry -1 0 42(_ent(_in))))
		(_port(_int clk2 -1 0 42(_ent(_in)(_event))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_sens(3)(0(4))(0(d_3_0))(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . test 1 -1)
)
I 000050 55 553           1589107235786 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589107235787 2020.05.10 13:40:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 96979299c6c0c683c0c281ccc69192909390c390c0)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589107235795 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589107235796 2020.05.10 13:40:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5a4a1f2a1f2a4b3a1f2e3fff3a3a4a2a1a3a0a3f0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589107235801 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589107235802 2020.05.10 13:40:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5a4a1f2f6f3f3b0f3f1b2fff5a2a1a3a0a3f0a3f3)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589107235807 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589107235808 2020.05.10 13:40:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5a4f5f2f5f2f5b0f3f1b2fff5a2a1a3a0a3a4a3f0)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589107235813 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589107235814 2020.05.10 13:40:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5b4b2e0b2e1b7a3b2e1a4eee0b3b0b3e3b2b7b0e3)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589107235819 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589107235820 2020.05.10 13:40:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5b4b2e0b2e7e2a0e3e1a2efe5b2b1b3b0b3e3b2b7)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589107235825 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589107235826 2020.05.10 13:40:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5b5ece1e5e2b7a2b7e2f3efe3b3b4b2b1b3b0b2bd)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589107235831 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589107235832 2020.05.10 13:40:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5b5ece1e6e3e3a0e3e1a2efe5b2b1b3b0b2bdb3e3)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589107235859 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589107235860 2020.05.10 13:40:35)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e4e5b3b6e5b3e3f2b6e2a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589107235865 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589107235866 2020.05.10 13:40:35)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e4e5b4b7e4b3b4f2e0e5f6bbb1e2e5e2e0e2e0e2e1)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589107235871 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589107235872 2020.05.10 13:40:35)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e4e5b7b7e3b3b4f1b3eaf5beb1e2e0e2e1e3e6e2e6)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589107235881 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589107235882 2020.05.10 13:40:35)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f4f5a1a7a6a3a6e2a6f6edafa5f2f2f2a7f2a2f3f4)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589107235887 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589107235888 2020.05.10 13:40:35)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 03020406565455150b04175a04040105060504050a)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589107235906 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589107235907 2020.05.10 13:40:35)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 13124714194412051313504a141511151015171645)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000045 55 1043          1589107235920 test
(_unit VHDL(generator 0 6(test 0 12))
	(_version ve4)
	(_time 1589107235921 2020.05.10 13:40:35)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 222377262575233425273078722526247425202425)
	(_ent
		(_time 1589106399501)
	)
	(_object
		(_port(_int clk1 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int test_in1 0 0 8(_ent(_out))))
		(_port(_int test_in2 0 0 8(_ent(_out))))
		(_port(_int test_in3 -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int expectedResult 1 0 10(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(1)(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . test 1 -1)
)
I 000045 55 1048          1589107235926 test
(_unit VHDL(analyzer 0 39(test 0 45))
	(_version ve4)
	(_time 1589107235927 2020.05.10 13:40:35)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 222371267575773470233b79222427252024232477)
	(_ent
		(_time 1589106314446)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int expectedResult 0 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int adderResult 1 0 41(_ent(_in))))
		(_port(_int adderCarry -1 0 42(_ent(_in))))
		(_port(_int clk2 -1 0 42(_ent(_in)(_event))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_sens(3)(0(4))(0(d_3_0))(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . test 1 -1)
)
I 000050 55 553           1589107247169 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589107247170 2020.05.10 13:40:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 14434613464244014240034e441310121112411242)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589107247175 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589107247176 2020.05.10 13:40:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 14434613114315021043524e421215131012111241)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589107247181 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589107247182 2020.05.10 13:40:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24737620767272317270337e742320222122712272)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589107247187 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589107247188 2020.05.10 13:40:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24732220757374317270337e742320222122252271)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589107247193 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589107247194 2020.05.10 13:40:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24737521227026322370357f712221227223262172)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589107247199 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589107247200 2020.05.10 13:40:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24737521227673317270337e742320222122722326)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589107247205 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589107247206 2020.05.10 13:40:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24722b20757326332673627e72222523202221232c)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589107247211 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589107247212 2020.05.10 13:40:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24722b20767272317270337e7423202221232c2272)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589107247236 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589107247237 2020.05.10 13:40:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 530452515504544501551509035557555755565451)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589107247242 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589107247243 2020.05.10 13:40:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 53045550540403455752410c065552555755575556)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589107247248 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589107247249 2020.05.10 13:40:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5304565053040346045d4209065557555654515551)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589107247259 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589107247260 2020.05.10 13:40:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 722571702625206420706b29237474742174247572)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589107247265 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589107247266 2020.05.10 13:40:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 72252070262524647a75662b75757074777475747b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589107247278 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589107247279 2020.05.10 13:40:47)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 82d5838c89d583948282c1db8584808481848687d4)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000045 55 1043          1589107247292 test
(_unit VHDL(generator 0 6(test 0 12))
	(_version ve4)
	(_time 1589107247293 2020.05.10 13:40:47)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 91c6919e95c69087969483cbc1969597c796939796)
	(_ent
		(_time 1589106399501)
	)
	(_object
		(_port(_int clk1 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int test_in1 0 0 8(_ent(_out))))
		(_port(_int test_in2 0 0 8(_ent(_out))))
		(_port(_int test_in3 -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int expectedResult 1 0 10(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(1)(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . test 1 -1)
)
I 000045 55 1048          1589107247298 test
(_unit VHDL(analyzer 0 39(test 0 45))
	(_version ve4)
	(_time 1589107247299 2020.05.10 13:40:47)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 91c6979ec5c6c487c39088ca9197949693979097c4)
	(_ent
		(_time 1589106314446)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int expectedResult 0 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int adderResult 1 0 41(_ent(_in))))
		(_port(_int adderCarry -1 0 42(_ent(_in))))
		(_port(_int clk2 -1 0 42(_ent(_in)(_event))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_sens(3)(0(4))(0(d_3_0))(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . test 1 -1)
)
I 000050 55 553           1589107377264 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589107377265 2020.05.10 13:42:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 421514401614125714165518124546444744174414)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589107377270 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589107377271 2020.05.10 13:42:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 421514404115435446150418144443454644474417)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589107377276 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589107377277 2020.05.10 13:42:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 421514401614145714165518124546444744174414)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589107377282 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589107377283 2020.05.10 13:42:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 520550510505024704064508025556545754535407)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589107377288 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589107377289 2020.05.10 13:42:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 520507505206504455064309075457540455505704)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589107377294 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589107377295 2020.05.10 13:42:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 520507505200054704064508025556545754045550)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589107377300 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589107377301 2020.05.10 13:42:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 52045951050550455005140804545355565457555a)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589107377306 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589107377307 2020.05.10 13:42:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5204595106040447040645080255565457555a5404)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589107377332 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589107377333 2020.05.10 13:42:57)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 81d6848e85d68697d387c7dbd18785878587848683)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589107377338 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589107377339 2020.05.10 13:42:57)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 81d6838f84d6d197858093ded48780878587858784)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589107377344 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589107377345 2020.05.10 13:42:57)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 81d6808f83d6d194d68f90dbd48785878486838783)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589107377356 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589107377357 2020.05.10 13:42:57)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 90c7979cc6c7c286c29289cbc1969696c396c69790)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589107377362 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589107377363 2020.05.10 13:42:57)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a0f7f6f4f6f7f6b6a8a7b4f9a7a7a2a6a5a6a7a6a9)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589107377381 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589107377382 2020.05.10 13:42:57)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code b0e7b5e4b9e7b1a6b0b0f3e9b7b6b2b6b3b6b4b5e6)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
V 000045 55 1043          1589107377395 test
(_unit VHDL(generator 0 6(test 0 12))
	(_version ve4)
	(_time 1589107377396 2020.05.10 13:42:57)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code bfe8bbebece8bea9b8baade5efb8bbb9e9b8bdb9b8)
	(_ent
		(_time 1589106399501)
	)
	(_object
		(_port(_int clk1 -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8(_array -1((_dto i 3 i 0)))))
		(_port(_int test_in1 0 0 8(_ent(_out))))
		(_port(_int test_in2 0 0 8(_ent(_out))))
		(_port(_int test_in3 -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int expectedResult 1 0 10(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_prcs(_trgt(1)(2)(3)(4))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith)))
	(_model . test 1 -1)
)
V 000045 55 1048          1589107377401 test
(_unit VHDL(analyzer 0 39(test 0 45))
	(_version ve4)
	(_time 1589107377402 2020.05.10 13:42:57)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code bfe8bdebbce8eaa9edbea6e4bfb9bab8bdb9beb9ea)
	(_ent
		(_time 1589106314446)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 40(_array -1((_dto i 4 i 0)))))
		(_port(_int expectedResult 0 0 40(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 41(_array -1((_dto i 3 i 0)))))
		(_port(_int adderResult 1 0 41(_ent(_in))))
		(_port(_int adderCarry -1 0 42(_ent(_in))))
		(_port(_int clk2 -1 0 42(_ent(_in)(_event))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_sens(3)(0(4))(0(d_3_0))(1)(2))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . test 1 -1)
)
I 000050 55 553           1589115056434 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589115056435 2020.05.10 15:50:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06545300565056135052115c560102000300530050)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589115056446 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589115056447 2020.05.10 15:50:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16444311114117001241504c401017111210131043)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589115056468 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589115056469 2020.05.10 15:50:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25777021767373307371327f752221232023702373)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589115056485 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589115056486 2020.05.10 15:50:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35673430656265206361226f653231333033343360)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589115056508 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589115056509 2020.05.10 15:50:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54060256520056425300450f015251520253565102)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589115056538 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589115056539 2020.05.10 15:50:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 732125737221246625276429237477757675257471)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589115056554 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589115056555 2020.05.10 15:50:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 83d08b8dd5d4819481d4c5d9d5858284878586848b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589115056580 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589115056581 2020.05.10 15:50:56)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93c09b9cc6c5c586c5c784c9c394979596949b95c5)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589115056656 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589115056657 2020.05.10 15:50:56)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f0a2f6a1f5a7f7e6a2f6b6aaa0f6f4f6f4f6f5f7f2)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589115056669 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589115056670 2020.05.10 15:50:56)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f0a2f1a0f4a7a0e6f4f1e2afa5f6f1f6f4f6f4f6f5)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589115056682 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589115056683 2020.05.10 15:50:56)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0052030603575015570e115a550604060507020602)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589115056735 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589115056736 2020.05.10 15:50:56)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 2f7d2a282f787d397d2d36747e2929297c2979282f)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589115056764 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589115056765 2020.05.10 15:50:56)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4e1c1a4f4d19185846495a1749494c484b48494847)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589115056839 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589115056840 2020.05.10 15:50:56)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 9cce9b93c6cb9d8a9c9cdfc59b9a9e9a9f9a9899ca)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589115072533 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589115072534 2020.05.10 15:51:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f3f5f3a3a6a5a3e6a5a7e4a9a3f4f7f5f6f5a6f5a5)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589115072539 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589115072540 2020.05.10 15:51:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f3f5f3a3f1a4f2e5f7a4b5a9a5f5f2f4f7f5f6f5a6)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589115072545 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589115072546 2020.05.10 15:51:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f3f5f3a3a6a5a5e6a5a7e4a9a3f4f7f5f6f5a6f5a5)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589115072551 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589115072552 2020.05.10 15:51:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030554055554531655571459530407050605020556)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589115072557 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589115072558 2020.05.10 15:51:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030503040257011504571258560506055504010655)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589115072563 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589115072564 2020.05.10 15:51:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030503040251541655571459530407050605550401)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589115072569 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589115072570 2020.05.10 15:51:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 03045d05555401140154455955050204070506040b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589115072575 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589115072576 2020.05.10 15:51:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 13144d1446454506454704494314171516141b1545)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589115072615 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589115072616 2020.05.10 15:51:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 424412414515455410440418124446444644474540)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589115072621 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589115072622 2020.05.10 15:51:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 42441540441512544643501d174443444644464447)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589115072627 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589115072628 2020.05.10 15:51:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5157055253060144065f400b045755575456535753)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589115072663 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589115072664 2020.05.10 15:51:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 70762272262722662272692b217676762376267770)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589115072671 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589115072672 2020.05.10 15:51:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 707673722627266678776429777772767576777679)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589115072699 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589115072700 2020.05.10 15:51:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 9096c09f99c791869090d3c99796929693969495c6)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589115085011 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589115085012 2020.05.10 15:51:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a8adabfff6fef8bdfefcbff2f8afacaeadaefdaefe)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589115085017 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589115085018 2020.05.10 15:51:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a8adabffa1ffa9beacffeef2feaea9afacaeadaefd)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589115085023 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589115085024 2020.05.10 15:51:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b8bdbbece6eeeeadeeecafe2e8bfbcbebdbeedbeee)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589115085029 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589115085030 2020.05.10 15:51:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b8bdefece5efe8adeeecafe2e8bfbcbebdbeb9beed)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589115085035 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589115085036 2020.05.10 15:51:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b8bdb8edb2ecbaaebfeca9e3edbebdbeeebfbabdee)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589115085041 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589115085042 2020.05.10 15:51:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b8bdb8edb2eaefadeeecafe2e8bfbcbebdbeeebfba)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589115085047 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589115085048 2020.05.10 15:51:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c7c399929590c5d0c590819d91c1c6c0c3c1c2c0cf)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589115085053 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589115085054 2020.05.10 15:51:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c7c39992969191d29193d09d97c0c3c1c2c0cfc191)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589115085117 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589115085118 2020.05.10 15:51:25)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 16141010154111004410504c461012101210131114)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589115085124 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589115085125 2020.05.10 15:51:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 161417111441460012170449431017101210121013)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589115085130 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589115085131 2020.05.10 15:51:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 16141411134146034118074c431012101311141014)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589115085170 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589115085171 2020.05.10 15:51:25)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 444640451613165216465d1f154242421742124344)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589115085179 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589115085180 2020.05.10 15:51:25)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 54560154060302425c53400d53535652515253525d)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589115085208 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589115085209 2020.05.10 15:51:25)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 73717572792472657373302a747571757075777625)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589115096950 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589115096951 2020.05.10 15:51:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4a4a4a484d1c1a5f1c1e5d101a4d4e4c4f4c1f4c1c)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589115096956 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589115096957 2020.05.10 15:51:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5959595a510e584f5d0e1f030f5f585e5d5f5c5f0c)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589115096962 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589115096963 2020.05.10 15:51:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5959595a060f0f4c0f0d4e03095e5d5f5c5f0c5f0f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589115096972 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589115096973 2020.05.10 15:51:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 69693d69353e397c3f3d7e33396e6d6f6c6f686f3c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589115096980 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589115096981 2020.05.10 15:51:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 69696a68623d6b7f6e3d78323c6f6c6f3f6e6b6c3f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589115096987 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589115096988 2020.05.10 15:51:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 79797a79722b2e6c2f2d6e23297e7d7f7c7f2f7e7b)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589115096995 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589115096996 2020.05.10 15:51:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 79782478252e7b6e7b2e3f232f7f787e7d7f7c7e71)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589115097002 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589115097003 2020.05.10 15:51:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8889d586d6dede9ddedc9fd2d88f8c8e8d8f808ede)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589115097059 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589115097060 2020.05.10 15:51:37)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b7b7e4e2b5e0b0a1e5b1f1ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589115097069 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589115097070 2020.05.10 15:51:37)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c7c79392c49097d1c3c6d59892c1c6c1c3c1c3c1c2)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589115097076 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589115097077 2020.05.10 15:51:37)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c7c79092c39097d290c9d69d92c1c3c1c2c0c5c1c5)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589115097113 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589115097114 2020.05.10 15:51:37)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f6f6a7a5a6a1a4e0a4f4efada7f0f0f0a5f0a0f1f6)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589115097121 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589115097122 2020.05.10 15:51:37)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f6f6f6a5a6a1a0e0fef1e2aff1f1f4f0f3f0f1f0ff)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589115097154 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589115097155 2020.05.10 15:51:37)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 15154512194214031515564c121317131613111043)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589115103571 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589115103572 2020.05.10 15:51:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2b25762f2f7d7b3e7d7f3c717b2c2f2d2e2d7e2d7d)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589115103577 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589115103578 2020.05.10 15:51:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2b25762f787c2a3d2f7c6d717d2d2a2c2f2d2e2d7e)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589115103583 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589115103584 2020.05.10 15:51:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a34673f3d6c6c2f6c6e2d606a3d3e3c3f3c6f3c6c)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589115103593 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589115103594 2020.05.10 15:51:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a34333f3e6d6a2f6c6e2d606a3d3e3c3f3c3b3c6f)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589115103600 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589115103601 2020.05.10 15:51:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4a441449191e485c4d1e5b111f4c4f4c1c4d484f1c)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589115103607 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589115103608 2020.05.10 15:51:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4a44144919181d5f1c1e5d101a4d4e4c4f4c1c4d48)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589115103614 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589115103615 2020.05.10 15:51:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a555a595e0d584d580d1c000c5c5b5d5e5c5f5d52)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589115103621 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589115103622 2020.05.10 15:51:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a555a595d0c0c4f0c0e4d000a5d5e5c5f5d525c0c)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589115103677 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589115103678 2020.05.10 15:51:43)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9896969695cf9f8eca9edec2c89e9c9e9c9e9d9f9a)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589115103687 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589115103688 2020.05.10 15:51:43)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9896919794cfc88e9c998ac7cd9e999e9c9e9c9e9d)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589115103693 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589115103694 2020.05.10 15:51:43)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a8a6a2ffa3fff8bdffa6b9f2fdaeacaeadafaaaeaa)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589115103728 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589115103729 2020.05.10 15:51:43)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c7c9cb91969095d195c5de9c96c1c1c194c191c0c7)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589115103735 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589115103736 2020.05.10 15:51:43)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c7c99a91969091d1cfc0d39ec0c0c5c1c2c1c0c1ce)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589115103756 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589115103757 2020.05.10 15:51:43)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code e6e8e8b5e9b1e7f0e6e6a5bfe1e0e4e0e5e0e2e3b0)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589115158401 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589115158402 2020.05.10 15:52:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 57545754060107420103400d075053515251025101)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589115158407 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589115158408 2020.05.10 15:52:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 57545754510056415300110d015156505351525102)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589115158413 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589115158414 2020.05.10 15:52:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66656666363030733032713c366162606360336030)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589115158419 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589115158420 2020.05.10 15:52:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66653266353136733032713c366162606360676033)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589115158425 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589115158426 2020.05.10 15:52:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66656567623264706132773d336063603061646330)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589115158431 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589115158432 2020.05.10 15:52:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76757576722421632022612c267172707370207174)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589115158437 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589115158438 2020.05.10 15:52:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76742b77252174617421302c20707771727073717e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589115158443 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589115158444 2020.05.10 15:52:38)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76742b77262020632022612c2671727073717e7020)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589115158532 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589115158533 2020.05.10 15:52:38)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e3e0b0b1e5b4e4f5b1e5a5b9b3e5e7e5e7e5e6e4e1)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589115158539 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589115158540 2020.05.10 15:52:38)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e3e0b7b0e4b4b3f5e7e2f1bcb6e5e2e5e7e5e7e5e6)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589115158545 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589115158546 2020.05.10 15:52:38)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e3e0b4b0e3b4b3f6b4edf2b9b6e5e7e5e6e4e1e5e1)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589115158582 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589115158583 2020.05.10 15:52:38)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 121140164645400440100b49431414144114441512)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589115158588 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589115158589 2020.05.10 15:52:38)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 12111116464544041a15064b15151014171415141b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589115158609 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589115158610 2020.05.10 15:52:38)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 22217226297523342222617b252420242124262774)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589115179004 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589115179005 2020.05.10 15:52:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d88fd88a868e88cd8e8ccf8288dfdcdeddde8dde8e)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589115179010 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589115179011 2020.05.10 15:52:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d88fd88ad18fd9cedc8f9e828eded9dfdcdeddde8d)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589115179016 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589115179017 2020.05.10 15:52:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d88fd88a868e8ecd8e8ccf8288dfdcdeddde8dde8e)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589115179022 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589115179023 2020.05.10 15:52:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8bfbcbbb5bfb8fdbebcffb2b8efeceeedeee9eebd)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589115179028 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589115179029 2020.05.10 15:52:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8bfebbae2bceafeefbcf9b3bdeeedeebeefeaedbe)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589115179034 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589115179035 2020.05.10 15:52:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8bfebbae2babffdbebcffb2b8efeceeedeebeefea)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589115179040 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589115179041 2020.05.10 15:52:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a1aaa7a5a0f5e0f5a0b1ada1f1f6f0f3f1f2f0ff)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589115179046 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589115179047 2020.05.10 15:52:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a1aaa7a6a1a1e2a1a3e0ada7f0f3f1f2f0fff1a1)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589115179120 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589115179121 2020.05.10 15:52:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 46111645451141501440001c164042404240434144)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589115179127 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589115179128 2020.05.10 15:52:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 55020256540205435154470a005354535153515350)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589115179133 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589115179134 2020.05.10 15:52:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5502015653020540025b440f005351535052575357)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589115179174 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589115179175 2020.05.10 15:52:59)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 84d3d689d6d3d692d6869ddfd5828282d782d28384)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589115179181 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589115179182 2020.05.10 15:52:59)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 84d38789d6d3d2928c8390dd83838682818283828d)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589115179205 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589115179206 2020.05.10 15:52:59)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 94c3c49b99c395829494d7cd9392969297929091c2)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1954          1589115179221 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589115179222 2020.05.10 15:52:59)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code b3e5e3e7b5e5e5a5b9e4a5e9ebb5b0b5b2b4b7b5ba)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_file(_int outFile -2 0 23(_prcs 0)))
		(_var(_int file_status -3 0 24(_prcs 0)))
		(_var(_int l -4 0 25(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(0))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589115312851 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589115312852 2020.05.10 15:55:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acf8f0fba9fafcb9faf8bbf6fcaba8aaa9aaf9aafa)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589115312857 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589115312858 2020.05.10 15:55:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acf8f0fbfefbadbaa8fbeaf6faaaadaba8aaa9aaf9)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589115312863 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589115312864 2020.05.10 15:55:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acf8f0fba9fafab9faf8bbf6fcaba8aaa9aaf9aafa)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589115312869 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589115312870 2020.05.10 15:55:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bce8b4e8baebeca9eae8abe6ecbbb8bab9babdbae9)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589115312875 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589115312876 2020.05.10 15:55:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bce8e3e9ede8beaabbe8ade7e9bab9baeabbbeb9ea)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589115312881 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589115312882 2020.05.10 15:55:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bce8e3e9edeeeba9eae8abe6ecbbb8bab9baeabbbe)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589115312887 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589115312888 2020.05.10 15:55:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cb9eca9ecc9cc9dcc99c8d919dcdcacccfcdceccc3)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589115312893 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589115312894 2020.05.10 15:55:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code db8eda89df8d8dce8d8fcc818bdcdfdddedcd3dd8d)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589115312978 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589115312979 2020.05.10 15:55:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 297d7e2c257e2e3f7b2f6f73792f2d2f2d2f2c2e2b)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589115312991 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589115312992 2020.05.10 15:55:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 297d792d247e793f2d283b767c2f282f2d2f2d2f2c)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589115312997 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589115312998 2020.05.10 15:55:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 396d6a3c336e692c6e3728636c3f3d3f3c3e3b3f3b)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589115313019 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589115313020 2020.05.10 15:55:13)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 580c0d58060f0a4e0a5a4103095e5e5e0b5e0e5f58)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589115313025 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589115313026 2020.05.10 15:55:13)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 580c5c58060f0e4e505f4c015f5f5a5e5d5e5f5e51)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589115313047 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589115313048 2020.05.10 15:55:13)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 67333067693066716767243e606165616461636231)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589115313076 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589115313077 2020.05.10 15:55:13)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 87d2d08985d1d1918a8391dddf818481868083818e)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(0))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589115390174 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589115390175 2020.05.10 15:56:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcefeee8b9eaeca9eae8abe6ecbbb8bab9bae9baea)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589115390180 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589115390181 2020.05.10 15:56:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcefeee8eeebbdaab8ebfae6eababdbbb8bab9bae9)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589115390186 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589115390187 2020.05.10 15:56:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcefeee8b9eaeaa9eae8abe6ecbbb8bab9bae9baea)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589115390192 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589115390193 2020.05.10 15:56:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cc9fca99ca9b9cd99a98db969ccbc8cac9cacdca99)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589115390198 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589115390199 2020.05.10 15:56:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cc9f9d989d98cedacb98dd9799cac9ca9acbcec99a)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589115390204 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589115390205 2020.05.10 15:56:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cc9f9d989d9e9bd99a98db969ccbc8cac9ca9acbce)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589115390210 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589115390211 2020.05.10 15:56:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code db89d489dc8cd9ccd98c9d818ddddadcdfdddedcd3)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589115390219 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589115390220 2020.05.10 15:56:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code db89d489df8d8dce8d8fcc818bdcdfdddedcd3dd8d)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589115390317 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589115390318 2020.05.10 15:56:30)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 491a474a451e4e5f1b4f0f13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589115390323 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589115390324 2020.05.10 15:56:30)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 491a404b441e195f4d485b161c4f484f4d4f4d4f4c)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589115390330 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589115390331 2020.05.10 15:56:30)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 580b525b530f084d0f5649020d5e5c5e5d5f5a5e5a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589115390368 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589115390369 2020.05.10 15:56:30)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 782b747a262f2a6e2a7a6123297e7e7e2b7e2e7f78)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589115390375 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589115390376 2020.05.10 15:56:30)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 87d4da8ad6d0d1918f8093de80808581828180818e)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589115390419 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589115390420 2020.05.10 15:56:30)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code a6f5a8f1a9f1a7b0a6a6e5ffa1a0a4a0a5a0a2a3f0)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589115390439 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589115390440 2020.05.10 15:56:30)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code c694c893c59090d0cbc2d09c9ec0c5c0c7c1c2c0cf)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(0))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589119156472 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589119156473 2020.05.10 16:59:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d5d6d687868385c08381c28f85d2d1d3d0d380d383)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589119156498 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589119156499 2020.05.10 16:59:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e5e6e6b6e1b2e4f3e1b2a3bfb3e3e4e2e1e3e0e3b0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589119156510 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589119156511 2020.05.10 16:59:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4f7f7a4a6a2a2e1a2a0e3aea4f3f0f2f1f2a1f2a2)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589119156531 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589119156532 2020.05.10 16:59:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 131312144544430645470449431417151615121546)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589119156560 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589119156561 2020.05.10 16:59:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232375262277213524773278762526257524212675)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589119156588 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589119156589 2020.05.10 16:59:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 424214414210155714165518124546444744144540)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589119156606 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589119156607 2020.05.10 16:59:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 52535a51050550455005140804545355565457555a)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589119156620 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589119156621 2020.05.10 16:59:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 62636a6236343477343675383265666467656a6434)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589119156739 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589119156740 2020.05.10 16:59:16)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code cfcfc99b9c98c8d99dc989959fc9cbc9cbc9cac8cd)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589119156758 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589119156759 2020.05.10 16:59:16)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code eeeeefbdbfb9bef8eaeffcb1bbe8efe8eae8eae8eb)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589119156769 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589119156770 2020.05.10 16:59:16)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fefefcaea8a9aeeba9f0efa4abf8faf8fbf9fcf8fc)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589119156819 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589119156820 2020.05.10 16:59:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 2d2d282a2f7a7f3b7f2f34767c2b2b2b7e2b7b2a2d)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589119156834 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589119156835 2020.05.10 16:59:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 2d2d792a2f7a7b3b252a39742a2a2f2b282b2a2b24)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589119156901 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589119156902 2020.05.10 16:59:16)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 7b7b7c7a202c7a6d7b7b38227c7d797d787d7f7e2d)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589119156954 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589119156955 2020.05.10 16:59:16)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code aaabadfdfefcfcbca7aebcf0f2aca9acabadaeaca3)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589119331077 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589119331078 2020.05.10 17:02:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d7d18b85868187c28183c08d87d0d3d1d2d182d181)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589119331083 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589119331084 2020.05.10 17:02:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e6e0bab5e1b1e7f0e2b1a0bcb0e0e7e1e2e0e3e0b3)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589119331089 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589119331090 2020.05.10 17:02:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e6e0bab5b6b0b0f3b0b2f1bcb6e1e2e0e3e0b3e0b0)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589119331098 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589119331099 2020.05.10 17:02:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f0fea6a5a1a6e3a0a2e1aca6f1f2f0f3f0f7f0a3)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589119331106 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589119331107 2020.05.10 17:02:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f0a9a7f2a2f4e0f1a2e7ada3f0f3f0a0f1f4f3a0)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589119331116 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589119331117 2020.05.10 17:02:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06000101025451135052115c560102000300500104)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589119331124 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589119331125 2020.05.10 17:02:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06015f00555104110451405c50000701020003010e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589119331132 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589119331133 2020.05.10 17:02:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 15124c12464343004341024f4512111310121d1343)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589119331226 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589119331227 2020.05.10 17:02:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 737524737524746521753529237577757775767471)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589119331232 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589119331233 2020.05.10 17:02:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 73752372742423657772612c267572757775777576)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589119331238 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589119331239 2020.05.10 17:02:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7375207273242366247d6229267577757674717571)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589119331270 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589119331271 2020.05.10 17:02:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a2a4f7f6f6f5f0b4f0a0bbf9f3a4a4a4f1a4f4a5a2)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589119331276 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589119331277 2020.05.10 17:02:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a2a4a6f6f6f5f4b4aaa5b6fba5a5a0a4a7a4a5a4ab)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589119331296 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589119331297 2020.05.10 17:02:11)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code b1b7e6e5b9e6b0a7b1b1f2e8b6b7b3b7b2b7b5b4e7)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589119331323 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589119331324 2020.05.10 17:02:11)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code d1d68683d58787c7dcd5c78b89d7d2d7d0d6d5d7d8)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(0))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589119857187 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589119857188 2020.05.10 17:10:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f4f3a1a4a6a2a4e1a2a0e3aea4f3f0f2f1f2a1f2a2)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589119857195 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589119857196 2020.05.10 17:10:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 04035002015305120053425e520205030002010251)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589119857201 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589119857202 2020.05.10 17:10:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 04035002565252115250135e540300020102510252)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589119857213 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589119857214 2020.05.10 17:10:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 131413144544430645470449431417151615121546)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589119857221 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589119857222 2020.05.10 17:10:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232474262277213524773278762526257524212675)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589119857229 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589119857230 2020.05.10 17:10:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232474262271743675773479732427252625752421)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589119857237 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589119857238 2020.05.10 17:10:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 23252a27757421342174657975252224272526242b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589119857245 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589119857246 2020.05.10 17:10:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 33353a3666656526656724696334373536343b3565)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589119857331 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589119857332 2020.05.10 17:10:57)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9097979e95c79786c296d6cac09694969496959792)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589119857337 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589119857338 2020.05.10 17:10:57)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9097909f94c7c086949182cfc59691969496949695)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589119857343 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589119857344 2020.05.10 17:10:57)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9097939f93c7c085c79e81cac59694969597929692)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589119857360 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589119857361 2020.05.10 17:10:57)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a0a7a5f4f6f7f2b6f2a2b9fbf1a6a6a6f3a6f6a7a0)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589119857369 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589119857370 2020.05.10 17:10:57)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b0b7e4e7e6e7e6a6b8b7a4e9b7b7b2b6b5b6b7b6b9)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589119857417 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589119857418 2020.05.10 17:10:57)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code cfc8c89a9098ced9cfcf8c96c8c9cdc9ccc9cbca99)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1577          1589119857449 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589119857450 2020.05.10 17:10:57)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code fef8f9aeaea8a8e8f4a9e8a4a6f8fdf8fff9faf8f7)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(6)(7)(8))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589119864297 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589119864298 2020.05.10 17:11:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9bdbfede6efe9acefedaee3e9bebdbfbcbfecbfef)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589119864303 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589119864304 2020.05.10 17:11:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c9cdcf9cc19ec8dfcd9e8f939fcfc8cecdcfcccf9c)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589119864309 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589119864310 2020.05.10 17:11:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c9cdcf9c969f9fdc9f9dde9399cecdcfcccf9ccf9f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589119864315 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589119864316 2020.05.10 17:11:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9dd8b8b858e89cc8f8dce8389dedddfdcdfd8df8c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589119864321 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589119864322 2020.05.10 17:11:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9dddc8ad28ddbcfde8dc8828cdfdcdf8fdedbdc8f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589119864334 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589119864335 2020.05.10 17:11:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8ecedbae2babffdbebcffb2b8efeceeedeebeefea)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589119864341 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589119864342 2020.05.10 17:11:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8edb3bbb5bfeaffeabfaeb2beeee9efeceeedefe0)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589119864348 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589119864349 2020.05.10 17:11:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f8fda3a8a6aeaeedaeacefa2a8fffcfefdfff0feae)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589119864431 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589119864432 2020.05.10 17:11:04)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 46421445451141501440001c164042404240434144)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589119864437 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589119864438 2020.05.10 17:11:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 464213444411165042475419134047404240424043)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589119864443 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589119864444 2020.05.10 17:11:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 56520055530106430158470c035052505351545054)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589119864463 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589119864464 2020.05.10 17:11:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 656135663632377337677c3e346363633663336265)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589119864469 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589119864470 2020.05.10 17:11:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 65616466363233736d62713c62626763606362636c)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589119864509 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589119864510 2020.05.10 17:11:04)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 9490c69b99c395829494d7cd9392969297929091c2)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1577          1589119864534 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589119864535 2020.05.10 17:11:04)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code b3b6e1e7b5e5e5a5b9e4a5e9ebb5b0b5b2b4b7b5ba)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_simple)(_trgt(3)(6)(7)(8))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589119893278 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589119893279 2020.05.10 17:11:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f2fdf3a2a6a4a2e7a4a6e5a8a2f5f6f4f7f4a7f4a4)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589119893284 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589119893285 2020.05.10 17:11:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 010e0107015600170556475b570700060507040754)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589119893290 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589119893291 2020.05.10 17:11:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 010e0107565757145755165b510605070407540757)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589119893296 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589119893297 2020.05.10 17:11:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 010e5507555651145755165b510605070407000754)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589119893302 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589119893303 2020.05.10 17:11:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 010e0206025503170655105a540704075706030457)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589119893308 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589119893309 2020.05.10 17:11:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 111e1217124346044745064b411615171417471613)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589119893314 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589119893315 2020.05.10 17:11:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 111f4c16454613061346574b471710161517141619)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589119893321 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589119893322 2020.05.10 17:11:33)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 212f7c25767777347775367b712625272426292777)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589119893402 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589119893403 2020.05.10 17:11:33)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6f603c6e3c3868793d6929353f696b696b696a686d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589119893408 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589119893409 2020.05.10 17:11:33)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6f603b6f3d383f796b6e7d303a696e696b696b696a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589119893414 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589119893415 2020.05.10 17:11:33)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7e71297f28292e6b29706f242b787a787b797c787c)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589119893442 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589119893443 2020.05.10 17:11:33)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9e91cf929dc9cc88cc9c87c5cf989898cd98c8999e)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589119893448 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589119893449 2020.05.10 17:11:33)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9e919e929dc9c88896998ac799999c989b98999897)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589119893486 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589119893487 2020.05.10 17:11:33)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code cdc29e98909accdbcdcd8e94cacbcfcbcecbc9c89b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1568          1589119893520 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589119893521 2020.05.10 17:11:33)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code ece2bfbfbababafae6b8fab6b4eaefeaedebe8eae5)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589119961787 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589119961788 2020.05.10 17:12:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 95c2c99ac6c3c580c3c182cfc59291939093c093c3)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589119961793 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589119961794 2020.05.10 17:12:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 95c2c99a91c2948391c2d3cfc393949291939093c0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589119961799 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589119961800 2020.05.10 17:12:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 95c2c99ac6c3c380c3c182cfc59291939093c093c3)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589119961805 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589119961806 2020.05.10 17:12:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5f2adf2f5f2f5b0f3f1b2fff5a2a1a3a0a3a4a3f0)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589119961811 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589119961812 2020.05.10 17:12:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5f2faf3a2f1a7b3a2f1b4fef0a3a0a3f3a2a7a0f3)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589119961817 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589119961818 2020.05.10 17:12:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5f2faf3a2f7f2b0f3f1b2fff5a2a1a3a0a3f3a2a7)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589119961823 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589119961824 2020.05.10 17:12:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5f3a4f2f5f2a7b2a7f2e3fff3a3a4a2a1a3a0a2ad)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589119961829 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589119961830 2020.05.10 17:12:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5e3b4e1e6e3e3a0e3e1a2efe5b2b1b3b0b2bdb3e3)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589119961910 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589119961911 2020.05.10 17:12:41)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 124545141545150440145448421416141614171510)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589119961916 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589119961917 2020.05.10 17:12:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 12454215144542041613004d471413141614161417)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589119961922 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589119961923 2020.05.10 17:12:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2275712623757237752c3378772426242725202420)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589119961960 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589119961961 2020.05.10 17:12:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 41161440161613571343581a104747471247174641)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589119961967 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589119961968 2020.05.10 17:12:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 411645401616175749465518464643474447464748)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589119961993 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589119961994 2020.05.10 17:12:41)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 613636616936607761612238666763676267656437)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589119962011 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589119962012 2020.05.10 17:12:42)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 70262771752626667a24662a287673767177747679)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 9(_ent(_in))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(0))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589120101822 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120101823 2020.05.10 17:15:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 95c0939ac6c3c580c3c182cfc59291939093c093c3)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120101828 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120101829 2020.05.10 17:15:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 95c0939a91c2948391c2d3cfc393949291939093c0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120101834 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120101835 2020.05.10 17:15:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a4f1a2f3f6f2f2b1f2f0b3fef4a3a0a2a1a2f1a2f2)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120101840 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120101841 2020.05.10 17:15:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a4f1f6f3f5f3f4b1f2f0b3fef4a3a0a2a1a2a5a2f1)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120101846 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120101847 2020.05.10 17:15:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a4f1a1f2a2f0a6b2a3f0b5fff1a2a1a2f2a3a6a1f2)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120101852 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120101853 2020.05.10 17:15:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4e1b1e1b2e6e3a1e2e0a3eee4b3b0b2b1b2e2b3b6)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120101858 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120101859 2020.05.10 17:15:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4e0efe0e5e3b6a3b6e3f2eee2b2b5b3b0b2b1b3bc)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120101864 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120101865 2020.05.10 17:15:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4e0efe0e6e2e2a1e2e0a3eee4b3b0b2b1b3bcb2e2)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120101942 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120101943 2020.05.10 17:15:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 124740141545150440145448421416141614171510)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120101949 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120101950 2020.05.10 17:15:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 12474715144542041613004d471413141614161417)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120101955 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120101956 2020.05.10 17:15:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2174772523767134762f307b742725272426232723)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120101995 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120101996 2020.05.10 17:15:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 41141140161613571343581a104747471247174641)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120102003 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120102004 2020.05.10 17:15:02)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 500551500607064658574409575752565556575659)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120102030 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120102031 2020.05.10 17:15:02)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 603532606937617660602339676662666366646536)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589120102051 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589120102052 2020.05.10 17:15:02)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 7f2b2d7e2c292969752b692527797c797e787b7976)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589120112478 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120112479 2020.05.10 17:15:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35656630666365206361226f653231333033603363)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120112484 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120112485 2020.05.10 17:15:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35656630316234233162736f633334323133303360)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120112490 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120112491 2020.05.10 17:15:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45151647161313501311521f154241434043104313)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120112496 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120112497 2020.05.10 17:15:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45154247151215501311521f154241434043444310)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120112502 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120112503 2020.05.10 17:15:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45151546421147534211541e104340431342474013)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120112508 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120112509 2020.05.10 17:15:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54040456520603410200430e045350525152025356)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120112514 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120112515 2020.05.10 17:15:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54055a57050356435603120e02525553505251535c)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120112520 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120112521 2020.05.10 17:15:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54055a57060202410200430e0453505251535c5202)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120112593 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120112594 2020.05.10 17:15:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a2f2a2f4a5f5a5b4f0a4e4f8f2a4a6a4a6a4a7a5a0)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120112600 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120112601 2020.05.10 17:15:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b2e2b5e6b4e5e2a4b6b3a0ede7b4b3b4b6b4b6b4b7)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120112608 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120112609 2020.05.10 17:15:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b2e2b6e6b3e5e2a7e5bca3e8e7b4b6b4b7b5b0b4b0)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120112650 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120112651 2020.05.10 17:15:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e1b1e3b1b6b6b3f7b3e3f8bab0e7e7e7b2e7b7e6e1)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120112658 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120112659 2020.05.10 17:15:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f0a0a3a3a6a7a6e6f8f7e4a9f7f7f2f6f5f6f7f6f9)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120112692 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120112693 2020.05.10 17:15:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 104011171947110610105349171612161316141546)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589120112721 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589120112722 2020.05.10 17:15:12)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 2f7e2e2b7c797939257b397577292c292e282b2926)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589120226154 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120226155 2020.05.10 17:17:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3d696a383f6b6d286b692a676d3a393b383b683b6b)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120226160 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120226161 2020.05.10 17:17:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c181b4e1e1b4d5a481b0a161a4a4d4b484a494a19)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120226166 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120226167 2020.05.10 17:17:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c181b4e491a1a591a185b161c4b484a494a194a1a)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120226172 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120226173 2020.05.10 17:17:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c184f4e4a1b1c591a185b161c4b484a494a4d4a19)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120226178 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120226179 2020.05.10 17:17:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5c08085e0d085e4a5b084d07095a595a0a5b5e590a)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120226184 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120226185 2020.05.10 17:17:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5c08085e0d0e0b490a084b060c5b585a595a0a5b5e)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120226190 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120226191 2020.05.10 17:17:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5c09565f5a0b5e4b5e0b1a060a5a5d5b585a595b54)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120226196 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120226197 2020.05.10 17:17:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5c09565f590a0a490a084b060c5b585a595b545a0a)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120226230 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120226231 2020.05.10 17:17:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8bdf8f84dcdc8c9dd98dcdd1db8d8f8d8f8d8e8c89)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120226236 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120226237 2020.05.10 17:17:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8bdf8885dddcdb9d8f8a99d4de8d8a8d8f8d8f8d8e)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120226242 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120226243 2020.05.10 17:17:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9bcf9b94cacccb8ecc958ac1ce9d9f9d9e9c999d99)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120226257 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120226258 2020.05.10 17:17:06)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code aafeacfeadfdf8bcf8a8b3f1fbacacacf9acfcadaa)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120226263 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120226264 2020.05.10 17:17:06)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code aafefdfeadfdfcbca2adbef3adada8acafacadaca3)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120226286 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120226287 2020.05.10 17:17:06)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code c99dcd9cc99ec8dfc9c98a90cecfcbcfcacfcdcc9f)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589120244127 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120244128 2020.05.10 17:17:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6e3e336e6d383e7b383a79343e696a686b683b6838)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120244133 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120244134 2020.05.10 17:17:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7d2d207c282a7c6b792a3b272b7b7c7a797b787b28)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120244139 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120244140 2020.05.10 17:17:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7d2d207c7f2b2b682b296a272d7a797b787b287b2b)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120244145 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120244146 2020.05.10 17:17:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8ddd84838cdadd98dbd99ad7dd8a898b888b8c8bd8)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120244151 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120244152 2020.05.10 17:17:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8dddd382dbd98f9b8ad99cd6d88b888bdb8a8f88db)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120244157 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120244158 2020.05.10 17:17:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8dddd382dbdfda98dbd99ad7dd8a898b888bdb8a8f)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120244163 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120244164 2020.05.10 17:17:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8ddc8d838cda8f9a8fdacbd7db8b8c8a898b888a85)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120244169 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120244170 2020.05.10 17:17:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9ccd9c9399caca89cac88bc6cc9b989a999b949aca)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120244240 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120244241 2020.05.10 17:17:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code ebbbe5b9bcbcecfdb9edadb1bbedefedefedeeece9)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120244246 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120244247 2020.05.10 17:17:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code ebbbe2b8bdbcbbfdefeaf9b4beedeaedefedefedee)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120244252 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120244253 2020.05.10 17:17:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code ebbbe1b8babcbbfebce5fab1beedefedeeece9ede9)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120244288 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120244289 2020.05.10 17:17:24)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 1949141d464e4b0f4b1b0042481f1f1f4a1f4f1e19)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120244297 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120244298 2020.05.10 17:17:24)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 1949451d464e4f0f111e0d401e1e1b1f1c1f1e1f10)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120244335 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120244336 2020.05.10 17:17:24)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 4818474a491f495e48480b114f4e4a4e4b4e4c4d1e)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589120259176 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120259177 2020.05.10 17:17:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44411246161214511210531e144340424142114212)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120259182 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120259183 2020.05.10 17:17:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44411246411345524013021e124245434042414211)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120259188 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120259189 2020.05.10 17:17:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44411246161212511210531e144340424142114212)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120259194 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120259195 2020.05.10 17:17:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54515657050304410200430e045350525152555201)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120259200 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120259201 2020.05.10 17:17:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54510156520056425300450f015251520253565102)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120259206 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120259207 2020.05.10 17:17:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54510156520603410200430e045350525152025356)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120259212 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120259213 2020.05.10 17:17:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54505f57050356435603120e02525553505251535c)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120259218 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120259219 2020.05.10 17:17:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54505f57060202410200430e0453505251535c5202)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120259287 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120259288 2020.05.10 17:17:39)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b1b4b4e4b5e6b6a7e3b7f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120259293 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120259294 2020.05.10 17:17:39)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b1b4b3e5b4e6e1a7b5b0a3eee4b7b0b7b5b7b5b7b4)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120259299 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120259300 2020.05.10 17:17:39)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c1c4c094c39691d496cfd09b94c7c5c7c4c6c3c7c3)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120259339 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120259340 2020.05.10 17:17:39)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e0e5e7b0b6b7b2f6b2e2f9bbb1e6e6e6b3e6b6e7e0)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120259348 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120259349 2020.05.10 17:17:39)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f0f5a6a3a6a7a6e6f8f7e4a9f7f7f2f6f5f6f7f6f9)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120259378 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120259379 2020.05.10 17:17:39)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 0f0a0d0950580e190f0f4c5608090d090c090b0a59)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589120359602 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120359603 2020.05.10 17:19:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8ade8d848ddcda9fdcde9dd0da8d8e8c8f8cdf8cdc)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120359608 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120359609 2020.05.10 17:19:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8ade8d84dadd8b9c8eddccd0dc8c8b8d8e8c8f8cdf)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120359614 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120359615 2020.05.10 17:19:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9ace9d959dcccc8fccce8dc0ca9d9e9c9f9ccf9ccc)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120359623 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120359624 2020.05.10 17:19:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9acec9959ecdca8fccce8dc0ca9d9e9c9f9c9b9ccf)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120359630 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120359631 2020.05.10 17:19:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9fdadffa2fdabbfaefdb8f2fcafacafffaeabacff)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120359637 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120359638 2020.05.10 17:19:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9fdadffa2fbfebcfffdbef3f9aeadafacafffaeab)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120359643 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120359644 2020.05.10 17:19:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9ece3ede5eebbaebbeeffe3efbfb8bebdbfbcbeb1)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120359650 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120359651 2020.05.10 17:19:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9ece3ede6efefacefedaee3e9bebdbfbcbeb1bfef)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120359734 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120359735 2020.05.10 17:19:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 07535200055000115501415d570103010301020005)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120359740 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120359741 2020.05.10 17:19:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 174345101440470113160548421116111311131112)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120359746 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120359747 2020.05.10 17:19:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 17434610134047024019064d421113111210151115)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120359777 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120359778 2020.05.10 17:19:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 366261306661642064342f6d673030306530603136)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120359783 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120359784 2020.05.10 17:19:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 45114344161213534d42511c42424743404342434c)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120359803 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120359804 2020.05.10 17:19:19)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 55010056590254435555160c525357535653515003)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1663          1589120359831 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589120359832 2020.05.10 17:19:19)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 65303065653333736f31733f3d636663646261636c)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589120515707 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120515708 2020.05.10 17:21:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 57505654060107420103400d075053515251025101)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120515714 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120515715 2020.05.10 17:21:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 57505654510056415300110d015156505351525102)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120515720 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120515721 2020.05.10 17:21:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 57505654060101420103400d075053515251025101)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120515726 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120515727 2020.05.10 17:21:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 67603267353037723133703d376063616261666132)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120515732 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120515733 2020.05.10 17:21:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 67606566623365716033763c326162613160656231)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120515738 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120515739 2020.05.10 17:21:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 67606566623530723133703d376063616261316065)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120515744 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120515745 2020.05.10 17:21:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 77712b76252075607520312d21717670737172707f)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120515750 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120515751 2020.05.10 17:21:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 77712b76262121622123602d2770737172707f7121)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120515831 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120515832 2020.05.10 17:21:55)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d4d38687d583d3c286d2928e84d2d0d2d0d2d1d3d6)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120515837 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120515838 2020.05.10 17:21:55)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d4d38186d48384c2d0d5c68b81d2d5d2d0d2d0d2d1)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120515843 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120515844 2020.05.10 17:21:55)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d4d38286d38384c183dac58e81d2d0d2d1d3d6d2d6)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120515880 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120515881 2020.05.10 17:21:55)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 030452065654511551011a58520505055005550403)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120515888 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120515889 2020.05.10 17:21:55)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 03040306565455150b04175a04040105060504050a)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120515929 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120515930 2020.05.10 17:21:55)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 32356137396533243232716b353430343134363764)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2001          1589120515953 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589120515954 2020.05.10 17:21:55)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 4244114045141454481654181a444144434546444b)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNTTest 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(_code 1))
			((b)(_code 2))
			((cin)(_code 3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(33686018)
	)
	(_model . verAdder 4 -1)
)
I 000050 55 553           1589120589931 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120589932 2020.05.10 17:23:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 424741401614125714165518124546444744174414)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120589937 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120589938 2020.05.10 17:23:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 424741404115435446150418144443454644474417)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120589943 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120589944 2020.05.10 17:23:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 525751510604044704064508025556545754075404)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120589951 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120589952 2020.05.10 17:23:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 525705510505024704064508025556545754535407)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120589958 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120589959 2020.05.10 17:23:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 61646160623563776635703a346764673766636437)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120589965 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120589966 2020.05.10 17:23:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 61646160623336743735763b316665676467376663)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120589972 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120589973 2020.05.10 17:23:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 71752f70252673667326372b277770767577747679)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120589980 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120589981 2020.05.10 17:23:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 71752f70262727642725662b217675777476797727)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120590046 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120590047 2020.05.10 17:23:10)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code afaafff9fcf8a8b9fda9e9f5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120590052 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120590053 2020.05.10 17:23:10)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code bfbae8ebede8efa9bbbeade0eab9beb9bbb9bbb9ba)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120590058 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120590059 2020.05.10 17:23:10)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code bfbaebebeae8efaae8b1aee5eab9bbb9bab8bdb9bd)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120590075 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120590076 2020.05.10 17:23:10)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cfca9d99cf989dd99dcdd6949ec9c9c99cc999c8cf)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120590081 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120590082 2020.05.10 17:23:10)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code dedbdd8fdd8988c8d6d9ca87d9d9dcd8dbd8d9d8d7)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120590105 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120590106 2020.05.10 17:23:10)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code eeebbebdb2b9eff8eeeeadb7e9e8ece8ede8eaebb8)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589120590123 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589120590124 2020.05.10 17:23:10)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code fefaaeaeaea8a8e8f4a9e8a4a6f8fdf8fff9faf8f7)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589120681608 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120681609 2020.05.10 17:24:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a0d0a595d0c0a4f0c0e4d000a5d5e5c5f5c0f5c0c)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120681616 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120681617 2020.05.10 17:24:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a3d3a6a3a3d6b7c6e3d2c303c6c6b6d6e6c6f6c3f)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120681622 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120681623 2020.05.10 17:24:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a3d3a6a6d3c3c7f3c3e7d303a6d6e6c6f6c3f6c3c)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120681631 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120681632 2020.05.10 17:24:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 792e7d78252e296c2f2d6e23297e7d7f7c7f787f2c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120681637 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120681638 2020.05.10 17:24:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 792e2a79722d7b6f7e2d68222c7f7c7f2f7e7b7c2f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120681643 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120681644 2020.05.10 17:24:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 792e2a79722b2e6c2f2d6e23297e7d7f7c7f2f7e7b)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120681654 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120681655 2020.05.10 17:24:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 89df8487d5de8b9e8bdecfd3df8f888e8d8f8c8e81)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120681662 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120681663 2020.05.10 17:24:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 98ce9597c6cece8dcecc8fc2c89f9c9e9d9f909ece)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120681759 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120681760 2020.05.10 17:24:41)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f6a1f5a7f5a1f1e0a4f0b0aca6f0f2f0f2f0f3f1f4)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120681765 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120681766 2020.05.10 17:24:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f6a1f2a6f4a1a6e0f2f7e4a9a3f0f7f0f2f0f2f0f3)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120681771 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120681772 2020.05.10 17:24:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 06510200035156135108175c530002000301040004)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120681810 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120681811 2020.05.10 17:24:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 257227227672773377273c7e742323237623732225)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120681817 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120681818 2020.05.10 17:24:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 35626633666263233d32216c32323733303332333c)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120681841 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120681842 2020.05.10 17:24:41)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 44134446491345524444071d434246424742404112)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589120681857 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589120681858 2020.05.10 17:24:41)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 54025457550202425e01420e0c525752555350525d)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589120709094 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120709095 2020.05.10 17:25:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c6c19393969096d39092d19c96c1c2c0c3c093c090)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120709101 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120709102 2020.05.10 17:25:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c6c19393c191c7d0c291809c90c0c7c1c2c0c3c093)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120709107 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120709108 2020.05.10 17:25:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c6c19393969090d39092d19c96c1c2c0c3c093c090)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120709113 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120709114 2020.05.10 17:25:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d1d784858186c38082c18c86d1d2d0d3d0d7d083)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120709119 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120709120 2020.05.10 17:25:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d18085d282d4c0d182c78d83d0d3d080d1d4d380)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120709125 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120709126 2020.05.10 17:25:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d18085d28481c38082c18c86d1d2d0d3d080d1d4)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120709131 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120709132 2020.05.10 17:25:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e5e3edb6b5b2e7f2e7b2a3bfb3e3e4e2e1e3e0e2ed)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120709137 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120709138 2020.05.10 17:25:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e5e3edb6b6b3b3f0b3b1f2bfb5e2e1e3e0e2ede3b3)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120709211 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120709212 2020.05.10 17:25:09)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 333434373564342561357569633537353735363431)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120709217 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120709218 2020.05.10 17:25:09)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 33343336346463253732216c663532353735373536)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120709224 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120709225 2020.05.10 17:25:09)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4344404143141356144d5219164547454644414541)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120709253 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120709254 2020.05.10 17:25:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 626567613635307430607b39336464643164346562)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120709259 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120709260 2020.05.10 17:25:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 62653661363534746a65763b65656064676465646b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120709276 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120709277 2020.05.10 17:25:09)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 72757573792573647272312b757470747174767724)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589120709311 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589120709312 2020.05.10 17:25:09)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 9197969e95c7c7879bc687cbc99792979096959798)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589120748391 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589120748392 2020.05.10 17:25:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37603332666167226163206d673033313231623161)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589120748397 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589120748398 2020.05.10 17:25:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 47104345411046514310011d114146404341424112)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589120748403 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589120748404 2020.05.10 17:25:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 47104345161111521113501d174043414241124111)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589120748409 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589120748410 2020.05.10 17:25:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56010655050106430002410c065152505350575003)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589120748416 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589120748417 2020.05.10 17:25:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56015154520254405102470d035053500051545300)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589120748425 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589120748426 2020.05.10 17:25:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66316167623431733032713c366162606360306164)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589120748433 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589120748434 2020.05.10 17:25:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66303f66353164716431203c30606761626063616e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589120748441 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589120748442 2020.05.10 17:25:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76202f77262020632022612c2671727073717e7020)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589120748528 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589120748529 2020.05.10 17:25:48)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c4939390c593c3d296c2829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589120748534 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589120748535 2020.05.10 17:25:48)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c4939491c49394d2c0c5d69b91c2c5c2c0c2c0c2c1)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589120748540 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589120748541 2020.05.10 17:25:48)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d3848081d38483c684ddc28986d5d7d5d6d4d1d5d1)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589120748581 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589120748582 2020.05.10 17:25:48)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 025554075655501450001b59530404045104540502)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589120748588 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589120748589 2020.05.10 17:25:48)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 02550507565554140a05165b05050004070405040b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589120748613 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589120748614 2020.05.10 17:25:48)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 22757626297523342222617b252420242124262774)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589120748630 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589120748631 2020.05.10 17:25:48)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 31676534356767273b64276b693732373036353738)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589121077080 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589121077081 2020.05.10 17:31:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 27702723767177327173307d772023212221722171)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589121077086 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589121077087 2020.05.10 17:31:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36613633316137203261706c603037313230333063)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589121077092 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589121077093 2020.05.10 17:31:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36613633666060236062216c663132303330633060)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589121077098 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589121077099 2020.05.10 17:31:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46111244151116531012511c164142404340474013)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589121077105 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589121077106 2020.05.10 17:31:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46114545421244504112571d134043401041444310)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589121077111 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589121077112 2020.05.10 17:31:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46114545421411531012511c164142404340104144)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589121077117 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589121077118 2020.05.10 17:31:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56000b55050154415401100c00505751525053515e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589121077124 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589121077125 2020.05.10 17:31:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56000b55060000430002410c0651525053515e5000)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589121077220 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589121077221 2020.05.10 17:31:17)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c3949097c594c4d591c5859993c5c7c5c7c5c6c4c1)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589121077226 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589121077227 2020.05.10 17:31:17)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c3949796c49493d5c7c2d19c96c5c2c5c7c5c7c5c6)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589121077232 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589121077233 2020.05.10 17:31:17)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c3949496c39493d694cdd29996c5c7c5c6c4c1c5c1)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589121077270 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589121077271 2020.05.10 17:31:17)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f2a5a3a1a6a5a0e4a0f0eba9a3f4f4f4a1f4a4f5f2)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589121077280 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589121077281 2020.05.10 17:31:17)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f2a5f2a1a6a5a4e4faf5e6abf5f5f0f4f7f4f5f4fb)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589121077301 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589121077302 2020.05.10 17:31:17)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 114641161946100711115248161713171217151447)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589121077340 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589121077341 2020.05.10 17:31:17)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 30666035356666263a65266a683633363137343639)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589121204134 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589121204135 2020.05.10 17:33:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7d727d7c7f2b2d682b296a272d7a797b787b287b2b)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589121204140 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589121204141 2020.05.10 17:33:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7d727d7c282a7c6b792a3b272b7b7c7a797b787b28)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589121204146 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589121204147 2020.05.10 17:33:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d828d838fdbdb98dbd99ad7dd8a898b888bd88bdb)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589121204152 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589121204153 2020.05.10 17:33:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d82d9838cdadd98dbd99ad7dd8a898b888b8c8bd8)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589121204158 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589121204159 2020.05.10 17:33:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d828e82dbd98f9b8ad99cd6d88b888bdb8a8f88db)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589121204164 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589121204165 2020.05.10 17:33:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d828e82dbdfda98dbd99ad7dd8a898b888bdb8a8f)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589121204170 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589121204171 2020.05.10 17:33:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d83d0838cda8f9a8fdacbd7db8b8c8a898b888a85)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589121204176 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589121204177 2020.05.10 17:33:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c92c19399caca89cac88bc6cc9b989a999b949aca)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589121204253 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589121204254 2020.05.10 17:33:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code ebe4b8b9bcbcecfdb9edadb1bbedefedefedeeece9)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589121204259 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589121204260 2020.05.10 17:33:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code faf5aeaaafadaaecfefbe8a5affcfbfcfefcfefcff)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589121204265 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589121204266 2020.05.10 17:33:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code faf5adaaa8adaaefadf4eba0affcfefcfffdf8fcf8)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589121204304 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589121204305 2020.05.10 17:33:24)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 29267b2e767e7b3f7b2b3072782f2f2f7a2f7f2e29)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589121204312 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589121204313 2020.05.10 17:33:24)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 29262a2e767e7f3f212e3d702e2e2b2f2c2f2e2f20)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589121204343 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589121204344 2020.05.10 17:33:24)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 4847184a491f495e48480b114f4e4a4e4b4e4c4d1e)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589121204375 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589121204376 2020.05.10 17:33:24)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 77792776752121617d22612d2f717471767073717e)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589121566534 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589121566535 2020.05.10 17:39:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232770277675733675773479732427252625762575)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589121566540 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589121566541 2020.05.10 17:39:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232770272174223527746579752522242725262576)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589121566546 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589121566547 2020.05.10 17:39:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232770277675753675773479732427252625762575)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589121566552 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589121566553 2020.05.10 17:39:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 333734366564632665672469633437353635323566)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589121566558 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589121566559 2020.05.10 17:39:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 333763373267312534672268663536356534313665)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589121566569 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589121566570 2020.05.10 17:39:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 434713404211145615175419134447454645154441)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589121566577 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589121566578 2020.05.10 17:39:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 43464d41151441544114051915454244474546444b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589121566592 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589121566593 2020.05.10 17:39:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 52575c5106040447040645080255565457555a5404)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589121566690 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589121566691 2020.05.10 17:39:26)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c0c4c094c597c7d692c6869a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589121566697 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589121566698 2020.05.10 17:39:26)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c0c4c795c49790d6c4c1d29f95c6c1c6c4c6c4c6c5)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589121566703 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589121566704 2020.05.10 17:39:26)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c0c4c495c39790d597ced19a95c6c4c6c5c7c2c6c2)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589121566736 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589121566737 2020.05.10 17:39:26)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code efebedbfefb8bdf9bdedf6b4bee9e9e9bce9b9e8ef)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589121566745 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589121566746 2020.05.10 17:39:26)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code efebbcbfefb8b9f9e7e8fbb6e8e8ede9eae9e8e9e6)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589121566776 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589121566777 2020.05.10 17:39:26)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 0e0a0f0852590f180e0e4d5709080c080d080a0b58)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589121566838 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589121566839 2020.05.10 17:39:26)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 3d383c386c6b6b2b37682b67653b3e3b3c3a393b34)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589121651108 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589121651109 2020.05.10 17:40:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76772377262026632022612c267172707370237020)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589121651114 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589121651115 2020.05.10 17:40:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8687d38881d1879082d1c0dcd080878182808380d3)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589121651120 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589121651121 2020.05.10 17:40:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8687d388d6d0d093d0d291dcd68182808380d380d0)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589121651131 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589121651132 2020.05.10 17:40:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9594949ac5c2c580c3c182cfc592919390939493c0)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589121651138 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589121651139 2020.05.10 17:40:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9594c39b92c1978392c184cec0939093c3929790c3)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589121651145 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589121651146 2020.05.10 17:40:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5a4f3f3a2f7f2b0f3f1b2fff5a2a1a3a0a3f3a2a7)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589121651151 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589121651152 2020.05.10 17:40:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5a5adf2f5f2a7b2a7f2e3fff3a3a4a2a1a3a0a2ad)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589121651157 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589121651158 2020.05.10 17:40:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4b4bce0e6e2e2a1e2e0a3eee4b3b0b2b1b3bcb2e2)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589121651251 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589121651252 2020.05.10 17:40:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 030204040554041551054559530507050705060401)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589121651257 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589121651258 2020.05.10 17:40:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 12131215144542041613004d471413141614161417)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589121651263 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589121651264 2020.05.10 17:40:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1213111513454207451c0348471416141715101410)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589121651294 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589121651295 2020.05.10 17:40:51)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 31303437666663276333286a603737376237673631)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589121651300 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589121651301 2020.05.10 17:40:51)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 414015401616175749465518464643474447464748)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589121651319 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589121651320 2020.05.10 17:40:51)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 515056525906504751511208565753575257555407)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589121651346 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589121651347 2020.05.10 17:40:51)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 60606760653636766a32763a386663666167646669)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589121842928 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589121842929 2020.05.10 17:44:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cac9cb9fcd9c9adf9c9edd909acdcecccfcc9fcc9c)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589121842934 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589121842935 2020.05.10 17:44:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cac9cb9f9a9dcbdcce9d8c909ccccbcdcecccfcc9f)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589121842943 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589121842944 2020.05.10 17:44:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dad9db88dd8c8ccf8c8ecd808adddedcdfdc8fdc8c)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589121842961 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589121842962 2020.05.10 17:44:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e9eabcbab5beb9fcbfbdfeb3b9eeedefecefe8efbc)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589121842970 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589121842971 2020.05.10 17:44:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f9fafba8f2adfbeffeade8a2acfffcffaffefbfcaf)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589121842977 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589121842978 2020.05.10 17:44:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f9fafba8f2abaeecafadeea3a9fefdfffcffaffefb)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589121842986 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589121842987 2020.05.10 17:44:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 090b540f555e0b1e0b5e4f535f0f080e0d0f0c0e01)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589121842994 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589121842995 2020.05.10 17:44:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 090b540f565f5f1c5f5d1e53590e0d0f0c0e010f5f)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589121843092 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589121843093 2020.05.10 17:44:03)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 66653567653161703460203c366062606260636164)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589121843099 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589121843100 2020.05.10 17:44:03)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 767522777421266072776429237077707270727073)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589121843105 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589121843106 2020.05.10 17:44:03)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 76752177732126632178672c237072707371747074)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589121843135 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589121843136 2020.05.10 17:44:03)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9596c499c6c2c783c7978ccec4939393c693c39295)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589121843141 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589121843142 2020.05.10 17:44:03)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 95969599c6c2c3839d9281cc92929793909392939c)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589121843166 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589121843167 2020.05.10 17:44:03)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code b4b7e7e0b9e3b5a2b4b4f7edb3b2b6b2b7b2b0b1e2)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589121843188 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589121843189 2020.05.10 17:44:03)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code c4c69791c59292d2ce90d29e9cc2c7c2c5c3c0c2cd)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589121860400 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589121860401 2020.05.10 17:44:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 07505001565157125153105d570003010201520151)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589121860409 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589121860410 2020.05.10 17:44:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16414111114117001241504c401017111210131043)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589121860416 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589121860417 2020.05.10 17:44:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16414111464040034042014c461112101310431040)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589121860430 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589121860431 2020.05.10 17:44:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 26712522757176337072317c762122202320272073)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589121860438 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589121860439 2020.05.10 17:44:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 26717223227224302172377d732023207021242370)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589121860444 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589121860445 2020.05.10 17:44:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36616232326461236062216c663132303330603134)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589121860451 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589121860452 2020.05.10 17:44:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36603c33656134213461706c60303731323033313e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589121860460 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589121860461 2020.05.10 17:44:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45134f47161313501311521f1542414340424d4313)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589121860532 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589121860533 2020.05.10 17:44:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 93c4979d95c49485c195d5c9c39597959795969491)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589121860538 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589121860539 2020.05.10 17:44:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 93c4909c94c4c385979281ccc69592959795979596)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589121860544 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589121860545 2020.05.10 17:44:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 93c4939c93c4c386c49d82c9c69597959694919591)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589121860573 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589121860574 2020.05.10 17:44:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b3e4b5e4e6e4e1a5e1b1aae8e2b5b5b5e0b5e5b4b3)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589121860579 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589121860580 2020.05.10 17:44:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b3e4e4e4e6e4e5a5bbb4a7eab4b4b1b5b6b5b4b5ba)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589121860616 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589121860617 2020.05.10 17:44:20)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code e2b5e6b1e9b5e3f4e2e2a1bbe5e4e0e4e1e4e6e7b4)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589121860650 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589121860651 2020.05.10 17:44:20)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 01570407055757170b55175b590702070006050708)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589122026459 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589122026460 2020.05.10 17:47:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5b1b1e1e6e3e5a0e3e1a2efe5b2b1b3b0b3e0b3e3)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589122026465 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589122026466 2020.05.10 17:47:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5b1b1e1b1e2b4a3b1e2f3efe3b3b4b2b1b3b0b3e0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589122026471 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589122026472 2020.05.10 17:47:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5b1b1e1e6e3e3a0e3e1a2efe5b2b1b3b0b3e0b3e3)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589122026477 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589122026478 2020.05.10 17:47:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c5c19590959295d09391d29f95c2c1c3c0c3c4c390)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589122026483 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589122026484 2020.05.10 17:47:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c5c1c291c291c7d3c291d49e90c3c0c393c2c7c093)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589122026489 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589122026490 2020.05.10 17:47:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c5c1c291c29792d09391d29f95c2c1c3c0c393c2c7)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589122026495 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589122026496 2020.05.10 17:47:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d5d08c878582d7c2d782938f83d3d4d2d1d3d0d2dd)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589122026501 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589122026502 2020.05.10 17:47:06)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d5d08c87868383c08381c28f85d2d1d3d0d2ddd383)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589122026580 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589122026581 2020.05.10 17:47:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 232777262574243571256579732527252725262421)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589122026587 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589122026588 2020.05.10 17:47:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 32366137346562243633206d673433343634363437)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589122026593 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589122026594 2020.05.10 17:47:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3236623733656227653c2368673436343735303430)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589122026632 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589122026633 2020.05.10 17:47:06)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 61653762363633773363783a306767673267376661)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589122026641 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589122026642 2020.05.10 17:47:06)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 616566623636377769667538666663676467666768)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589122026678 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589122026679 2020.05.10 17:47:06)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 9094c49f99c791869090d3c99796929693969495c6)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589122039868 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589122039869 2020.05.10 17:47:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 14171713464244014240034e441310121112411242)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589122039874 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589122039875 2020.05.10 17:47:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 14171713114315021043524e421215131012111241)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589122039880 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589122039881 2020.05.10 17:47:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232020277675753675773479732427252625762575)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589122039886 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589122039887 2020.05.10 17:47:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232074277574733675773479732427252625222576)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589122039892 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589122039893 2020.05.10 17:47:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232023262277213524773278762526257524212675)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589122039898 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589122039899 2020.05.10 17:47:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232023262271743675773479732427252625752421)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589122039904 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589122039905 2020.05.10 17:47:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 23217d27757421342174657975252224272526242b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589122039910 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589122039911 2020.05.10 17:47:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 33316d3666656526656724696334373536343b3565)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589122039976 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589122039977 2020.05.10 17:47:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8182d18e85d68697d387c7dbd18785878587848683)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589122039982 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589122039983 2020.05.10 17:47:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8182d68f84d6d197858093ded48780878587858784)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589122039988 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589122039989 2020.05.10 17:47:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9192c59e93c6c184c69f80cbc49795979496939793)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589122040029 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589122040030 2020.05.10 17:47:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b0b3e2e7e6e7e2a6e2b2a9ebe1b6b6b6e3b6e6b7b0)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589122040036 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589122040037 2020.05.10 17:47:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bfbcbce8bfe8e9a9b7b8abe6b8b8bdb9bab9b8b9b6)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589122040062 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589122040063 2020.05.10 17:47:20)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code cfcc9f9a9098ced9cfcf8c96c8c9cdc9ccc9cbca99)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1652          1589122040080 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589122040081 2020.05.10 17:47:20)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code eeecbebdbeb8b8f8e4bef8b4b6e8ede8efe9eae8e7)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589122416431 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589122416432 2020.05.10 17:53:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06010600565056135052115c560102000300530050)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589122416437 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589122416438 2020.05.10 17:53:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06010600015107100251405c500007010200030053)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589122416443 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589122416444 2020.05.10 17:53:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16111611464040034042014c461112101310431040)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589122416450 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589122416451 2020.05.10 17:53:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16114211454146034042014c461112101310171043)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589122416456 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589122416457 2020.05.10 17:53:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25222620227127332271347e702320237322272073)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589122416467 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589122416468 2020.05.10 17:53:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25222620227772307371327f752221232023732227)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589122416475 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589122416476 2020.05.10 17:53:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35336830656237223762736f63333432313330323d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589122416483 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589122416484 2020.05.10 17:53:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35336830666363206361226f6532313330323d3363)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589122416577 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589122416578 2020.05.10 17:53:36)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9394c09d95c49485c195d5c9c39597959795969491)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589122416583 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589122416584 2020.05.10 17:53:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a2a5f6f5a4f5f2b4a6a3b0fdf7a4a3a4a6a4a6a4a7)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589122416589 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589122416590 2020.05.10 17:53:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a2a5f5f5a3f5f2b7f5acb3f8f7a4a6a4a7a5a0a4a0)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589122416615 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589122416616 2020.05.10 17:53:36)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c2c59394969590d490c0db9993c4c4c491c494c5c2)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589122416621 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589122416622 2020.05.10 17:53:36)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c2c5c294969594d4cac5d69bc5c5c0c4c7c4c5c4cb)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589122416643 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589122416644 2020.05.10 17:53:36)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code e1e6b2b2e9b6e0f7e1e1a2b8e6e7e3e7e2e7e5e4b7)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1663          1589122416676 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589122416677 2020.05.10 17:53:36)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code f0f6a3a0f5a6a6e6faa0e6aaa8f6f3f6f1f7f4f6f9)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(0)(3(4))(3(d_3_0))(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589123612511 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589123612512 2020.05.10 18:13:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34373431666264216260236e643330323132613262)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589123612517 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589123612518 2020.05.10 18:13:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34373431316335223063726e623235333032313261)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589123612523 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589123612524 2020.05.10 18:13:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44474446161212511210531e144340424142114212)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589123612529 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589123612530 2020.05.10 18:13:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44471046151314511210531e144340424142454211)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589123612535 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589123612536 2020.05.10 18:13:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 535050515207514554074208065556550554515605)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589123612541 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589123612542 2020.05.10 18:13:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 535050515201044605074409035457555655055451)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589123612547 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589123612548 2020.05.10 18:13:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 53510e50050451445104150905555254575556545b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589123612562 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589123612563 2020.05.10 18:13:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 63613e6336353576353774393364676566646b6535)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589123612671 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589123612672 2020.05.10 18:13:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d0d38383d587d7c682d6968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589123612685 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589123612686 2020.05.10 18:13:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e0e3b4b3e4b7b0f6e4e1f2bfb5e6e1e6e4e6e4e6e5)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589123612691 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589123612692 2020.05.10 18:13:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f0f3a7a0f3a7a0e5a7fee1aaa5f6f4f6f5f7f2f6f2)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589123612723 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589123612724 2020.05.10 18:13:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 0f0c5d0a0f585d195d0d16545e0909095c0959080f)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589123612738 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589123612739 2020.05.10 18:13:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 1f1c1c1b1f48490917180b4618181d191a19181916)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589123612796 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589123612797 2020.05.10 18:13:32)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 4d4e1d4f101a4c5b4d4d0e144a4b4f4b4e4b49481b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1663          1589123612848 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589123612849 2020.05.10 18:13:32)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 8c8edc82dadada9a86dc9ad6d48a8f8a8d8b888a85)
	(_ent
		(_time 1589115056896)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589124270702 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589124270703 2020.05.10 18:24:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 40401c42161610551614571a104744464546154616)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589124270712 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589124270713 2020.05.10 18:24:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4f4f134d18184e594b18091519494e484b494a491a)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589124270728 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589124270729 2020.05.10 18:24:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f5f035c5f09094a090b48050f585b595a590a5909)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589124270738 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589124270739 2020.05.10 18:24:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f6f676f6c383f7a393b78353f686b696a696e693a)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589124270752 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589124270753 2020.05.10 18:24:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7e217e292a7c68792a6f252b787b7828797c7b28)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589124270760 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589124270761 2020.05.10 18:24:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e7e217e292c296b282a69242e797a787b7828797c)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589124270775 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589124270776 2020.05.10 18:24:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8e8f8f808ed98c998cd9c8d4d8888f898a888b8986)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589124270785 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589124270786 2020.05.10 18:24:30)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9d9c9c929fcbcb88cbc98ac7cd9a999b989a959bcb)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589124270883 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589124270884 2020.05.10 18:24:30)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code fbfbf4aaacacfceda9fdbda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589124270889 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589124270890 2020.05.10 18:24:30)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fbfbf3abadacabedfffae9a4aefdfafdfffdfffdfe)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589124270895 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589124270896 2020.05.10 18:24:30)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fbfbf0abaaacabeeacf5eaa1aefdfffdfefcf9fdf9)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589124270915 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589124270916 2020.05.10 18:24:30)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 1a1a4f1e1d4d480c481803414b1c1c1c491c4c1d1a)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589124270925 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589124270926 2020.05.10 18:24:30)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 1a1a1e1e1d4d4c0c121d0e431d1d181c1f1c1d1c13)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589124270972 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589124270973 2020.05.10 18:24:30)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 49491e4b491e485f49490a104e4f4b4f4a4f4d4c1f)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589124409278 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589124409279 2020.05.10 18:26:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 929cc19dc6c4c287c4c685c8c29596949794c794c4)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589124409286 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589124409287 2020.05.10 18:26:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a1aff2f6a1f6a0b7a5f6e7fbf7a7a0a6a5a7a4a7f4)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589124409292 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589124409293 2020.05.10 18:26:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a1aff2f6f6f7f7b4f7f5b6fbf1a6a5a7a4a7f4a7f7)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589124409302 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589124409303 2020.05.10 18:26:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b1bfb6e5e5e6e1a4e7e5a6ebe1b6b5b7b4b7b0b7e4)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589124409308 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589124409309 2020.05.10 18:26:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b1bfe1e4b2e5b3a7b6e5a0eae4b7b4b7e7b6b3b4e7)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589124409314 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589124409315 2020.05.10 18:26:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c1cf9195c29396d49795d69b91c6c5c7c4c797c6c3)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589124409328 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589124409329 2020.05.10 18:26:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c1cecf949596c3d6c396879b97c7c0c6c5c7c4c6c9)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589124409337 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589124409338 2020.05.10 18:26:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d0dfde82868686c58684c78a80d7d4d6d5d7d8d686)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589124409395 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589124409396 2020.05.10 18:26:49)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0f010e085c5808195d0949555f090b090b090a080d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589124409401 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589124409402 2020.05.10 18:26:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0f0109095d585f190b0e1d505a090e090b090b090a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589124409407 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589124409408 2020.05.10 18:26:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0f010a095a585f1a58011e555a090b090a080d090d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589124409442 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589124409443 2020.05.10 18:26:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 3e303d383d696c286c3c27656f3838386d3868393e)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589124409448 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589124409449 2020.05.10 18:26:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 3e306c383d69682836392a6739393c383b38393837)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589124409469 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589124409470 2020.05.10 18:26:49)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 4d434c4f101a4c5b4d4d0e144a4b4f4b4e4b49481b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589124443635 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589124443636 2020.05.10 18:27:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c9cfcf9c969f99dc9f9dde9399cecdcfcccf9ccf9f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589124443641 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589124443642 2020.05.10 18:27:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c9cfcf9cc19ec8dfcd9e8f939fcfc8cecdcfcccf9c)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589124443647 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589124443648 2020.05.10 18:27:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9dfdf8b868f8fcc8f8dce8389dedddfdcdf8cdf8f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589124443653 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589124443654 2020.05.10 18:27:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9df8b8b858e89cc8f8dce8389dedddfdcdfd8df8c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589124443659 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589124443660 2020.05.10 18:27:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9dfdc8ad28ddbcfde8dc8828cdfdcdf8fdedbdc8f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589124443665 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589124443666 2020.05.10 18:27:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8eeedbae2babffdbebcffb2b8efeceeedeebeefea)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589124443671 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589124443672 2020.05.10 18:27:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8efb3bbb5bfeaffeabfaeb2beeee9efeceeedefe0)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589124443677 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589124443678 2020.05.10 18:27:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8efb3bbb6bebefdbebcffb2b8efeceeedefe0eebe)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589124443710 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589124443711 2020.05.10 18:27:23)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 17114511154010014511514d471113111311121015)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589124443716 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589124443717 2020.05.10 18:27:23)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 171142101440470113160548421116111311131112)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589124443722 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589124443723 2020.05.10 18:27:23)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 17114110134047024019064d421113111210151115)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589124443755 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589124443756 2020.05.10 18:27:23)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 464016471611145014445f1d174040401540104146)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589124443765 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589124443766 2020.05.10 18:27:23)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 46404747161110504e41521f41414440434041404f)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589124443800 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589124443801 2020.05.10 18:27:23)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 75732774792274637575362c727377737673717023)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589124482238 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589124482239 2020.05.10 18:28:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9bcccd949fcdcb8ecdcf8cc1cb9c9f9d9e9dce9dcd)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589124482244 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589124482245 2020.05.10 18:28:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9bcccd94c8cc9a8d9fccddc1cd9d9a9c9f9d9e9dce)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589124482250 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589124482251 2020.05.10 18:28:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9bcccd949fcdcd8ecdcf8cc1cb9c9f9d9e9dce9dcd)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589124482256 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589124482257 2020.05.10 18:28:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aafda8fdaefdfabffcfebdf0faadaeacafacabacff)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589124482262 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589124482263 2020.05.10 18:28:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aafdfffcf9fea8bcadfebbf1ffacafacfcada8affc)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589124482268 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589124482269 2020.05.10 18:28:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aafdfffcf9f8fdbffcfebdf0faadaeacafacfcada8)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589124482274 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589124482275 2020.05.10 18:28:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aafca1fdaefda8bda8fdecf0fcacabadaeacafada2)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589124482280 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589124482281 2020.05.10 18:28:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code baecb1eebdececafeceeade0eabdbebcbfbdb2bcec)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589124482349 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589124482350 2020.05.10 18:28:02)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 085f0a0f055f0f1e5a0e4e52580e0c0e0c0e0d0f0a)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589124482355 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589124482356 2020.05.10 18:28:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 085f0d0e045f581e0c091a575d0e090e0c0e0c0e0d)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589124482361 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589124482362 2020.05.10 18:28:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 085f0e0e035f581d5f0619525d0e0c0e0d0f0a0e0a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589124482401 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589124482402 2020.05.10 18:28:02)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 376037316660652165352e6c663131316431613037)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589124482410 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589124482411 2020.05.10 18:28:02)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 46111747161110504e41521f41414440434041404f)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589124482437 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589124482438 2020.05.10 18:28:02)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 56015455590157405656150f515054505550525300)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589124530755 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589124530756 2020.05.10 18:28:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e1e4a191d484e0b484a09444e191a181b184b1848)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589124530761 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589124530762 2020.05.10 18:28:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e1e4a194a491f081a49584448181f191a181b184b)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589124530767 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589124530768 2020.05.10 18:28:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e1e4a191d48480b484a09444e191a181b184b1848)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589124530773 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589124530774 2020.05.10 18:28:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e2e2e2a2e797e3b787a39747e292a282b282f287b)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589124530779 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589124530780 2020.05.10 18:28:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e2e792b797a2c38297a3f757b282b2878292c2b78)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589124530785 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589124530786 2020.05.10 18:28:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e2e792b797c793b787a39747e292a282b2878292c)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589124530791 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589124530792 2020.05.10 18:28:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3d3c34383c6a3f2a3f6a7b676b3b3c3a393b383a35)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589124530797 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589124530798 2020.05.10 18:28:50)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3d3c34383f6b6b286b692a676d3a393b383a353b6b)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589124530867 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589124530868 2020.05.10 18:28:50)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8c8c8b83dadb8b9ade8acad6dc8a888a888a898b8e)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589124530873 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589124530874 2020.05.10 18:28:50)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8c8c8c82dbdbdc9a888d9ed3d98a8d8a888a888a89)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589124530880 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589124530881 2020.05.10 18:28:50)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9b9b9894cacccb8ecc958ac1ce9d9f9d9e9c999d99)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589124530919 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589124530920 2020.05.10 18:28:50)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bababfedbdede8ace8b8a3e1ebbcbcbce9bcecbdba)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589124530927 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589124530928 2020.05.10 18:28:50)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code caca9e9ccd9d9cdcc2cdde93cdcdc8cccfcccdccc3)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589124530955 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589124530956 2020.05.10 18:28:50)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code e9e9eebae9bee8ffe9e9aab0eeefebefeaefedecbf)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1663          1589124530971 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589124530972 2020.05.10 18:28:50)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code f9f8fea9f5afafeff3a9efa3a1fffafff8fefdfff0)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in)(_event))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3(4))(3(d_3_0))(4)(5)(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589124580644 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589124580645 2020.05.10 18:29:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 01055007565751145755165b510605070407540757)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589124580650 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589124580651 2020.05.10 18:29:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 01055007015600170556475b570700060507040754)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589124580656 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589124580657 2020.05.10 18:29:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 01055007565757145755165b510605070407540757)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589124580662 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589124580663 2020.05.10 18:29:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 10141517454740054644074a401714161516111645)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589124580668 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589124580669 2020.05.10 18:29:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 10144216124412061744014b451615164617121546)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589124580674 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589124580675 2020.05.10 18:29:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 10144216124247054644074a401714161516461712)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589124580680 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589124580681 2020.05.10 18:29:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 10151c17454712071247564a461611171416151718)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589124580686 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589124580687 2020.05.10 18:29:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 20252c24767676357674377a702724262527282676)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589124580754 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589124580755 2020.05.10 18:29:40)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6e6a6c6f3e3969783c6828343e686a686a686b696c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589124580761 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589124580762 2020.05.10 18:29:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6e6a6b6e3f393e786a6f7c313b686f686a686a686b)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589124580767 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589124580768 2020.05.10 18:29:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7e7a787f28292e6b29706f242b787a787b797c787c)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589124580807 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589124580808 2020.05.10 18:29:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9d999d919fcacf8bcf9f84c6cc9b9b9bce9bcb9a9d)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589124580815 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589124580816 2020.05.10 18:29:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9d99cc919fcacb8b959a89c49a9a9f9b989b9a9b94)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589124580838 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589124580839 2020.05.10 18:29:40)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code bcb8bee8e6ebbdaabcbcffe5bbbabebabfbab8b9ea)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589124604179 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589124604180 2020.05.10 18:30:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ecedefbfe9babcf9bab8fbb6bcebe8eae9eab9eaba)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589124604185 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589124604186 2020.05.10 18:30:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ecedefbfbebbedfae8bbaab6baeaedebe8eae9eab9)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589124604191 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589124604192 2020.05.10 18:30:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ecedefbfe9babaf9bab8fbb6bcebe8eae9eab9eaba)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589124604197 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589124604198 2020.05.10 18:30:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fcfdabacfaabace9aaa8eba6acfbf8faf9fafdfaa9)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589124604203 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589124604204 2020.05.10 18:30:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fcfdfcadada8feeafba8eda7a9faf9faaafbfef9aa)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589124604209 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589124604210 2020.05.10 18:30:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fcfdfcadadaeabe9aaa8eba6acfbf8faf9faaafbfe)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589124604215 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589124604216 2020.05.10 18:30:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fcfca2acfaabfeebfeabbaa6aafafdfbf8faf9fbf4)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589124604221 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589124604222 2020.05.10 18:30:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0b04030d0f5d5d1e5d5f1c515b0c0f0d0e0c030d5d)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589124604285 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589124604286 2020.05.10 18:30:04)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 59575f5b550e5e4f0b5f1f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589124604291 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589124604292 2020.05.10 18:30:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5957585a540e094f5d584b060c5f585f5d5f5d5f5c)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589124604297 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589124604298 2020.05.10 18:30:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 59575b5a530e094c0e5748030c5f5d5f5c5e5b5f5b)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589124604327 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589124604328 2020.05.10 18:30:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 79777d7b262e2b6f2b7b6022287f7f7f2a7f2f7e79)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589124604333 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589124604334 2020.05.10 18:30:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8886dd85d6dfde9e808f9cd18f8f8a8e8d8e8f8e81)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589124604359 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589124604360 2020.05.10 18:30:04)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code a8a6aeffa9ffa9bea8a8ebf1afaeaaaeabaeacadfe)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589124611898 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589124611899 2020.05.10 18:30:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 131c13144645430645470449431417151615461545)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589124611904 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589124611905 2020.05.10 18:30:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 131c13141144120517445549451512141715161546)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589124611910 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589124611911 2020.05.10 18:30:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 131c13144645450645470449431417151615461545)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589124611916 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589124611917 2020.05.10 18:30:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 222d76267575723774763578722526242724232477)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589124611922 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589124611923 2020.05.10 18:30:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 222d21272276203425763379772427247425202774)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589124611928 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589124611929 2020.05.10 18:30:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 222d21272270753774763578722526242724742520)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589124611934 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589124611935 2020.05.10 18:30:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323c6f37656530253065746864343335363437353a)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589124611940 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589124611941 2020.05.10 18:30:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323c6f3766646427646625686235363437353a3464)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589124612014 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589124612015 2020.05.10 18:30:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 808fd38f85d78796d286c6dad08684868486858782)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589124612020 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589124612021 2020.05.10 18:30:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 909fc49f94c7c086949182cfc59691969496949695)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589124612026 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589124612027 2020.05.10 18:30:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 909fc79f93c7c085c79e81cac59694969597929692)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589124612055 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589124612056 2020.05.10 18:30:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code afa0fefbaff8fdb9fdadb6f4fea9a9a9fca9f9a8af)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589124612061 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589124612062 2020.05.10 18:30:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code afa0affbaff8f9b9a7a8bbf6a8a8ada9aaa9a8a9a6)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589124612079 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589124612080 2020.05.10 18:30:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code cec19d9b9299cfd8cece8d97c9c8ccc8cdc8cacb98)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1693          1589124612101 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589124612102 2020.05.10 18:30:12)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code ded08d8c8e8888c8d4d1c88486d8ddd8dfd9dad8d7)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__53(_arch 1 0 53(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589124620374 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589124620375 2020.05.10 18:30:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 287c2b2c767e783d7e7c3f72782f2c2e2d2e7d2e7e)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589124620380 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589124620381 2020.05.10 18:30:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37633432316036213360716d613136303331323162)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589124620386 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589124620387 2020.05.10 18:30:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37633432666161226163206d673033313231623161)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589124620392 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589124620393 2020.05.10 18:30:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 37636032656067226163206d673033313231363162)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589124620398 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589124620399 2020.05.10 18:30:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 47134744421345514013561c124142411140454211)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589124620404 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589124620405 2020.05.10 18:30:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 47134744421510521113501d174043414241114045)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589124620410 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589124620411 2020.05.10 18:30:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 47121945151045504510011d11414640434142404f)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589124620416 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589124620417 2020.05.10 18:30:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56030855060000430002410c0651525053515e5000)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589124620495 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589124620496 2020.05.10 18:30:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a5f1f5f3a5f2a2b3f7a3e3fff5a3a1a3a1a3a0a2a7)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589124620501 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589124620502 2020.05.10 18:30:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a5f1f2f2a4f2f5b3a1a4b7faf0a3a4a3a1a3a1a3a0)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589124620507 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589124620508 2020.05.10 18:30:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b4e0e0e0b3e3e4a1e3baa5eee1b2b0b2b1b3b6b2b6)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589124620547 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589124620548 2020.05.10 18:30:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d3878182868481c581d1ca8882d5d5d580d585d4d3)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589124620554 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589124620555 2020.05.10 18:30:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e3b7e0b3b6b4b5f5ebe4f7bae4e4e1e5e6e5e4e5ea)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589124620579 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589124620580 2020.05.10 18:30:20)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 02570404095503140202415b050400040104060754)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1693          1589124620597 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589124620598 2020.05.10 18:30:20)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 1246141515444404181d04484a141114131516141b)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__53(_arch 1 0 53(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589125549170 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589125549171 2020.05.10 18:45:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44174346161214511210531e144340424142114212)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589125549179 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589125549180 2020.05.10 18:45:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54075357510355425003120e025255535052515201)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589125549202 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589125549203 2020.05.10 18:45:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 64376364363232713230733e346360626162316232)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589125549221 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589125549222 2020.05.10 18:45:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 83d0d08dd5d4d396d5d794d9d384878586858285d6)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589125549236 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589125549237 2020.05.10 18:45:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93c0979d92c7918594c782c8c6959695c5949196c5)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589125549244 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589125549245 2020.05.10 18:45:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93c0979d92c1c486c5c784c9c39497959695c59491)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589125549252 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589125549253 2020.05.10 18:45:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a2f0f8f5f5f5a0b5a0f5e4f8f4a4a3a5a6a4a7a5aa)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589125549266 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589125549267 2020.05.10 18:45:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b2e0e8e6e6e4e4a7e4e6a5e8e2b5b6b4b7b5bab4e4)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589125549356 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589125549357 2020.05.10 18:45:49)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 00535507055707165206465a500604060406050702)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589125549372 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589125549373 2020.05.10 18:45:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 10434217144740061411024f451611161416141615)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589125549378 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589125549379 2020.05.10 18:45:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1f4c4e184a484f0a48110e454a191b191a181d191d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589125549428 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589125549429 2020.05.10 18:45:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4e1d194f4d191c581c4c57151f4848481d4818494e)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589125549437 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589125549438 2020.05.10 18:45:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4e1d484f4d19185846495a1749494c484b48494847)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589125549505 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589125549506 2020.05.10 18:45:49)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 9ccfc993c6cb9d8a9c9cdfc59b9a9e9a9f9a9899ca)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1693          1589125549536 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589125549537 2020.05.10 18:45:49)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code bbe9eeefecededadb1b4ade1e3bdb8bdbabcbfbdb2)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__53(_arch 1 0 53(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000063 55 1414          1589126903444 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589126903445 2020.05.10 19:08:23)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6e616d6f3e3969783c6828343e686a686a686b696c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589126903468 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589126903469 2020.05.10 19:08:23)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6e616a6e3f393e786a6f7c313b686f686a686a686b)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589126903491 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589126903492 2020.05.10 19:08:23)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9d929a92cacacd88ca938cc7c89b999b989a9f9b9f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000050 55 553           1589127251618 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589127251619 2020.05.10 19:14:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7a292a7b7d2c2a6f2c2e6d202a7d7e7c7f7c2f7c2c)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589127251634 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589127251635 2020.05.10 19:14:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 89dad98781de889f8ddecfd3df8f888e8d8f8c8fdc)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589127251649 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589127251650 2020.05.10 19:14:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 99cac996c6cfcf8ccfcd8ec3c99e9d9f9c9fcc9fcf)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589127251670 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589127251671 2020.05.10 19:14:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a8fbacfff5fff8bdfefcbff2f8afacaeadaea9aefd)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589127251685 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589127251686 2020.05.10 19:14:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b8ebebedb2ecbaaebfeca9e3edbebdbeeebfbabdee)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589127251700 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589127251701 2020.05.10 19:14:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c89b9b9cc29a9fdd9e9cdf9298cfcccecdce9ecfca)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589127251716 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589127251717 2020.05.10 19:14:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d785da858580d5c0d580918d81d1d6d0d3d1d2d0df)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589127251735 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589127251736 2020.05.10 19:14:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a5faa7a6a1a1e2a1a3e0ada7f0f3f1f2f0fff1a1)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000050 55 553           1589131995992 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589131995993 2020.05.10 20:33:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 31333534666761246765266b613635373437643767)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589131995998 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589131995999 2020.05.10 20:33:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 31333534316630273566776b673730363537343764)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589131996007 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589131996008 2020.05.10 20:33:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 40424442161616551614571a104744464546154616)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589131996013 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589131996014 2020.05.10 20:33:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 40421042151710551614571a104744464546414615)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589131996019 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589131996020 2020.05.10 20:33:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 40424743421442564714511b154645461647424516)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589131996025 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589131996026 2020.05.10 20:33:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 50525752520207450604470a005754565556065752)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589131996031 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589131996032 2020.05.10 20:33:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 50530953050752475207160a065651575456555758)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589131996037 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589131996038 2020.05.10 20:33:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 50530953060606450604470a005754565557585606)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589131996101 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589131996102 2020.05.10 20:33:16)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9e9cc990cec99988cc98d8c4ce989a989a989b999c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589131996107 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589131996108 2020.05.10 20:33:16)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9e9cce91cfc9ce889a9f8cc1cb989f989a989a989b)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589131996113 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589131996114 2020.05.10 20:33:16)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code aeacfdf9f8f9febbf9a0bff4fba8aaa8aba9aca8ac)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589131996160 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589131996161 2020.05.10 20:33:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cdcf989bcf9a9fdb9fcfd4969ccbcbcb9ecb9bcacd)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589131996170 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589131996171 2020.05.10 20:33:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code dcded88dd98b8acad4dbc885dbdbdedad9dadbdad5)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589131996236 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589131996237 2020.05.10 20:33:16)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 1b194f1c404c1a0d1b1b58421c1d191d181d1f1e4d)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132008412 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132008413 2020.05.10 20:33:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b6b7b2e2e6e0e6a3e0e2a1ece6b1b2b0b3b0e3b0e0)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132008418 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132008419 2020.05.10 20:33:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b6b7b2e2b1e1b7a0b2e1f0ece0b0b7b1b2b0b3b0e3)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132008424 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132008425 2020.05.10 20:33:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b6b7b2e2e6e0e0a3e0e2a1ece6b1b2b0b3b0e3b0e0)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132008430 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132008431 2020.05.10 20:33:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c6c79693959196d39092d19c96c1c2c0c3c0c7c093)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132008436 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132008437 2020.05.10 20:33:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c6c7c192c292c4d0c192d79d93c0c3c090c1c4c390)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132008442 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132008443 2020.05.10 20:33:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c6c7c192c29491d39092d19c96c1c2c0c3c090c1c4)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132008448 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132008449 2020.05.10 20:33:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d68f848581d4c1d481908c80d0d7d1d2d0d3d1de)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132008454 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132008455 2020.05.10 20:33:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d68f84868080c38082c18c86d1d2d0d3d1ded080)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000050 55 553           1589132011674 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132011675 2020.05.10 20:33:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 78762a79262e286d2e2c6f22287f7c7e7d7e2d7e2e)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132011680 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132011681 2020.05.10 20:33:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 78762a79712f796e7c2f3e222e7e797f7c7e7d7e2d)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132011686 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132011687 2020.05.10 20:33:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 78762a79262e2e6d2e2c6f22287f7c7e7d7e2d7e2e)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132011692 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132011693 2020.05.10 20:33:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 88868e86d5dfd89ddedc9fd2d88f8c8e8d8e898edd)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132011698 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132011699 2020.05.10 20:33:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8886d98782dc8a9e8fdc99d3dd8e8d8ede8f8a8dde)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132011704 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132011705 2020.05.10 20:33:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8886d98782dadf9ddedc9fd2d88f8c8e8d8ede8f8a)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132011710 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132011711 2020.05.10 20:33:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 88878786d5df8a9f8adfced2de8e898f8c8e8d8f80)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132011716 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132011717 2020.05.10 20:33:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 97989898c6c1c182c1c380cdc790939192909f91c1)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132011802 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132011803 2020.05.10 20:33:31)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f5fbf4a4f5a2f2e3a7f3b3afa5f3f1f3f1f3f0f2f7)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132011808 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132011809 2020.05.10 20:33:31)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f5fbf3a5f4a2a5e3f1f4e7aaa0f3f4f3f1f3f1f3f0)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132011814 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132011815 2020.05.10 20:33:31)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 050b0f0303525510520b145f500301030002070307)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132011855 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132011856 2020.05.10 20:33:31)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 242a28237673763276263d7f752222227722722324)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132011864 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132011865 2020.05.10 20:33:31)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 343a6932666362223c33206d33333632313233323d)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132011891 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132011892 2020.05.10 20:33:31)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 434d4d41491442554343001a444541454045474615)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132088078 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132088079 2020.05.10 20:34:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code df8b8b8ddf898fca898bc8858fd8dbd9dad98ad989)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132088084 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132088085 2020.05.10 20:34:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eebababdbab9eff8eab9a8b4b8e8efe9eae8ebe8bb)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132088090 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132088091 2020.05.10 20:34:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eebababdedb8b8fbb8baf9b4bee9eae8ebe8bbe8b8)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132088097 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132088098 2020.05.10 20:34:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code feaafeaefea9aeeba8aae9a4aef9faf8fbf8fff8ab)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132088103 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132088104 2020.05.10 20:34:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code feaaa9afa9aafce8f9aaefa5abf8fbf8a8f9fcfba8)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132088110 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132088111 2020.05.10 20:34:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code feaaa9afa9aca9eba8aae9a4aef9faf8fbf8a8f9fc)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132088116 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132088117 2020.05.10 20:34:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e5b04080e590c190c59485458080f090a080b0906)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132088122 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132088123 2020.05.10 20:34:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e5b04080d58581b585a19545e090a080b09060858)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132088207 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132088208 2020.05.10 20:34:48)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6b3f6f6a3c3c6c7d396d2d313b6d6f6d6f6d6e6c69)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132088213 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132088214 2020.05.10 20:34:48)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6b3f686b3d3c3b7d6f6a79343e6d6a6d6f6d6f6d6e)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132088219 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132088220 2020.05.10 20:34:48)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6b3f6b6b3a3c3b7e3c657a313e6d6f6d6e6c696d69)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132088261 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132088262 2020.05.10 20:34:48)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9ace9c969dcdc88cc89883c1cb9c9c9cc99ccc9d9a)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132088267 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132088268 2020.05.10 20:34:48)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code aafefdfeadfdfcbca2adbef3adada8acafacadaca3)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132088291 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132088292 2020.05.10 20:34:48)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code b9edbdedb9eeb8afb9b9fae0bebfbbbfbabfbdbcef)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132112144 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132112145 2020.05.10 20:35:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code edebeebeefbbbdf8bbb9fab7bdeae9ebe8ebb8ebbb)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132112150 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132112151 2020.05.10 20:35:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code edebeebeb8baecfbe9baabb7bbebeceae9ebe8ebb8)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132112156 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132112157 2020.05.10 20:35:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code edebeebeefbbbbf8bbb9fab7bdeae9ebe8ebb8ebbb)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132112162 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132112163 2020.05.10 20:35:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fcfaabacfaabace9aaa8eba6acfbf8faf9fafdfaa9)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132112168 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132112169 2020.05.10 20:35:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fcfafcadada8feeafba8eda7a9faf9faaafbfef9aa)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132112174 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132112175 2020.05.10 20:35:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fcfafcadadaeabe9aaa8eba6acfbf8faf9faaafbfe)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132112180 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132112181 2020.05.10 20:35:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0c0a040a0a5b0e1b0e5b4a565a0a0d0b080a090b04)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132112186 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132112187 2020.05.10 20:35:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0c0a040a095a5a195a581b565c0b080a090b040a5a)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132112267 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132112268 2020.05.10 20:35:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6a6d6c6b3e3d6d7c386c2c303a6c6e6c6e6c6f6d68)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132112273 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132112274 2020.05.10 20:35:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6a6d6b6a3f3d3a7c6e6b78353f6c6b6c6e6c6e6c6f)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132112279 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132112280 2020.05.10 20:35:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6a6d686a383d3a7f3d647b303f6c6e6c6f6d686c68)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132112314 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132112315 2020.05.10 20:35:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 999e9d95c6cecb8fcb9b80c2c89f9f9fca9fcf9e99)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132112321 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132112322 2020.05.10 20:35:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 999ecc95c6cecf8f919e8dc09e9e9b9f9c9f9e9f90)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132112341 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132112342 2020.05.10 20:35:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code a8afaeffa9ffa9bea8a8ebf1afaeaaaeabaeacadfe)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132147272 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132147273 2020.05.10 20:35:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 222d7e267674723774763578722526242724772474)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132147278 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132147279 2020.05.10 20:35:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 222d7e262175233426756478742423252624272477)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132147284 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132147285 2020.05.10 20:35:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 222d7e267674743774763578722526242724772474)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132147293 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132147294 2020.05.10 20:35:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 313e3934656661246765266b613635373437303764)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132147300 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132147301 2020.05.10 20:35:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 414e1e42421543574615501a144744471746434417)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132147306 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132147307 2020.05.10 20:35:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 414e1e42421316541715561b114645474447174643)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132147312 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132147313 2020.05.10 20:35:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 414f4043151643564316071b174740464547444649)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132147320 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132147321 2020.05.10 20:35:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 515f5052060707440705460b015655575456595707)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132147402 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132147403 2020.05.10 20:35:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9f909091ccc89889cd99d9c5cf999b999b999a989d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132147408 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132147409 2020.05.10 20:35:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code aea1a6f9fff9feb8aaafbcf1fba8afa8aaa8aaa8ab)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132147414 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132147415 2020.05.10 20:35:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code aea1a5f9f8f9febbf9a0bff4fba8aaa8aba9aca8ac)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132147436 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132147437 2020.05.10 20:35:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code beb1b3e9bde9eca8ecbca7e5efb8b8b8edb8e8b9be)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132147442 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132147443 2020.05.10 20:35:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cec19298cd9998d8c6c9da97c9c9ccc8cbc8c9c8c7)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132147459 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132147460 2020.05.10 20:35:47)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code ddd2d28f808adccbdddd9e84dadbdfdbdedbd9d88b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132178346 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132178347 2020.05.10 20:36:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 888fdf86d6ded89ddedc9fd2d88f8c8e8d8edd8ede)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132178352 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132178353 2020.05.10 20:36:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 888fdf8681df899e8cdfced2de8e898f8c8e8d8edd)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132178358 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132178359 2020.05.10 20:36:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 888fdf86d6dede9ddedc9fd2d88f8c8e8d8edd8ede)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132178369 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132178370 2020.05.10 20:36:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 989f9b97c5cfc88dcecc8fc2c89f9c9e9d9e999ecd)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132178376 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132178377 2020.05.10 20:36:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7a0f3f1a2f3a5b1a0f3b6fcf2a1a2a1f1a0a5a2f1)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132178389 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132178390 2020.05.10 20:36:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7a0f3f1a2f5f0b2f1f3b0fdf7a0a3a1a2a1f1a0a5)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132178398 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132178399 2020.05.10 20:36:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b7b1bde3e5e0b5a0b5e0f1ede1b1b6b0b3b1b2b0bf)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132178420 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132178421 2020.05.10 20:36:18)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c6c0cc93969090d39092d19c96c1c2c0c3c1cec090)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132178508 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132178509 2020.05.10 20:36:18)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 24232121257323327622627e742220222022212326)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132178528 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132178529 2020.05.10 20:36:18)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 34333631346364223035266b613235323032303231)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132178534 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132178535 2020.05.10 20:36:18)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4344424143141356144d5219164547454644414541)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132178559 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132178560 2020.05.10 20:36:18)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 535454530604014501514a08025555550055055453)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132178566 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132178567 2020.05.10 20:36:18)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 53540553060405455b54470a54545155565554555a)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132178601 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132178602 2020.05.10 20:36:18)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 8285878c89d583948282c1db8584808481848687d4)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132214488 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132214489 2020.05.10 20:36:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5bab6e1e6e3e5a0e3e1a2efe5b2b1b3b0b3e0b3e3)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132214494 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132214495 2020.05.10 20:36:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5bab6e1b1e2b4a3b1e2f3efe3b3b4b2b1b3b0b3e0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132214500 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132214501 2020.05.10 20:36:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b5bab6e1e6e3e3a0e3e1a2efe5b2b1b3b0b3e0b3e3)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132214506 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132214507 2020.05.10 20:36:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c4cb9391959394d19290d39e94c3c0c2c1c2c5c291)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132214512 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132214513 2020.05.10 20:36:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c4cbc490c290c6d2c390d59f91c2c1c292c3c6c192)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132214518 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132214519 2020.05.10 20:36:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c4cbc490c29693d19290d39e94c3c0c2c1c292c3c6)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132214524 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132214525 2020.05.10 20:36:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c4ca9a919593c6d3c693829e92c2c5c3c0c2c1c3cc)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132214530 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132214531 2020.05.10 20:36:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d4da8a86868282c18280c38e84d3d0d2d1d3dcd282)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132214559 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132214560 2020.05.10 20:36:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f3fca3a2f5a4f4e5a1f5b5a9a3f5f7f5f7f5f6f4f1)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132214565 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132214566 2020.05.10 20:36:54)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f3fca4a3f4a4a3e5f7f2e1aca6f5f2f5f7f5f7f5f6)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132214571 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132214572 2020.05.10 20:36:54)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0354010503545316540d1259560507050604010501)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132214586 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132214587 2020.05.10 20:36:54)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 124516164645400440100b49431414144114441512)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132214592 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132214593 2020.05.10 20:36:54)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 12454716464544041a15064b15151014171415141b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132214624 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132214625 2020.05.10 20:36:54)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 32653437396533243232716b353430343134363764)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132290238 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132290239 2020.05.10 20:38:10)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9bcec9949fcdcb8ecdcf8cc1cb9c9f9d9e9dce9dcd)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132290244 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132290245 2020.05.10 20:38:10)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9bcec994c8cc9a8d9fccddc1cd9d9a9c9f9d9e9dce)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132290250 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132290251 2020.05.10 20:38:10)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9bcec9949fcdcd8ecdcf8cc1cb9c9f9d9e9dce9dcd)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132290256 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132290257 2020.05.10 20:38:10)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aaffacfdaefdfabffcfebdf0faadaeacafacabacff)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132290262 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132290263 2020.05.10 20:38:10)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aafffbfcf9fea8bcadfebbf1ffacafacfcada8affc)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132290268 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132290269 2020.05.10 20:38:10)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aafffbfcf9f8fdbffcfebdf0faadaeacafacfcada8)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132290274 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132290275 2020.05.10 20:38:10)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aafea5fdaefda8bda8fdecf0fcacabadaeacafada2)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132290280 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132290281 2020.05.10 20:38:10)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code baeeb5eebdececafeceeade0eabdbebcbfbdb2bcec)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132290360 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132290361 2020.05.10 20:38:10)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 085d060f055f0f1e5a0e4e52580e0c0e0c0e0d0f0a)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132290366 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132290367 2020.05.10 20:38:10)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 184d111f144f480e1c190a474d1e191e1c1e1c1e1d)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132290372 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132290373 2020.05.10 20:38:10)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 184d121f134f480d4f1609424d1e1c1e1d1f1a1e1a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132290404 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132290405 2020.05.10 20:38:10)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 37623b316660652165352e6c663131316431613037)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132290410 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132290411 2020.05.10 20:38:10)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 46131b47161110504e41521f41414440434041404f)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132290436 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132290437 2020.05.10 20:38:10)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 56035855590157405656150f515054505550525300)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132344316 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132344317 2020.05.10 20:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9d6dd8b868f89cc8f8dce8389dedddfdcdf8cdf8f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132344322 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132344323 2020.05.10 20:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9d6dd8bd18ed8cfdd8e9f838fdfd8dedddfdcdf8c)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132344328 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132344329 2020.05.10 20:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d9d6dd8b868f8fcc8f8dce8389dedddfdcdf8cdf8f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132344334 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132344335 2020.05.10 20:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8e7b8bbb5bfb8fdbebcffb2b8efeceeedeee9eebd)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132344340 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132344341 2020.05.10 20:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8e7efbae2bceafeefbcf9b3bdeeedeebeefeaedbe)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132344346 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132344347 2020.05.10 20:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8e7efbae2babffdbebcffb2b8efeceeedeebeefea)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132344352 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132344353 2020.05.10 20:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8e6b1bbb5bfeaffeabfaeb2beeee9efeceeedefe0)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132344358 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132344359 2020.05.10 20:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f8f6a1a8a6aeaeedaeacefa2a8fffcfefdfff0feae)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132344382 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132344383 2020.05.10 20:39:04)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 17184311154010014511514d471113111311121015)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132344388 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132344389 2020.05.10 20:39:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 171844101440470113160548421116111311131112)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132344394 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132344395 2020.05.10 20:39:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 17184710134047024019064d421113111210151115)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132344421 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132344422 2020.05.10 20:39:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 363960306661642064342f6d673030306530603136)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132344429 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132344430 2020.05.10 20:39:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 46494147161110504e41521f41414440434041404f)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132344468 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132344469 2020.05.10 20:39:04)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 656a3165693264736565263c626367636663616033)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1693          1589132344499 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589132344500 2020.05.10 20:39:04)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 858bd18b85d3d3938f8693dfdd838683848281838c)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__49(_arch 1 0 49(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589132359388 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132359389 2020.05.10 20:39:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code affdfff8aff9ffbaf9fbb8f5ffa8aba9aaa9faa9f9)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132359394 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132359395 2020.05.10 20:39:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfedefebe8e8bea9bbe8f9e5e9b9beb8bbb9bab9ea)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132359400 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132359401 2020.05.10 20:39:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfedefebbfe9e9aae9eba8e5efb8bbb9bab9eab9e9)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132359406 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132359407 2020.05.10 20:39:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfedbbebbce8efaae9eba8e5efb8bbb9bab9beb9ea)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132359412 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132359413 2020.05.10 20:39:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ce9c9d9a999accd8c99adf959bc8cbc898c9cccb98)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132359418 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132359419 2020.05.10 20:39:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ce9c9d9a999c99db989ad9949ec9cac8cbc898c9cc)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132359424 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132359425 2020.05.10 20:39:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ce9dc39bce99ccd9cc99889498c8cfc9cac8cbc9c6)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132359430 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132359431 2020.05.10 20:39:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ce9dc39bcd9898db989ad9949ec9cac8cbc9c6c898)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132359462 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132359463 2020.05.10 20:39:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code fdaffeacacaafaebaffbbba7adfbf9fbf9fbf8faff)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132359468 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132359469 2020.05.10 20:39:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fdaff9adadaaadebf9fcefa2a8fbfcfbf9fbf9fbf8)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132359474 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132359475 2020.05.10 20:39:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fdaffaadaaaaade8aaf3eca7a8fbf9fbf8fafffbff)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132359508 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132359509 2020.05.10 20:39:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 2c7e2e2b297b7e3a7e2e35777d2a2a2a7f2a7a2b2c)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132359517 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132359518 2020.05.10 20:39:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 3c6e6f3a396b6a2a343b28653b3b3e3a393a3b3a35)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132359550 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132359551 2020.05.10 20:39:19)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 5b095b58000c5a4d5b5b18025c5d595d585d5f5e0d)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132392383 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132392384 2020.05.10 20:39:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9794c498c6c1c782c1c380cdc79093919291c291c1)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132392389 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132392390 2020.05.10 20:39:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9794c49891c0968193c0d1cdc191969093919291c2)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132392395 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132392396 2020.05.10 20:39:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9794c498c6c1c182c1c380cdc79093919291c291c1)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132392401 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132392402 2020.05.10 20:39:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7a4a0f0f5f0f7b2f1f3b0fdf7a0a3a1a2a1a6a1f2)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132392407 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132392408 2020.05.10 20:39:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7a4f7f1a2f3a5b1a0f3b6fcf2a1a2a1f1a0a5a2f1)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132392413 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132392414 2020.05.10 20:39:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7a4f7f1a2f5f0b2f1f3b0fdf7a0a3a1a2a1f1a0a5)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132392419 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132392420 2020.05.10 20:39:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b6b4b8e2e5e1b4a1b4e1f0ece0b0b7b1b2b0b3b1be)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132392425 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132392426 2020.05.10 20:39:52)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b6b4b8e2e6e0e0a3e0e2a1ece6b1b2b0b3b1beb0e0)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132392496 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132392497 2020.05.10 20:39:52)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 05060402055202135703435f550301030103000207)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132392503 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132392504 2020.05.10 20:39:52)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 14171213144344021015064b411215121012101211)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132392509 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132392510 2020.05.10 20:39:52)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1417111313434401431a054e411210121113161216)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132392548 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132392549 2020.05.10 20:39:52)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 434040421614115511415a18124545451045154443)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132392555 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132392556 2020.05.10 20:39:52)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 43401142161415554b44571a44444145464544454a)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132392576 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132392577 2020.05.10 20:39:52)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 53505250590452455353100a545551555055575605)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132409553 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132409554 2020.05.10 20:40:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aba4f7fcaffdfbbefdffbcf1fbacafadaeadfeadfd)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132409559 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132409560 2020.05.10 20:40:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aba4f7fcf8fcaabdaffcedf1fdadaaacafadaeadfe)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132409565 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132409566 2020.05.10 20:40:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aba4f7fcaffdfdbefdffbcf1fbacafadaeadfeadfd)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132409571 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132409572 2020.05.10 20:40:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bbb4b3efbcecebaeedeface1ebbcbfbdbebdbabdee)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132409577 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132409578 2020.05.10 20:40:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bbb4e4eeebefb9adbcefaae0eebdbebdedbcb9beed)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132409583 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132409584 2020.05.10 20:40:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bbb4e4eeebe9ecaeedeface1ebbcbfbdbebdedbcb9)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132409589 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132409590 2020.05.10 20:40:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bbb5baefbcecb9acb9ecfde1edbdbabcbfbdbebcb3)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132409595 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132409596 2020.05.10 20:40:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cac4cb9fcd9c9cdf9c9edd909acdcecccfcdc2cc9c)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132409665 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132409666 2020.05.10 20:40:09)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 18174f1e154f1f0e4a1e5e42481e1c1e1c1e1d1f1a)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132409671 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132409672 2020.05.10 20:40:09)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1817481f144f480e1c190a474d1e191e1c1e1c1e1d)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132409677 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132409678 2020.05.10 20:40:09)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 28277b2c237f783d7f2639727d2e2c2e2d2f2a2e2a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132409712 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132409713 2020.05.10 20:40:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 474812461610155115455e1c164141411441114047)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132409718 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132409719 2020.05.10 20:40:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 47484346161011514f40531e40404541424140414e)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132409743 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132409744 2020.05.10 20:40:09)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 67683067693066716767243e606165616461636231)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1690          1589132409761 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589132409762 2020.05.10 20:40:09)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 76782177752020607c75602c2e707570777172707f)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7))(_sens(1)))))
			(line__49(_arch 1 0 49(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589132499717 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132499718 2020.05.10 20:41:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d7878b85868187c28183c08d87d0d3d1d2d182d181)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132499723 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132499724 2020.05.10 20:41:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7b7bbb4e1b0e6f1e3b0a1bdb1e1e6e0e3e1e2e1b2)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132499729 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132499730 2020.05.10 20:41:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7b7bbb4b6b1b1f2b1b3f0bdb7e0e3e1e2e1b2e1b1)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132499735 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132499736 2020.05.10 20:41:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7b7efb4b5b0b7f2b1b3f0bdb7e0e3e1e2e1e6e1b2)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132499741 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132499742 2020.05.10 20:41:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7b7b8b5e2b3e5f1e0b3f6bcb2e1e2e1b1e0e5e2b1)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132499747 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132499748 2020.05.10 20:41:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a7a8a6f2a5a0e2a1a3e0ada7f0f3f1f2f1a1f0f5)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132499753 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132499754 2020.05.10 20:41:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a6f6a7a5a0f5e0f5a0b1ada1f1f6f0f3f1f2f0ff)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132499759 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132499760 2020.05.10 20:41:39)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a6f6a7a6a1a1e2a1a3e0ada7f0f3f1f2f0fff1a1)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132499819 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132499820 2020.05.10 20:41:39)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 45151246451242531743031f154341434143404247)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132499825 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132499826 2020.05.10 20:41:39)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 45151547441215534144571a104344434143414340)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132499831 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132499832 2020.05.10 20:41:39)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5404075753030441035a450e015250525153565256)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132499870 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132499871 2020.05.10 20:41:39)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 742421762623266226766d2f257272722772227374)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132499879 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132499880 2020.05.10 20:41:39)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 83d3878ed6d4d5958b8497da84848185868584858a)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132499925 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132499926 2020.05.10 20:41:39)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code b2e2e5e6b9e5b3a4b2b2f1ebb5b4b0b4b1b4b6b7e4)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132506358 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132506359 2020.05.10 20:41:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8cf9e9d969e98dd9e9cdf9298cfcccecdce9dce9e)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132506364 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132506365 2020.05.10 20:41:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d8df8e8ad18fd9cedc8f9e828eded9dfdcdeddde8d)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132506370 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132506371 2020.05.10 20:41:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d8df8e8a868e8ecd8e8ccf8288dfdcdeddde8dde8e)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132506376 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132506377 2020.05.10 20:41:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d8dfda8a858f88cd8e8ccf8288dfdcdeddded9de8d)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132506383 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132506384 2020.05.10 20:41:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7e0b2b5e2b3e5f1e0b3f6bcb2e1e2e1b1e0e5e2b1)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132506391 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132506392 2020.05.10 20:41:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7e0b2b5e2b5b0f2b1b3f0bdb7e0e3e1e2e1b1e0e5)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132506398 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132506399 2020.05.10 20:41:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7f1fca7a5a0f5e0f5a0b1ada1f1f6f0f3f1f2f0ff)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132506406 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132506407 2020.05.10 20:41:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7f1fca7a6a1a1e2a1a3e0ada7f0f3f1f2f0fff1a1)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132506488 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132506489 2020.05.10 20:41:46)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 55525757550252430753130f055351535153505257)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132506494 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132506495 2020.05.10 20:41:46)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 55525056540205435154470a005354535153515350)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132506500 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132506501 2020.05.10 20:41:46)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5552535653020540025b440f005351535052575357)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132506528 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132506529 2020.05.10 20:41:46)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 747374762623266226766d2f257272722772227374)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132506534 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132506535 2020.05.10 20:41:46)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8384d28ed6d4d5958b8497da84848185868584858a)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132506556 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132506557 2020.05.10 20:41:46)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 9394919c99c492859393d0ca9495919590959796c5)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132521007 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132521008 2020.05.10 20:42:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 080a090e565e581d5e5c1f52580f0c0e0d0e5d0e5e)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132521013 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132521014 2020.05.10 20:42:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 080a090e015f091e0c5f4e525e0e090f0c0e0d0e5d)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132521019 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132521020 2020.05.10 20:42:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 080a090e565e5e1d5e5c1f52580f0c0e0d0e5d0e5e)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132521025 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132521026 2020.05.10 20:42:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 181a4d1f454f480d4e4c0f42481f1c1e1d1e191e4d)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132521031 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132521032 2020.05.10 20:42:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 181a1a1e124c1a0e1f4c09434d1e1d1e4e1f1a1d4e)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132521037 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132521038 2020.05.10 20:42:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 181a1a1e124a4f0d4e4c0f42481f1c1e1d1e4e1f1a)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132521043 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132521044 2020.05.10 20:42:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 181b441f454f1a0f1a4f5e424e1e191f1c1e1d1f10)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132521049 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132521050 2020.05.10 20:42:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 27247b23767171327173307d7720232122202f2171)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132521112 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132521113 2020.05.10 20:42:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 76742476752171602470302c267072707270737174)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132521118 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132521119 2020.05.10 20:42:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 767423777421266072776429237077707270727073)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132521124 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132521125 2020.05.10 20:42:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 76742077732126632178672c237072707371747074)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132521163 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132521164 2020.05.10 20:42:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a4a6f4f0f6f3f6b2f6a6bdfff5a2a2a2f7a2f2a3a4)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132521171 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132521172 2020.05.10 20:42:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a4a6a5f0f6f3f2b2aca3b0fda3a3a6a2a1a2a3a2ad)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132521205 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132521206 2020.05.10 20:42:01)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code d3d18181d984d2c5d3d3908ad4d5d1d5d0d5d7d685)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1693          1589132521224 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589132521225 2020.05.10 20:42:01)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code e3e0b1b0e5b5b5f5e9e2f5b9bbe5e0e5e2e4e7e5ea)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__51(_arch 1 0 51(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589132531425 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132531426 2020.05.10 20:42:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bebfeeeabde8eeabe8eaa9e4eeb9bab8bbb8ebb8e8)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132531431 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132531432 2020.05.10 20:42:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bebfeeeaeae9bfa8bae9f8e4e8b8bfb9bab8bbb8eb)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132531437 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132531438 2020.05.10 20:42:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bebfeeeabde8e8abe8eaa9e4eeb9bab8bbb8ebb8e8)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132531443 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132531444 2020.05.10 20:42:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bebfbaeabee9eeabe8eaa9e4eeb9bab8bbb8bfb8eb)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132531449 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132531450 2020.05.10 20:42:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cecf9d9a999accd8c99adf959bc8cbc898c9cccb98)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132531455 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132531456 2020.05.10 20:42:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cecf9d9a999c99db989ad9949ec9cac8cbc898c9cc)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132531461 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132531462 2020.05.10 20:42:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cecec39bce99ccd9cc99889498c8cfc9cac8cbc9c6)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132531467 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132531468 2020.05.10 20:42:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cecec39bcd9898db989ad9949ec9cac8cbc9c6c898)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132531508 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132531509 2020.05.10 20:42:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0c0d0c0b5a5b0b1a5e0a4a565c0a080a080a090b0e)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132531514 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132531515 2020.05.10 20:42:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0c0d0b0a5b5b5c1a080d1e53590a0d0a080a080a09)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132531520 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132531521 2020.05.10 20:42:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1c1d181b4c4b4c094b120d46491a181a191b1e1a1e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132531552 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132531553 2020.05.10 20:42:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 3b3a393d3f6c692d693922606a3d3d3d683d6d3c3b)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132531558 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132531559 2020.05.10 20:42:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 3b3a683d3f6c6d2d333c2f623c3c393d3e3d3c3d32)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132531580 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132531581 2020.05.10 20:42:11)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 4b4a4b49101c4a5d4b4b08124c4d494d484d4f4e1d)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1693          1589132531597 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589132531598 2020.05.10 20:42:11)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 6a6a6a6a3e3c3c7c606b7c30326c696c6b6d6e6c63)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__51(_arch 1 0 51(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589132638213 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132638214 2020.05.10 20:43:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dbdc8889df8d8bce8d8fcc818bdcdfdddedd8edd8d)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132638219 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132638220 2020.05.10 20:43:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dbdc8889888cdacddf8c9d818ddddadcdfdddedd8e)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132638225 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132638226 2020.05.10 20:43:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ebecb8b8efbdbdfebdbffcb1bbecefedeeedbeedbd)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132638231 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132638232 2020.05.10 20:43:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ebececb8ecbcbbfebdbffcb1bbecefedeeedeaedbe)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132638237 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132638238 2020.05.10 20:43:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ebecbbb9bbbfe9fdecbffab0beedeeedbdece9eebd)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132638243 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132638244 2020.05.10 20:43:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fbfcabaaaba9aceeadafeca1abfcfffdfefdadfcf9)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132638249 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132638250 2020.05.10 20:43:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fbfdf5abfcacf9ecf9acbda1adfdfafcfffdfefcf3)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132638255 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132638256 2020.05.10 20:43:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fbfdf5abffadadeeadafeca1abfcfffdfefcf3fdad)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132638326 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132638327 2020.05.10 20:43:58)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 494e484a451e4e5f1b4f0f13194f4d4f4d4f4c4e4b)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132638332 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132638333 2020.05.10 20:43:58)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 585f5e5b540f084e5c594a070d5e595e5c5e5c5e5d)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132638338 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132638339 2020.05.10 20:43:58)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 585f5d5b530f084d0f5649020d5e5c5e5d5f5a5e5a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132638373 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132638374 2020.05.10 20:43:58)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 787f7b7a262f2a6e2a7a6123297e7e7e2b7e2e7f78)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132638383 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132638384 2020.05.10 20:43:58)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8780d58ad6d0d1918f8093de80808581828180818e)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132638411 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132638412 2020.05.10 20:43:58)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code a6a1a7f1a9f1a7b0a6a6e5ffa1a0a4a0a5a0a2a3f0)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589132659579 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589132659580 2020.05.10 20:44:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5a5e595d0c0a4f0c0e4d000a5d5e5c5f5c0f5c0c)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589132659585 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589132659586 2020.05.10 20:44:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5a5e590a0d5b4c5e0d1c000c5c5b5d5e5c5f5c0f)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589132659591 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589132659592 2020.05.10 20:44:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5a5e595d0c0c4f0c0e4d000a5d5e5c5f5c0f5c0c)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589132659597 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589132659598 2020.05.10 20:44:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5a0a595e0d0a4f0c0e4d000a5d5e5c5f5c5b5c0f)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589132659603 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589132659604 2020.05.10 20:44:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a6a6d6b393e687c6d3e7b313f6c6f6c3c6d686f3c)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589132659609 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589132659610 2020.05.10 20:44:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a6a6d6b39383d7f3c3e7d303a6d6e6c6f6c3c6d68)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589132659615 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589132659616 2020.05.10 20:44:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a6b336a6e3d687d683d2c303c6c6b6d6e6c6f6d62)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589132659621 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589132659622 2020.05.10 20:44:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a6b336a6d3c3c7f3c3e7d303a6d6e6c6f6d626c3c)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589132659689 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589132659690 2020.05.10 20:44:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c8c89f9cc59fcfde9ace8e9298cecccecccecdcfca)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589132659695 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589132659696 2020.05.10 20:44:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c8c8989dc49f98deccc9da979dcec9cecccecccecd)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589132659701 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589132659702 2020.05.10 20:44:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c8c89b9dc39f98dd9fc6d9929dcecccecdcfcaceca)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589132659740 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589132659741 2020.05.10 20:44:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f7f7a2a4a6a0a5e1a5f5eeaca6f1f1f1a4f1a1f0f7)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589132659749 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589132659750 2020.05.10 20:44:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f7f7f3a4a6a0a1e1fff0e3aef0f0f5f1f2f1f0f1fe)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589132659780 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132659781 2020.05.10 20:44:19)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 16164211194117001616554f111014101510121340)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1829          1589132659798 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589132659799 2020.05.10 20:44:19)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 35346130356363233f3a236f6d333633343231333c)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int adrete 1 0 18(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((adrete)(adderResult)))(_trgt(9))(_sens(4)))))
			(line__24(_arch 1 0 24(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__53(_arch 2 0 53(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000064 55 2046          1589132995415 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589132995416 2020.05.10 20:49:55)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 2e20792a72792f382e2e6d7729282c282d282a2b78)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589133851301 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589133851302 2020.05.10 21:04:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a0a7f5f7f6f6f0b5f6f4b7faf0a7a4a6a5a6f5a6f6)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589133851327 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589133851328 2020.05.10 21:04:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfb8eaebe8e8bea9bbe8f9e5e9b9beb8bbb9bab9ea)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589133851353 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589133851354 2020.05.10 21:04:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ded98b8cdd8888cb888ac9848ed9dad8dbd88bd888)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589133851379 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589133851380 2020.05.10 21:04:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdfafcadfcaaade8aba9eaa7adfaf9fbf8fbfcfba8)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589133851406 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589133851407 2020.05.10 21:04:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d0a5a0a5b590f1b0a591c56580b080b5b0a0f085b)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589133851432 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589133851433 2020.05.10 21:04:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2c2b7b297d7e7b397a783b767c2b282a292a7a2b2e)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589133851452 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589133851453 2020.05.10 21:04:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c4a454e4a1b4e5b4e1b0a161a4a4d4b484a494b44)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589133851475 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589133851476 2020.05.10 21:04:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b5d52585f0d0d4e0d0f4c010b5c5f5d5e5c535d0d)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589133851617 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589133851618 2020.05.10 21:04:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e8efefbae5bfeffebaeeaeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589133851633 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589133851634 2020.05.10 21:04:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f7f0f7a7f4a0a7e1f3f6e5a8a2f1f6f1f3f1f3f1f2)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589133851648 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589133851649 2020.05.10 21:04:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 07000701035057125009165d520103010200050105)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589133851708 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589133851709 2020.05.10 21:04:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 363130306661642064342f6d673030306530603136)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589133851736 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589133851737 2020.05.10 21:04:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 55520255060203435d52410c52525753505352535c)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589133851812 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589133851813 2020.05.10 21:04:11)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code a3a4a7f4a9f4a2b5a3a3e0faa4a5a1a5a0a5a7a6f5)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1693          1589133851864 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589133851865 2020.05.10 21:04:11)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code e2e4e6b1e5b4b4f4e8e3f4b8bae4e1e4e3e5e6e4eb)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__51(_arch 1 0 51(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589135184650 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589135184651 2020.05.10 21:26:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0f0f53090f595f1a595b18555f080b090a095a0959)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589135184678 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589135184679 2020.05.10 21:26:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e2e722a7a792f382a79687478282f292a282b287b)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589135184705 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589135184706 2020.05.10 21:26:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e4e124c4d18185b181a59141e494a484b481b4818)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589135184735 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589135184736 2020.05.10 21:26:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6d6d656d6c3a3d783b397a373d6a696b686b6c6b38)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589135184762 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589135184763 2020.05.10 21:26:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7c7c237c2d287e6a7b286d27297a797a2a7b7e792a)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589135184785 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589135184786 2020.05.10 21:26:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c9cc392cdcecb89cac88bc6cc9b989a999aca9b9e)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589135184810 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589135184811 2020.05.10 21:26:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code abaaaafcacfca9bca9fcedf1fdadaaacafadaeaca3)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589135184830 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589135184831 2020.05.10 21:26:24)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bbbabaefbfededaeedeface1ebbcbfbdbebcb3bded)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589135185007 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589135185008 2020.05.10 21:26:25)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 76762176752171602470302c267072707270737174)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589135185023 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589135185024 2020.05.10 21:26:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 767626777421266072776429237077707270727073)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589135185041 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589135185042 2020.05.10 21:26:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9696c59993c1c683c19887ccc39092909391949094)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589135185102 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589135185103 2020.05.10 21:26:25)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d4d48185868386c286d6cd8f85d2d2d287d282d3d4)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589135185130 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589135185131 2020.05.10 21:26:25)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f3f3f7a0a6a4a5e5fbf4e7aaf4f4f1f5f6f5f4f5fa)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589135185200 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589135185201 2020.05.10 21:26:25)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 32326637396533243232716b353430343134363764)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1758          1589135185256 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589135185257 2020.05.10 21:26:25)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 61603561653737776b60773b396762676066656768)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__51(_arch 1 0 51(_assertion(_sens(3)(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589135312226 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589135312227 2020.05.10 21:28:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 696a6e69363f397c3f3d7e33396e6d6f6c6f3c6f3f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589135312232 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589135312233 2020.05.10 21:28:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 696a6e69613e687f6d3e2f333f6f686e6d6f6c6f3c)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589135312240 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589135312241 2020.05.10 21:28:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 797a7e78262f2f6c2f2d6e23297e7d7f7c7f2c7f2f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589135312250 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589135312251 2020.05.10 21:28:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 888bdb86d5dfd89ddedc9fd2d88f8c8e8d8e898edd)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589135312257 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589135312258 2020.05.10 21:28:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 888b8c8782dc8a9e8fdc99d3dd8e8d8ede8f8a8dde)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589135312264 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589135312265 2020.05.10 21:28:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 888b8c8782dadf9ddedc9fd2d88f8c8e8d8ede8f8a)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589135312272 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589135312273 2020.05.10 21:28:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 989ac297c5cf9a8f9acfdec2ce9e999f9c9e9d9f90)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589135312280 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589135312281 2020.05.10 21:28:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a8aaf2fff6fefebdfefcbff2f8afacaeadafa0aefe)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589135312366 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589135312367 2020.05.10 21:28:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f6f5a2a7f5a1f1e0a4f0b0aca6f0f2f0f2f0f3f1f4)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589135312378 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589135312379 2020.05.10 21:28:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 05065703045255130104175a500304030103010300)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589135312384 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589135312385 2020.05.10 21:28:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0506540303525510520b145f500301030002070307)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589135312409 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589135312410 2020.05.10 21:28:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 252672227672773377273c7e742323237623732225)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589135312415 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589135312416 2020.05.10 21:28:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 25262322767273332d22317c22222723202322232c)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589135312431 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589135312432 2020.05.10 21:28:32)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 34376131396335223434776d333236323732303162)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1871          1589135312447 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589135312448 2020.05.10 21:28:32)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 44461146451212524e4b521e1c424742454340424d)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__52(_arch 1 0 52(_assignment(_trgt(9))(_sens(4)(5))(_mon))))
			(line__53(_arch 2 0 53(_assertion(_sens(3)(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589135908898 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589135908899 2020.05.10 21:38:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 29287a2d767f793c7f7d3e73792e2d2f2c2f7c2f7f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589135908904 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589135908905 2020.05.10 21:38:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 29287a2d217e283f2d7e6f737f2f282e2d2f2c2f7c)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589135908921 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589135908922 2020.05.10 21:38:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 39386a3c666f6f2c6f6d2e63693e3d3f3c3f6c3f6f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589135908934 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589135908935 2020.05.10 21:38:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 48494f4a151f185d1e1c5f12184f4c4e4d4e494e1d)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589135908941 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589135908942 2020.05.10 21:38:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5859085a520c5a4e5f0c49030d5e5d5e0e5f5a5d0e)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589135908963 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589135908964 2020.05.10 21:38:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 68693869623a3f7d3e3c7f32386f6c6e6d6e3e6f6a)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589135908970 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589135908971 2020.05.10 21:38:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 77777976252075607520312d21717670737172707f)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589135908978 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589135908979 2020.05.10 21:38:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 77777976262121622123602d2770737172707f7121)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589135909066 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589135909067 2020.05.10 21:38:29)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d5d4d586d582d2c387d3938f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589135909072 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589135909073 2020.05.10 21:38:29)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d5d4d287d48285c3d1d4c78a80d3d4d3d1d3d1d3d0)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589135909078 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589135909079 2020.05.10 21:38:29)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d5d4d187d38285c082dbc48f80d3d1d3d0d2d7d3d7)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589135909091 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589135909092 2020.05.10 21:38:29)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e5e4e7b5b6b2b7f3b7e7fcbeb4e3e3e3b6e3b3e2e5)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589135909097 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589135909098 2020.05.10 21:38:29)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f4f5a7a7a6a3a2e2fcf3e0adf3f3f6f2f1f2f3f2fd)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589135909133 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589135909134 2020.05.10 21:38:29)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 13121214194412051313504a141511151015171645)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589135944446 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589135944447 2020.05.10 21:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 04025002565254115250135e540300020102510252)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589135944461 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589135944462 2020.05.10 21:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 14124013114315021043524e421215131012111241)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589135944468 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589135944469 2020.05.10 21:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232577277675753675773479732427252625762575)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589135944476 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589135944477 2020.05.10 21:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232523277574733675773479732427252625222576)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589135944482 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589135944483 2020.05.10 21:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 232574262277213524773278762526257524212675)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589135944488 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589135944489 2020.05.10 21:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 333564373261642665672469633437353635653431)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589135944494 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589135944495 2020.05.10 21:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 33343a36656431243164756965353234373536343b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589135944504 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589135944505 2020.05.10 21:39:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 42454b4016141457141655181245464447454a4414)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589135944597 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589135944598 2020.05.10 21:39:04)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a0a6a7f6a5f7a7b6f2a6e6faf0a6a4a6a4a6a5a7a2)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589135944608 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589135944609 2020.05.10 21:39:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b0b6b0e4b4e7e0a6b4b1a2efe5b6b1b6b4b6b4b6b5)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589135944614 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589135944615 2020.05.10 21:39:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b0b6b3e4b3e7e0a5e7bea1eae5b6b4b6b5b7b2b6b2)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589135944632 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589135944633 2020.05.10 21:39:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bfb9bae8bfe8eda9edbda6e4eeb9b9b9ecb9e9b8bf)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589135944638 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589135944639 2020.05.10 21:39:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bfb9ebe8bfe8e9a9b7b8abe6b8b8bdb9bab9b8b9b6)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589135944659 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589135944660 2020.05.10 21:39:04)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code dfd9d88d8088dec9dfdf9c86d8d9ddd9dcd9dbda89)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1758          1589135944681 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589135944682 2020.05.10 21:39:04)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code eee9e9bdbeb8b8f8e4e1f8b4b6e8ede8efe9eae8e7)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__53(_arch 1 0 53(_assertion(_sens(3)(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589136100730 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589136100731 2020.05.10 21:41:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7d7d2b7c7f2b2d682b296a272d7a797b787b287b2b)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589136100736 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589136100737 2020.05.10 21:41:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d8ddb83d8da8c9b89dacbd7db8b8c8a898b888bd8)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589136100745 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589136100746 2020.05.10 21:41:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8d8ddb838fdbdb98dbd99ad7dd8a898b888bd88bdb)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589136100756 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589136100757 2020.05.10 21:41:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c9c9e939acbcc89cac88bc6cc9b989a999a9d9ac9)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589136100762 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589136100763 2020.05.10 21:41:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c9cc992cdc89e8a9bc88dc7c99a999aca9b9e99ca)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589136100768 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589136100769 2020.05.10 21:41:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acacf9fafdfefbb9faf8bbf6fcaba8aaa9aafaabae)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589136100774 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589136100775 2020.05.10 21:41:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acada7fbaafbaebbaefbeaf6faaaadaba8aaa9aba4)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589136100780 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589136100781 2020.05.10 21:41:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acada7fba9fafab9faf8bbf6fcaba8aaa9aba4aafa)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589136100855 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589136100856 2020.05.10 21:41:40)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code fafaffabaeadfdeca8fcbca0aafcfefcfefcfffdf8)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589136100861 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589136100862 2020.05.10 21:41:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0a0a0f0c5f5d5a1c0e0b18555f0c0b0c0e0c0e0c0f)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589136100867 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589136100868 2020.05.10 21:41:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0a0a0c0c585d5a1f5d041b505f0c0e0c0f0d080c08)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589136100894 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589136100895 2020.05.10 21:41:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 2929292e767e7b3f7b2b3072782f2f2f7a2f7f2e29)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589136100900 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589136100901 2020.05.10 21:41:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 2929782e767e7f3f212e3d702e2e2b2f2c2f2e2f20)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589136100930 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589136100931 2020.05.10 21:41:40)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 48484a4a491f495e48480b114f4e4a4e4b4e4c4d1e)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 1758          1589136100946 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589136100947 2020.05.10 21:41:40)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 58595a5b550e0e4e52574e02005e5b5e595f5c5e51)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1)))))
			(line__53(_arch 1 0 53(_assertion(_sens(3)(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589136276708 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589136276709 2020.05.10 21:44:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eee9b9bdedb8befbb8baf9b4bee9eae8ebe8bbe8b8)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589136276714 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589136276715 2020.05.10 21:44:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eee9b9bdbab9eff8eab9a8b4b8e8efe9eae8ebe8bb)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589136276720 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589136276721 2020.05.10 21:44:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eee9b9bdedb8b8fbb8baf9b4bee9eae8ebe8bbe8b8)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589136276726 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589136276727 2020.05.10 21:44:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdfafeadfcaaade8aba9eaa7adfaf9fbf8fbfcfba8)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589136276732 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589136276733 2020.05.10 21:44:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdfaa9acaba9ffebfaa9eca6a8fbf8fbabfafff8ab)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589136276738 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589136276739 2020.05.10 21:44:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdfaa9acabafaae8aba9eaa7adfaf9fbf8fbabfaff)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589136276744 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589136276745 2020.05.10 21:44:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d0b060b0c5a0f1a0f5a4b575b0b0c0a090b080a05)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589136276750 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589136276751 2020.05.10 21:44:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d0b060b0f5b5b185b591a575d0a090b080a050b5b)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589136276816 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589136276817 2020.05.10 21:44:36)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 5b5c5e590c0c5c4d095d1d010b5d5f5d5f5d5e5c59)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589136276822 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589136276823 2020.05.10 21:44:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5b5c59580d0c0b4d5f5a49040e5d5a5d5f5d5f5d5e)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589136276829 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589136276830 2020.05.10 21:44:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6b6c6a6b3a3c3b7e3c657a313e6d6f6d6e6c696d69)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589136276867 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589136276868 2020.05.10 21:44:36)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8a8d8d878dddd89cd88893d1db8c8c8cd98cdc8d8a)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589136276875 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589136276876 2020.05.10 21:44:36)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8a8ddc878ddddc9c828d9ed38d8d888c8f8c8d8c83)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589136276899 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589136276900 2020.05.10 21:44:36)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code a9aeacfea9fea8bfa9a9eaf0aeafabafaaafadacff)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2140          1589136276913 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589136276914 2020.05.10 21:44:36)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code b9bfbcedb5efefafb3b6afe3e1bfbabfb8bebdbfb0)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_file(_int outFile -2 0 24(_prcs 0)))
		(_var(_int file_status -3 0 25(_prcs 0)))
		(_var(_int l -4 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__53(_arch 1 0 53(_assertion(_sens(3)(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589136992396 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589136992397 2020.05.10 21:56:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 95c5959ac6c3c580c3c182cfc59291939093c093c3)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589136992402 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589136992403 2020.05.10 21:56:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 95c5959a91c2948391c2d3cfc393949291939093c0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589136992408 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589136992409 2020.05.10 21:56:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 95c5959ac6c3c380c3c182cfc59291939093c093c3)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589136992424 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589136992425 2020.05.10 21:56:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4e4e0e0e5e3e4a1e2e0a3eee4b3b0b2b1b2b5b2e1)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589136992438 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589136992439 2020.05.10 21:56:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c494c790c290c6d2c390d59f91c2c1c292c3c6c192)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589136992445 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589136992446 2020.05.10 21:56:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c494c790c29693d19290d39e94c3c0c2c1c292c3c6)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589136992460 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589136992461 2020.05.10 21:56:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d48589868583d6c3d683928e82d2d5d3d0d2d1d3dc)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589136992468 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589136992469 2020.05.10 21:56:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d4858986868282c18280c38e84d3d0d2d1d3dcd282)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589136992521 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589136992522 2020.05.10 21:56:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 124242141545150440145448421416141614171510)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589136992527 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589136992528 2020.05.10 21:56:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 12424515144542041613004d471413141614161417)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589136992533 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589136992534 2020.05.10 21:56:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1242461513454207451c0348471416141715101410)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589136992547 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589136992548 2020.05.10 21:56:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 31616337666663276333286a603737376237673631)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589136992553 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589136992554 2020.05.10 21:56:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 316132376666672739362568363633373437363738)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589136992570 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589136992571 2020.05.10 21:56:32)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 411111434916405741410218464743474247454417)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589137002121 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589137002122 2020.05.10 21:56:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8c88dd8289dadc99dad89bd6dc8b888a898ad98ada)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589137002127 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589137002128 2020.05.10 21:56:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9b9fca94c8cc9a8d9fccddc1cd9d9a9c9f9d9e9dce)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589137002133 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589137002134 2020.05.10 21:56:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9b9fca949fcdcd8ecdcf8cc1cb9c9f9d9e9dce9dcd)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589137002143 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589137002144 2020.05.10 21:56:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code abafaefcacfcfbbefdffbcf1fbacafadaeadaaadfe)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589137002150 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589137002151 2020.05.10 21:56:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code abaff9fdfbffa9bdacffbaf0feadaeadfdaca9aefd)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589137002158 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589137002159 2020.05.10 21:56:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bbbfe9eeebe9ecaeedeface1ebbcbfbdbebdedbcb9)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589137002166 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589137002167 2020.05.10 21:56:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bbbeb7efbcecb9acb9ecfde1edbdbabcbfbdbebcb3)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589137002173 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589137002174 2020.05.10 21:56:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cacfc69fcd9c9cdf9c9edd909acdcecccfcdc2cc9c)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589137002258 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589137002259 2020.05.10 21:56:42)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 181c1b1e154f1f0e4a1e5e42481e1c1e1c1e1d1f1a)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589137002264 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589137002265 2020.05.10 21:56:42)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 181c1c1f144f480e1c190a474d1e191e1c1e1c1e1d)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589137002270 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589137002271 2020.05.10 21:56:42)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 282c2f2c237f783d7f2639727d2e2c2e2d2f2a2e2a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589137002298 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589137002299 2020.05.10 21:56:42)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 474346461610155115455e1c164141411441114047)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589137002309 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589137002310 2020.05.10 21:56:42)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 47431746161011514f40531e40404541424140414e)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589137002328 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589137002329 2020.05.10 21:56:42)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 67636467693066716767243e606165616461636231)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2093          1589137002345 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589137002346 2020.05.10 21:56:42)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 76737577752020607c21602c2e707570777172707f)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_file(_int outFile -2 0 24(_prcs 0)))
		(_var(_int file_status -3 0 25(_prcs 0)))
		(_var(_int l -4 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589137061002 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589137061003 2020.05.10 21:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 96909299c6c0c683c0c281ccc69192909390c390c0)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589137061008 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589137061009 2020.05.10 21:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9690929991c1978092c1d0ccc090979192909390c3)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589137061014 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589137061015 2020.05.10 21:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 96909299c6c0c083c0c281ccc69192909390c390c0)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589137061021 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589137061022 2020.05.10 21:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a6a0f6f1f5f1f6b3f0f2b1fcf6a1a2a0a3a0a7a0f3)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589137061027 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589137061028 2020.05.10 21:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a6a0a1f0a2f2a4b0a1f2b7fdf3a0a3a0f0a1a4a3f0)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589137061033 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589137061034 2020.05.10 21:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a6a0a1f0a2f4f1b3f0f2b1fcf6a1a2a0a3a0f0a1a4)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589137061039 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589137061040 2020.05.10 21:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b6b1efe2e5e1b4a1b4e1f0ece0b0b7b1b2b0b3b1be)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589137061045 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589137061046 2020.05.10 21:57:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b6b1efe2e6e0e0a3e0e2a1ece6b1b2b0b3b1beb0e0)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589137061074 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589137061075 2020.05.10 21:57:41)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d5d38286d582d2c387d3938f85d3d1d3d1d3d0d2d7)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589137061080 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589137061081 2020.05.10 21:57:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d5d38587d48285c3d1d4c78a80d3d4d3d1d3d1d3d0)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589137061086 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589137061087 2020.05.10 21:57:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e5e3b6b6e3b2b5f0b2ebf4bfb0e3e1e3e0e2e7e3e7)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589137061099 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589137061100 2020.05.10 21:57:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f4f2a1a7a6a3a6e2a6f6edafa5f2f2f2a7f2a2f3f4)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589137061105 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589137061106 2020.05.10 21:57:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f4f2f0a7a6a3a2e2fcf3e0adf3f3f6f2f1f2f3f2fd)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589137061129 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589137061130 2020.05.10 21:57:41)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 13154714194412051313504a141511151015171645)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589137073408 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589137073409 2020.05.10 21:57:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d080a0b0f5b5d185b591a575d0a090b080b580b5b)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589137073414 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589137073415 2020.05.10 21:57:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d080a0b585a0c1b095a4b575b0b0c0a090b080b58)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589137073420 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589137073421 2020.05.10 21:57:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0d080a0b0f5b5b185b591a575d0a090b080b580b5b)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589137073426 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589137073427 2020.05.10 21:57:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1c194f1b1a4b4c094a480b464c1b181a191a1d1a49)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589137073432 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589137073433 2020.05.10 21:57:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1c19181a4d481e0a1b480d47491a191a4a1b1e194a)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589137073438 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589137073439 2020.05.10 21:57:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1c19181a4d4e4b094a480b464c1b181a191a4a1b1e)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589137073444 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589137073445 2020.05.10 21:57:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2c2876282a7b2e3b2e7b6a767a2a2d2b282a292b24)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589137073450 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589137073451 2020.05.10 21:57:53)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2c287628297a7a397a783b767c2b282a292b242a7a)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589137073516 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589137073517 2020.05.10 21:57:53)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 7a7f2e7a2e2d7d6c287c3c202a7c7e7c7e7c7f7d78)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589137073522 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589137073523 2020.05.10 21:57:53)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7a7f297b2f2d2a6c7e7b68252f7c7b7c7e7c7e7c7f)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589137073528 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589137073529 2020.05.10 21:57:53)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7a7f2a7b282d2a6f2d746b202f7c7e7c7f7d787c78)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589137073563 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589137073564 2020.05.10 21:57:53)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a9acfffdf6fefbbffbabb0f2f8afafaffaafffaea9)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589137073570 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589137073571 2020.05.10 21:57:53)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a9acaefdf6feffbfa1aebdf0aeaeabafacafaeafa0)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589137073592 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589137073593 2020.05.10 21:57:53)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code b9bcededb9eeb8afb9b9fae0bebfbbbfbabfbdbcef)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2138          1589137073607 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589137073608 2020.05.10 21:57:53)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code c8cc9c9dc59e9edec29fde9290cecbcec9cfcccec1)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589137292140 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589137292141 2020.05.10 22:01:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6b643f6b6f3d3b7e3d3f7c313b6c6f6d6e6d3e6d3d)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589137292146 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589137292147 2020.05.10 22:01:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7b742f7a282c7a6d7f2c3d212d7d7a7c7f7d7e7d2e)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589137292152 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589137292153 2020.05.10 22:01:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7b742f7a7f2d2d6e2d2f6c212b7c7f7d7e7d2e7d2d)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589137292158 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589137292159 2020.05.10 22:01:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7b747b7a7c2c2b6e2d2f6c212b7c7f7d7e7d7a7d2e)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589137292164 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589137292165 2020.05.10 22:01:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8b84dc84dbdf899d8cdf9ad0de8d8e8ddd8c898edd)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589137292170 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589137292171 2020.05.10 22:01:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8b84dc84dbd9dc9edddf9cd1db8c8f8d8e8ddd8c89)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589137292176 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589137292177 2020.05.10 22:01:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8b8582858cdc899c89dccdd1dd8d8a8c8f8d8e8c83)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589137292182 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589137292183 2020.05.10 22:01:32)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8b8582858fdddd9edddf9cd1db8c8f8d8e8c838ddd)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589137292256 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589137292257 2020.05.10 22:01:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e8e7efbae5bfeffebaeeaeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589137292262 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589137292263 2020.05.10 22:01:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e8e7e8bbe4bfb8feece9fab7bdeee9eeeceeeceeed)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589137292268 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589137292269 2020.05.10 22:01:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f8f7fba8f3afa8edaff6e9a2adfefcfefdfffafefa)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589137292295 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589137292296 2020.05.10 22:01:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 08070e0d565f5a1e5a0a1153590e0e0e5b0e5e0f08)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589137292303 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589137292304 2020.05.10 22:01:32)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 17184013464041011f10034e10101511121110111e)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589137292340 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589137292341 2020.05.10 22:01:32)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 37383332396036213737746e303135313431333261)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2253          1589137292360 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589137292361 2020.05.10 22:01:32)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 56585255550000405c01400c0e505550575152505f)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(9))(_sens(4)(5))(_mon))))
			(line__53(_arch 2 0 53(_assertion(_sens(3)(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589137341664 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589137341665 2020.05.10 22:02:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7e4b0b4b6b1b7f2b1b3f0bdb7e0e3e1e2e1b2e1b1)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589137341676 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589137341677 2020.05.10 22:02:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f5a1a6f1a1f7e0f2a1b0aca0f0f7f1f2f0f3f0a3)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589137341689 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589137341690 2020.05.10 22:02:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f5a1a6a6a0a0e3a0a2e1aca6f1f2f0f3f0a3f0a0)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589137341700 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589137341701 2020.05.10 22:02:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06050400555156135052115c560102000300070053)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589137341708 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589137341709 2020.05.10 22:02:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16154310124214001142074d431013104011141340)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589137341715 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589137341716 2020.05.10 22:02:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16154310124441034042014c461112101310401114)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589137341723 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589137341724 2020.05.10 22:02:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25272e21757227322772637f73232422212320222d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589137341730 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589137341731 2020.05.10 22:02:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25272e21767373307371327f7522212320222d2373)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589137341832 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589137341833 2020.05.10 22:02:21)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9390969d95c49485c195d5c9c39597959795969491)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589137341840 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589137341841 2020.05.10 22:02:21)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9390919c94c4c385979281ccc69592959795979596)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589137341846 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589137341847 2020.05.10 22:02:21)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a2a1a3f5a3f5f2b7f5acb3f8f7a4a6a4a7a5a0a4a0)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589137341857 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589137341858 2020.05.10 22:02:21)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a2a1a5f6f6f5f0b4f0a0bbf9f3a4a4a4f1a4f4a5a2)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589137341865 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589137341866 2020.05.10 22:02:21)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b2b1e4e5e6e5e4a4bab5a6ebb5b5b0b4b7b4b5b4bb)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589137341885 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589137341886 2020.05.10 22:02:21)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code c1c2c494c996c0d7c1c18298c6c7c3c7c2c7c5c497)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2253          1589137341912 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589137341913 2020.05.10 22:02:21)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code e1e3e4b2e5b7b7f7ebb5f7bbb9e7e2e7e0e6e5e7e8)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(9))(_sens(4)(5))(_mon))))
			(line__54(_arch 2 0 54(_assertion(_sens(3)(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589137408538 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589137408539 2020.05.10 22:03:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 22217f267674723774763578722526242724772474)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589137408545 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589137408546 2020.05.10 22:03:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 31326c34316630273566776b673730363537343764)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589137408556 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589137408557 2020.05.10 22:03:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 31326c34666767246765266b613635373437643767)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589137408566 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589137408567 2020.05.10 22:03:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 41424843151611541715561b114645474447404714)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589137408572 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589137408573 2020.05.10 22:03:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 41421f42421543574615501a144744471746434417)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589137408578 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589137408579 2020.05.10 22:03:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 41421f42421316541715561b114645474447174643)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589137408584 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589137408585 2020.05.10 22:03:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51535152050653465306170b075750565557545659)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589137408590 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589137408591 2020.05.10 22:03:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51535152060707440705460b015655575456595707)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589137408662 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589137408663 2020.05.10 22:03:28)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9f9c9191ccc89889cd99d9c5cf999b999b999a989d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589137408668 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589137408669 2020.05.10 22:03:28)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9f9c9690cdc8cf899b9e8dc0ca999e999b999b999a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589137408674 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589137408675 2020.05.10 22:03:28)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code aeada4f9f8f9febbf9a0bff4fba8aaa8aba9aca8ac)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589137408698 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589137408699 2020.05.10 22:03:28)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bebdb2e9bde9eca8ecbca7e5efb8b8b8edb8e8b9be)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589137408712 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589137408713 2020.05.10 22:03:28)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cecd9398cd9998d8c6c9da97c9c9ccc8cbc8c9c8c7)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589137408730 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589137408731 2020.05.10 22:03:28)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code ddded38f808adccbdddd9e84dadbdfdbdedbd9d88b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2138          1589137408761 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589137408762 2020.05.10 22:03:28)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code fcfef2acaaaaaaeaf6aeeaa6a4fafffafdfbf8faf5)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(3)(4)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589137457176 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589137457177 2020.05.10 22:04:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 222571267674723774763578722526242724772474)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589137457182 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589137457183 2020.05.10 22:04:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 222571262175233426756478742423252624272477)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589137457192 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589137457193 2020.05.10 22:04:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323561376664642764662568623536343734673464)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589137457198 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589137457199 2020.05.10 22:04:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323535376565622764662568623536343734333467)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589137457205 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589137457206 2020.05.10 22:04:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 424512414216405445165319174447441445404714)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589137457211 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589137457212 2020.05.10 22:04:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 424512414210155714165518124546444744144540)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589137457217 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589137457218 2020.05.10 22:04:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 42444c40151540554015041814444345464447454a)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589137457223 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589137457224 2020.05.10 22:04:17)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51575f52060707440705460b015655575456595707)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589137457303 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589137457304 2020.05.10 22:04:17)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9f989f91ccc89889cd99d9c5cf999b999b999a989d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589137457315 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589137457316 2020.05.10 22:04:17)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code afa8a8f8fdf8ffb9abaebdf0faa9aea9aba9aba9aa)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589137457321 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589137457322 2020.05.10 22:04:17)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code afa8abf8faf8ffbaf8a1bef5faa9aba9aaa8ada9ad)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589137457350 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589137457351 2020.05.10 22:04:17)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cec9cc98cd999cd89cccd7959fc8c8c89dc898c9ce)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589137457356 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589137457357 2020.05.10 22:04:17)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cec99d98cd9998d8c6c9da97c9c9ccc8cbc8c9c8c7)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589137457376 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589137457377 2020.05.10 22:04:17)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code edeaedbeb0baecfbededaeb4eaebefebeeebe9e8bb)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2253          1589137457390 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589137457391 2020.05.10 22:04:17)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code fdfbfdadacababebf7aaeba7a5fbfefbfcfaf9fbf4)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(9))(_sens(4)(5))(_mon))))
			(line__53(_arch 2 0 53(_assertion(_sens(3)(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589137634346 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589137634347 2020.05.10 22:07:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36633233666066236062216c663132303330633060)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589137634352 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589137634353 2020.05.10 22:07:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36633233316137203261706c603037313230333063)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589137634358 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589137634359 2020.05.10 22:07:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36633233666060236062216c663132303330633060)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589137634366 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589137634367 2020.05.10 22:07:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46131644151116531012511c164142404340474013)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589137634372 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589137634373 2020.05.10 22:07:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46134145421244504112571d134043401041444310)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589137634378 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589137634379 2020.05.10 22:07:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46134145421411531012511c164142404340104144)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589137634384 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589137634385 2020.05.10 22:07:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55010c56050257425702130f03535452515350525d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589137634390 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589137634391 2020.05.10 22:07:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55010c56060303400301420f0552515350525d5303)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589137634462 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589137634463 2020.05.10 22:07:14)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a4f1f3f2a5f3a3b2f6a2e2fef4a2a0a2a0a2a1a3a6)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589137634469 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589137634470 2020.05.10 22:07:14)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b3e6e3e7b4e4e3a5b7b2a1ece6b5b2b5b7b5b7b5b6)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589137634475 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589137634476 2020.05.10 22:07:14)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b3e6e0e7b3e4e3a6e4bda2e9e6b5b7b5b6b4b1b5b1)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589137634505 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589137634506 2020.05.10 22:07:14)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d2878783868580c480d0cb8983d4d4d481d484d5d2)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589137634512 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589137634513 2020.05.10 22:07:14)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d287d683868584c4dad5c68bd5d5d0d4d7d4d5d4db)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589137634535 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589137634536 2020.05.10 22:07:14)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code f2a7a5a2f9a5f3e4f2f2b1abf5f4f0f4f1f4f6f7a4)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2195          1589137634554 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589137634555 2020.05.10 22:07:14)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 01555507055757170b55175b590702070006050708)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(4)(5)))))
			(line__54(_arch 1 0 54(_assertion(_sens(3)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 2250          1589137887156 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589137887157 2020.05.10 22:11:27)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code c395c096c59595d5c994d5999bc5c0c5c2c4c7c5ca)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__52(_arch 1 0 52(_assignment(_trgt(9))(_sens(4)(5))(_mon))))
			(line__53(_arch 2 0 53(_assertion(_sens(3)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589138148386 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589138148387 2020.05.10 22:15:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25727221767375307371327f752221232023702373)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589138148393 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589138148394 2020.05.10 22:15:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35626230316234233162736f633334323133303360)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589138148406 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589138148407 2020.05.10 22:15:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35626230666363206361226f653231333033603363)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589138148422 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589138148423 2020.05.10 22:15:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54035757050304410200430e045350525152555201)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589138148429 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589138148430 2020.05.10 22:15:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 54030056520056425300450f015251520253565102)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589138148437 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589138148438 2020.05.10 22:15:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 64333065623633713230733e346360626162326366)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589138148445 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589138148446 2020.05.10 22:15:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 64326e64353366736633223e32626563606261636c)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589138148452 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589138148453 2020.05.10 22:15:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 74227e75262222612220632e2473707271737c7222)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589138148553 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589138148554 2020.05.10 22:15:48)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d186d582d586d6c783d7978b81d7d5d7d5d7d4d6d3)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589138148562 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589138148563 2020.05.10 22:15:48)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e1b6e2b2e4b6b1f7e5e0f3beb4e7e0e7e5e7e5e7e4)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589138148568 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589138148569 2020.05.10 22:15:48)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e1b6e1b2e3b6b1f4b6eff0bbb4e7e5e7e4e6e3e7e3)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589138148580 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589138148581 2020.05.10 22:15:48)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f1a6f7a2a6a6a3e7a3f3e8aaa0f7f7f7a2f7a7f6f1)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589138148598 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589138148599 2020.05.10 22:15:48)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 005756055657561608071459070702060506070609)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589138148638 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589138148639 2020.05.10 22:15:48)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 1f481a1840481e091f1f5c4618191d191c191b1a49)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589138182618 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589138182619 2020.05.10 22:16:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0e4b2b3b6b6b0f5b6b4f7bab0e7e4e6e5e6b5e6b6)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589138182624 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589138182625 2020.05.10 22:16:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0e4b2b3e1b7e1f6e4b7a6bab6e6e1e7e4e6e5e6b5)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589138182630 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589138182631 2020.05.10 22:16:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efebbdbcefb9b9fab9bbf8b5bfe8ebe9eae9bae9b9)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589138182636 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589138182637 2020.05.10 22:16:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efebe9bcecb8bffab9bbf8b5bfe8ebe9eae9eee9ba)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589138182642 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589138182643 2020.05.10 22:16:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efebbebdbbbbedf9e8bbfeb4bae9eae9b9e8edeab9)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589138182648 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589138182649 2020.05.10 22:16:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efebbebdbbbdb8fab9bbf8b5bfe8ebe9eae9b9e8ed)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589138182654 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589138182655 2020.05.10 22:16:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fffaf0affca8fde8fda8b9a5a9f9fef8fbf9faf8f7)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589138182660 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589138182661 2020.05.10 22:16:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fffaf0afffa9a9eaa9abe8a5aff8fbf9faf8f7f9a9)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589138182715 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589138182716 2020.05.10 22:16:22)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 3e3a303a6e6939286c3878646e383a383a383b393c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589138182721 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589138182722 2020.05.10 22:16:22)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4d49444f1d1a1d5b494c5f12184b4c4b494b494b48)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589138182727 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589138182728 2020.05.10 22:16:22)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4d49474f1a1a1d581a435c17184b494b484a4f4b4f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589138182739 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589138182740 2020.05.10 22:16:22)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5d59515d5f0a0f4b0f5f44060c5b5b5b0e5b0b5a5d)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589138182745 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589138182746 2020.05.10 22:16:22)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5d59005d5f0a0b4b555a49045a5a5f5b585b5a5b54)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589138182769 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589138182770 2020.05.10 22:16:22)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 7c78727d262b7d6a7c7c3f257b7a7e7a7f7a78792a)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2141          1589138225206 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589138225207 2020.05.10 22:17:05)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 4216114045141454481154181a444144434546444b)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(3)(4)(5)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589138375555 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589138375556 2020.05.10 22:19:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 898ed587d6dfd99cdfdd9ed3d98e8d8f8c8fdc8fdf)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589138375561 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589138375562 2020.05.10 22:19:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 898ed58781de889f8ddecfd3df8f888e8d8f8c8fdc)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589138375569 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589138375570 2020.05.10 22:19:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 999ec596c6cfcf8ccfcd8ec3c99e9d9f9c9fcc9fcf)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589138375576 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589138375577 2020.05.10 22:19:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 999e9196c5cec98ccfcd8ec3c99e9d9f9c9f989fcc)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589138375582 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589138375583 2020.05.10 22:19:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9aef6ffa2fdabbfaefdb8f2fcafacafffaeabacff)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589138375588 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589138375589 2020.05.10 22:19:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9aef6ffa2fbfebcfffdbef3f9aeadafacafffaeab)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589138375594 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589138375595 2020.05.10 22:19:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9afa8fef5feabbeabfeeff3ffafa8aeadafacaea1)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589138375600 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589138375601 2020.05.10 22:19:35)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9afa8fef6ffffbcfffdbef3f9aeadafacaea1afff)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589138375676 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589138375677 2020.05.10 22:19:35)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 06015101055101105400405c560002000200030104)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589138375689 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589138375690 2020.05.10 22:19:35)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 161146111441460012170449431017101210121013)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589138375695 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589138375696 2020.05.10 22:19:35)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 16114511134146034118074c431012101311141014)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589138375732 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589138375733 2020.05.10 22:19:35)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 353260336662672367372c6e643333336633633235)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589138375738 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589138375739 2020.05.10 22:19:35)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 45424144161213534d42511c42424743404342434c)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589138375758 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589138375759 2020.05.10 22:19:35)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 54530357590355425454170d535256525752505102)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2141          1589138375786 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589138375787 2020.05.10 22:19:35)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 64623364653232726e37723e3c626762656360626d)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(3)(4)(5)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589138440732 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589138440733 2020.05.10 22:20:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d1a401a1f4b4d084b490a474d1a191b181b481b4b)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589138440738 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589138440739 2020.05.10 22:20:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2d2a7029787a2c3b297a6b777b2b2c2a292b282b78)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589138440744 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589138440745 2020.05.10 22:20:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2d2a70292f7b7b387b793a777d2a292b282b782b7b)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589138440751 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589138440752 2020.05.10 22:20:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c3b35393a6b6c296a682b666c3b383a393a3d3a69)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589138440761 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589138440762 2020.05.10 22:20:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c3b62386d683e2a3b682d67693a393a6a3b3e396a)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589138440769 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589138440770 2020.05.10 22:20:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c4b124f1d1e1b591a185b161c4b484a494a1a4b4e)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589138440776 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589138440777 2020.05.10 22:20:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4c4a4c4e4a1b4e5b4e1b0a161a4a4d4b484a494b44)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589138440784 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589138440785 2020.05.10 22:20:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5c5a5c5f590a0a490a084b060c5b585a595b545a0a)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589138440876 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589138440877 2020.05.10 22:20:40)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code aaada4fcfefdadbcf8acecf0faacaeacaeacafada8)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589138440882 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589138440883 2020.05.10 22:20:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b9beb0edb4eee9afbdb8abe6ecbfb8bfbdbfbdbfbc)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589138440888 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589138440889 2020.05.10 22:20:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b9beb3edb3eee9aceeb7a8e3ecbfbdbfbcbebbbfbb)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589138440918 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589138440919 2020.05.10 22:20:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d9ded588868e8bcf8bdbc08288dfdfdf8adf8fded9)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589138440924 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589138440925 2020.05.10 22:20:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e8efb5b8b6bfbefee0effcb1efefeaeeedeeefeee1)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589138440947 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589138440948 2020.05.10 22:20:40)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code f8fff6a8f9aff9eef8f8bba1fffefafefbfefcfdae)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2141          1589138440963 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589138440964 2020.05.10 22:20:40)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 080e070e055e5e1e02581e52500e0b0e090f0c0e01)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(3)(4)(5)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589138524662 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589138524663 2020.05.10 22:22:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fffcfcafffa9afeaa9abe8a5aff8fbf9faf9aaf9a9)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589138524668 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589138524669 2020.05.10 22:22:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fffcfcafa8a8fee9fba8b9a5a9f9fef8fbf9faf9aa)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589138524674 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589138524675 2020.05.10 22:22:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e0e5b080d58581b585a19545e090a080b085b0858)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589138524681 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589138524682 2020.05.10 22:22:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e0e0f080e595e1b585a19545e090a080b080f085b)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589138524689 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589138524690 2020.05.10 22:22:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e1e4818494a1c08194a0f454b181b1848191c1b48)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589138524696 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589138524697 2020.05.10 22:22:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e1e4818494c490b484a09444e191a181b1848191c)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589138524704 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589138524705 2020.05.10 22:22:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e2f262a2e792c392c79687478282f292a282b2926)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589138524712 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589138524713 2020.05.10 22:22:04)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e2f262a2d78783b787a39747e292a282b29262878)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589138524794 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589138524795 2020.05.10 22:22:04)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 7c7c7a7c2a2b7b6a2e7a3a262c7a787a787a797b7e)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589138524807 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589138524808 2020.05.10 22:22:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8b8b8a85dddcdb9d8f8a99d4de8d8a8d8f8d8f8d8e)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589138524814 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589138524815 2020.05.10 22:22:04)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9b9b9994cacccb8ecc958ac1ce9d9f9d9e9c999d99)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589138524843 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589138524844 2020.05.10 22:22:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bababeedbdede8ace8b8a3e1ebbcbcbce9bcecbdba)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589138524849 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589138524850 2020.05.10 22:22:04)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code babaefedbdedecacb2bdaee3bdbdb8bcbfbcbdbcb3)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589138524870 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589138524871 2020.05.10 22:22:04)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code cacacc9f929dcbdccaca8993cdccc8ccc9cccecf9c)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2250          1589138711471 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589138711472 2020.05.10 22:25:11)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code bbbfb4efecededadb1e9ade1e3bdb8bdbabcbfbdb2)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__54(_arch 1 0 54(_assignment(_trgt(9))(_sens(4)(5))(_mon))))
			(line__55(_arch 2 0 55(_assertion(_sens(3)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589138822397 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589138822398 2020.05.10 22:27:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 05560203565355105351125f550201030003500353)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589138822403 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589138822404 2020.05.10 22:27:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 05560203015204130152435f530304020103000350)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589138822409 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589138822410 2020.05.10 22:27:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 15461212464343004341024f451211131013401343)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589138822423 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589138822424 2020.05.10 22:27:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24777720757374317270337e742320222122252271)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589138822438 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589138822439 2020.05.10 22:27:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34673030326036223360256f613231326233363162)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589138822445 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589138822446 2020.05.10 22:27:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34673030326663216260236e643330323132623336)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589138822453 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589138822454 2020.05.10 22:27:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44161e46151346534613021e12424543404241434c)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589138822467 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589138822468 2020.05.10 22:27:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44161e46161212511210531e1443404241434c4212)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589138822544 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589138822545 2020.05.10 22:27:02)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 92c1c69c95c59584c094d4c8c29496949694979590)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589138822550 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589138822551 2020.05.10 22:27:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a1f2f2f6a4f6f1b7a5a0b3fef4a7a0a7a5a7a5a7a4)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589138822556 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589138822557 2020.05.10 22:27:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a1f2f1f6a3f6f1b4f6afb0fbf4a7a5a7a4a6a3a7a3)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589138822566 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589138822567 2020.05.10 22:27:02)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b1e2e7e6e6e6e3a7e3b3a8eae0b7b7b7e2b7e7b6b1)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589138822579 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589138822580 2020.05.10 22:27:02)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c192c697969697d7c9c6d598c6c6c3c7c4c7c6c7c8)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589138822616 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589138822617 2020.05.10 22:27:02)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code e0b3b4b3e9b7e1f6e0e0a3b9e7e6e2e6e3e6e4e5b6)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2141          1589138822646 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589138822647 2020.05.10 22:27:02)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code efbdbbbcbcb9b9f9e5bdf9b5b7e9ece9eee8ebe9e6)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(3)(4)(5)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000049 55 2141          1589138858858 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589138858859 2020.05.10 22:27:38)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 7a7a757b2e2c2c6c70296c20227c797c7b7d7e7c73)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(3)(4)(5)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589138965406 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589138965407 2020.05.10 22:29:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code adaaf1faaffbfdb8fbf9baf7fdaaa9aba8abf8abfb)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589138965412 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589138965413 2020.05.10 22:29:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code adaaf1faf8faacbba9faebf7fbabacaaa9aba8abf8)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589138965419 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589138965420 2020.05.10 22:29:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code adaaf1faaffbfbb8fbf9baf7fdaaa9aba8abf8abfb)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589138965425 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589138965426 2020.05.10 22:29:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcbbb4e8baebeca9eae8abe6ecbbb8bab9babdbae9)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589138965431 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589138965432 2020.05.10 22:29:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcbbe3e9ede8beaabbe8ade7e9bab9baeabbbeb9ea)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589138965437 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589138965438 2020.05.10 22:29:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcbbe3e9edeeeba9eae8abe6ecbbb8bab9baeabbbe)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589138965443 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589138965444 2020.05.10 22:29:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cccacd99ca9bcedbce9b8a969acacdcbc8cac9cbc4)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589138965449 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589138965450 2020.05.10 22:29:25)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cccacd99c99a9ad99a98db969ccbc8cac9cbc4ca9a)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589138965498 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589138965499 2020.05.10 22:29:25)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code fbfcf4aaacacfceda9fdbda1abfdfffdfffdfefcf9)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589138965512 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589138965513 2020.05.10 22:29:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0a0d5a0c5f5d5a1c0e0b18555f0c0b0c0e0c0e0c0f)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589138965518 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589138965519 2020.05.10 22:29:25)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1a1d491d484d4a0f4d140b404f1c1e1c1f1d181c18)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589138965546 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589138965547 2020.05.10 22:29:25)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 393e6c3f666e6b2f6b3b2062683f3f3f6a3f6f3e39)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589138965555 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589138965556 2020.05.10 22:29:25)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 393e3d3f666e6f2f313e2d603e3e3b3f3c3f3e3f30)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589138965590 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589138965591 2020.05.10 22:29:25)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 595e0e5a590e584f59591a005e5f5b5f5a5f5d5c0f)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589138977589 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589138977590 2020.05.10 22:29:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 393b653c666f692c6f6d2e63693e3d3f3c3f6c3f6f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589138977595 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589138977596 2020.05.10 22:29:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 393b653c316e382f3d6e7f636f3f383e3d3f3c3f6c)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589138977601 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589138977602 2020.05.10 22:29:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 484a144a161e1e5d1e1c5f12184f4c4e4d4e1d4e1e)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589138977607 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589138977608 2020.05.10 22:29:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 484a404a151f185d1e1c5f12184f4c4e4d4e494e1d)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589138977613 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589138977614 2020.05.10 22:29:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 484a174b421c4a5e4f1c59131d4e4d4e1e4f4a4d1e)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589138977619 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589138977620 2020.05.10 22:29:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 484a174b421a1f5d1e1c5f12184f4c4e4d4e1e4f4a)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589138977625 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589138977626 2020.05.10 22:29:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585b595b050f5a4f5a0f1e020e5e595f5c5e5d5f50)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589138977631 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589138977632 2020.05.10 22:29:37)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 585b595b060e0e4d0e0c4f02085f5c5e5d5f505e0e)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589138977691 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589138977692 2020.05.10 22:29:37)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a6a4a9f0a5f1a1b0f4a0e0fcf6a0a2a0a2a0a3a1a4)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589138977703 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589138977704 2020.05.10 22:29:37)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a6a4aef1a4f1f6b0a2a7b4f9f3a0a7a0a2a0a2a0a3)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589138977710 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589138977711 2020.05.10 22:29:37)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b6b4bde2b3e1e6a3e1b8a7ece3b0b2b0b3b1b4b0b4)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589138977740 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589138977741 2020.05.10 22:29:37)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d5d7d884868287c387d7cc8e84d3d3d386d383d2d5)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589138977749 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589138977750 2020.05.10 22:29:37)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d5d78984868283c3ddd2c18cd2d2d7d3d0d3d2d3dc)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589138977778 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589138977779 2020.05.10 22:29:37)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code f4f6fba4f9a3f5e2f4f4b7adf3f2f6f2f7f2f0f1a2)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2141          1589138977793 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589138977794 2020.05.10 22:29:37)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 04075302055252120e57125e5c020702050300020d)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(3)(4)(5)(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(1701736260 1953068832 1330520168 1381123360 559108687)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589139029047 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589139029048 2020.05.10 22:30:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45421247161315501311521f154241434043104313)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589139029053 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589139029054 2020.05.10 22:30:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45421247411244534112031f134344424143404310)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589139029060 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589139029061 2020.05.10 22:30:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 45421247161313501311521f154241434043104313)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589139029068 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589139029069 2020.05.10 22:30:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55525656050205400301420f055251535053545300)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589139029076 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589139029077 2020.05.10 22:30:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55520157520157435201440e005350530352575003)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589139029083 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589139029084 2020.05.10 22:30:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65623164623732703331723f356261636063336267)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589139029091 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589139029092 2020.05.10 22:30:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65636f65353267726732233f33636462616360626d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589139029098 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589139029099 2020.05.10 22:30:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 74727e75262222612220632e2473707271737c7222)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589139029181 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589139029182 2020.05.10 22:30:29)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c2c5c696c595c5d490c4849892c4c6c4c6c4c7c5c0)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589139029194 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589139029195 2020.05.10 22:30:29)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d2d5d180d48582c4d6d3c08d87d4d3d4d6d4d6d4d7)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589139029207 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589139029208 2020.05.10 22:30:29)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e2e5e2b1e3b5b2f7b5ecf3b8b7e4e6e4e7e5e0e4e0)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589139029235 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589139029236 2020.05.10 22:30:29)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 01060604565653175303185a500707075207570601)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589139029242 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589139029243 2020.05.10 22:30:29)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 010657045656571709061558060603070407060708)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589139029263 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589139029264 2020.05.10 22:30:29)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 101715171947110610105349171612161316141546)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589139040398 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589139040399 2020.05.10 22:30:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9590959ac6c3c580c3c182cfc59291939093c093c3)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589139040404 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589139040405 2020.05.10 22:30:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9590959a91c2948391c2d3cfc393949291939093c0)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589139040410 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589139040411 2020.05.10 22:30:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5a0a5f2f6f3f3b0f3f1b2fff5a2a1a3a0a3f0a3f3)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589139040416 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589139040417 2020.05.10 22:30:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5a0f1f2f5f2f5b0f3f1b2fff5a2a1a3a0a3a4a3f0)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589139040422 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589139040423 2020.05.10 22:30:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a5a0a6f3a2f1a7b3a2f1b4fef0a3a0a3f3a2a7a0f3)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589139040428 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589139040429 2020.05.10 22:30:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4b1b7e1b2e6e3a1e2e0a3eee4b3b0b2b1b2e2b3b6)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589139040434 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589139040435 2020.05.10 22:30:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4b0e9e0e5e3b6a3b6e3f2eee2b2b5b3b0b2b1b3bc)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589139040440 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589139040441 2020.05.10 22:30:40)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4b0e9e0e6e2e2a1e2e0a3eee4b3b0b2b1b3bcb2e2)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589139040497 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589139040498 2020.05.10 22:30:40)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f3f6a0a2f5a4f4e5a1f5b5a9a3f5f7f5f7f5f6f4f1)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589139040503 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589139040504 2020.05.10 22:30:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 02075504045552140603105d570403040604060407)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589139040509 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589139040510 2020.05.10 22:30:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0207560403555217550c1358570406040705000400)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589139040533 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589139040534 2020.05.10 22:30:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 121740164645400440100b49431414144114441512)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589139040541 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589139040542 2020.05.10 22:30:40)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 22272125767574342a25367b25252024272425242b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589139040575 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589139040576 2020.05.10 22:30:40)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 414411434916405741410218464743474247454417)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2250          1589139040590 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589139040591 2020.05.10 22:30:40)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 51550152550707475b04470b095752575056555758)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__54(_arch 1 0 54(_assignment(_trgt(9))(_sens(4)(5))(_mon))))
			(line__55(_arch 2 0 55(_assertion(_sens(3)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2117          1589139114701 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589139114702 2020.05.10 22:31:54)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code cecfc89b9e9898d8c49ad89496c8cdc8cfc9cac8c7)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__54(_arch 1 0 54(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589139143340 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589139143341 2020.05.10 22:32:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code affdfaf8aff9ffbaf9fbb8f5ffa8aba9aaa9faa9f9)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589139143346 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589139143347 2020.05.10 22:32:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code beecebeaeae9bfa8bae9f8e4e8b8bfb9bab8bbb8eb)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589139143354 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589139143355 2020.05.10 22:32:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code beecebeabde8e8abe8eaa9e4eeb9bab8bbb8ebb8e8)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589139143367 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589139143368 2020.05.10 22:32:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ce9ccf9bce999edb989ad9949ec9cac8cbc8cfc89b)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589139143374 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589139143375 2020.05.10 22:32:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dd8f8b8e8b89dfcbda89cc8688dbd8db8bdadfd88b)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589139143382 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589139143383 2020.05.10 22:32:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dd8f8b8e8b8f8ac88b89ca878ddad9dbd8db8bdadf)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589139143389 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589139143390 2020.05.10 22:32:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code edbee5beecbaeffaefbaabb7bbebeceae9ebe8eae5)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589139143397 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589139143398 2020.05.10 22:32:23)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code edbee5beefbbbbf8bbb9fab7bdeae9ebe8eae5ebbb)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589139143486 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589139143487 2020.05.10 22:32:23)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4b194c481c1c4c5d194d0d111b4d4f4d4f4d4e4c49)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589139143501 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589139143502 2020.05.10 22:32:23)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5a085a590f0d0a4c5e5b48050f5c5b5c5e5c5e5c5f)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589139143507 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589139143508 2020.05.10 22:32:23)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5a085959080d0a4f0d544b000f5c5e5c5f5d585c58)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589139143529 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589139143530 2020.05.10 22:32:23)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 6a386f696d3d387c386873313b6c6c6c396c3c6d6a)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589139143535 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589139143536 2020.05.10 22:32:23)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 7a282e787d2d2c6c727d6e237d7d787c7f7c7d7c73)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589139143565 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589139143566 2020.05.10 22:32:23)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 99cb9e9699ce988f9999dac09e9f9b9f9a9f9d9ccf)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2075          1589139143603 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589139143604 2020.05.10 22:32:23)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code b8ebbfecb5eeeeaeb2efaee2e0bebbbeb9bfbcbeb1)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 20(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_file(_int outFile -2 0 23(_prcs 0)))
		(_var(_int file_status -3 0 24(_prcs 0)))
		(_var(_int l -4 0 25(_prcs 0)))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__53(_arch 1 0 53(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589139231171 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589139231172 2020.05.10 22:33:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c3c79196969593d69597d49993c4c7c5c6c596c595)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589139231177 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589139231178 2020.05.10 22:33:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d2d68080d185d3c4d685948884d4d3d5d6d4d7d487)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589139231186 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589139231187 2020.05.10 22:33:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d2d68080868484c78486c58882d5d6d4d7d487d484)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589139231192 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589139231193 2020.05.10 22:33:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2e6e4b1b5b5b2f7b4b6f5b8b2e5e6e4e7e4e3e4b7)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589139231198 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589139231199 2020.05.10 22:33:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2e6b3b0e2b6e0f4e5b6f3b9b7e4e7e4b4e5e0e7b4)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589139231204 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589139231205 2020.05.10 22:33:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2e6b3b0e2b0b5f7b4b6f5b8b2e5e6e4e7e4b4e5e0)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589139231210 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589139231211 2020.05.10 22:33:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2e7edb1b5b5e0f5e0b5a4b8b4e4e3e5e6e4e7e5ea)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589139231216 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589139231217 2020.05.10 22:33:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f2f7fda2a6a4a4e7a4a6e5a8a2f5f6f4f7f5faf4a4)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589139231279 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589139231280 2020.05.10 22:33:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 30343e34356737266236766a603634363436353732)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589139231285 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589139231286 2020.05.10 22:33:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 40444942441710564441521f154641464446444645)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589139231291 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589139231292 2020.05.10 22:33:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 40444a4243171055174e511a154644464547424642)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589139231321 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589139231322 2020.05.10 22:33:51)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5f5b535f5f080d490d5d46040e5959590c5909585f)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589139231329 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589139231330 2020.05.10 22:33:51)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5f5b025f5f08094957584b0658585d595a59585956)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589139231366 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589139231367 2020.05.10 22:33:51)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 8e8a8080d2d98f988e8ecdd789888c888d888a8bd8)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2117          1589139231381 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589139231382 2020.05.10 22:33:51)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 9d989392cccbcb8b97c88bc7c59b9e9b9c9a999b94)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__54(_arch 1 0 54(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589139301302 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589139301303 2020.05.10 22:35:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfbae3ebbfe9efaae9eba8e5efb8bbb9bab9eab9e9)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589139301308 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589139301309 2020.05.10 22:35:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfbae3ebe8e8bea9bbe8f9e5e9b9beb8bbb9bab9ea)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589139301317 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589139301318 2020.05.10 22:35:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cfca939acf9999da999bd8959fc8cbc9cac99ac999)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589139301330 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589139301331 2020.05.10 22:35:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dfdad78ddc888fca898bc8858fd8dbd9dad9ded98a)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589139301337 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589139301338 2020.05.10 22:35:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dfda808c8b8bddc9d88bce848ad9dad989d8ddda89)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589139301344 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589139301345 2020.05.10 22:35:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eeebb1bcb9bcb9fbb8baf9b4bee9eae8ebe8b8e9ec)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589139301352 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589139301353 2020.05.10 22:35:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eeeaefbdeeb9ecf9ecb9a8b4b8e8efe9eae8ebe9e6)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589139301359 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589139301360 2020.05.10 22:35:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fefaffaefda8a8eba8aae9a4aef9faf8fbf9f6f8a8)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589139301437 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589139301438 2020.05.10 22:35:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4c491b4f1a1b4b5a1e4a0a161c4a484a484a494b4e)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589139301443 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589139301444 2020.05.10 22:35:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4c491c4e1b1b1c5a484d5e13194a4d4a484a484a49)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589139301449 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589139301450 2020.05.10 22:35:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4c491f4e1c1b1c591b425d16194a484a494b4e4a4e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589139301462 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589139301463 2020.05.10 22:35:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5c59095c590b0e4a0e5e45070d5a5a5a0f5a0a5b5c)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589139301468 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589139301469 2020.05.10 22:35:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5c59585c590b0a4a545b48055b5b5e5a595a5b5a55)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589139301487 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589139301488 2020.05.10 22:35:01)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 7b7e2c7a202c7a6d7b7b38227c7d797d787d7f7e2d)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2117          1589139301504 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589139301505 2020.05.10 22:35:01)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 8a8edd84dedcdc9c80df9cd0d28c898c8b8d8e8c83)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 1 0 16(_arch(_uni))))
		(_sig(_int test_in2 1 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_sig(_int test -2 0 18(_arch(_uni))))
		(_file(_int outFile -3 0 24(_prcs 0)))
		(_var(_int file_status -4 0 25(_prcs 0)))
		(_var(_int l -5 0 26(_prcs 0)))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__54(_arch 1 0 54(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589143336701 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589143336702 2020.05.10 23:42:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code feabf8aefda8aeeba8aae9a4aef9faf8fbf8abf8a8)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589143336710 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589143336711 2020.05.10 23:42:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e5b0f085a590f180a59485458080f090a080b085b)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589143336721 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589143336722 2020.05.10 23:42:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d481c1a1f4b4b084b490a474d1a191b181b481b4b)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589143336729 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589143336730 2020.05.10 23:42:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d48481a1c4a4d084b490a474d1a191b181b1c1b48)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589143336739 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589143336740 2020.05.10 23:42:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d481f1b4b491f0b1a490c46481b181b4b1a1f184b)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589143336745 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589143336746 2020.05.10 23:42:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d481f1b4b4f4a084b490a474d1a191b181b4b1a1f)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589143336751 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589143336752 2020.05.10 23:42:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2d7971292c7a2f3a2f7a6b777b2b2c2a292b282a25)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589143336759 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589143336760 2020.05.10 23:42:16)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c686039396a6a296a682b666c3b383a393b343a6a)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589143336819 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589143336820 2020.05.10 23:42:16)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6b3e396a3c3c6c7d396d2d313b6d6f6d6f6d6e6c69)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589143336825 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589143336826 2020.05.10 23:42:16)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6b3e3e6b3d3c3b7d6f6a79343e6d6a6d6f6d6f6d6e)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589143336831 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589143336832 2020.05.10 23:42:16)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7b2e2d7a2a2c2b6e2c756a212e7d7f7d7e7c797d79)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589143336844 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589143336845 2020.05.10 23:42:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8bdedb868fdcd99dd98992d0da8d8d8dd88ddd8c8b)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589143336852 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589143336853 2020.05.10 23:42:16)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8bde8a868fdcdd9d838c9fd28c8c898d8e8d8c8d82)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589143336885 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589143336886 2020.05.10 23:42:16)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code aafff8fdf2fdabbcaaaae9f3adaca8aca9acaeaffc)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2415          1589143336905 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589143336906 2020.05.10 23:42:16)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code c99d9b9cc59f9fdfc49ddf9391cfcacfc8cecdcfc0)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_sig(_int expectedResultNotBCD 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 25(_prcs 0)))
		(_var(_int file_status -3 0 26(_prcs 0)))
		(_var(_int l -4 0 27(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(3)(4)(7)(8)(9))(_sens(1))(_mon)(_read(4)))))
			(line__69(_arch 1 0 69(_assertion(_sens(3(4))(3(d_3_0))(5)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(50463235)
		(50463490 2)
		(33686019 2)
		(50463490 3)
		(33686019 3)
		(33751810 2)
		(50463235 2)
		(33751810 3)
		(50463235 3)
		(50529026 2)
		(33751555 2)
		(50529026 3)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 2415          1589143687616 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589143687617 2020.05.10 23:48:07)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code c8cdc99dc59e9edec598de9290cecbcec9cfcccec1)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_sig(_int expectedResultNotBCD 0 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 25(_prcs 0)))
		(_var(_int file_status -3 0 26(_prcs 0)))
		(_var(_int l -4 0 27(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(3)(4)(7)(8)(9))(_sens(1))(_mon)(_read(4)))))
			(line__73(_arch 1 0 73(_assertion(_sens(3(4))(3(d_3_0))(5)(6))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(50463235)
		(50463490 2)
		(33686019 2)
		(50463490 3)
		(33686019 3)
		(33751810 2)
		(50463235 2)
		(33751810 3)
		(50463235 3)
		(50529026 2)
		(33751555 2)
		(50529026 3)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(33686275 2)
		(33686275 3)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589144147042 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589144147043 2020.05.10 23:55:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56525255060006430002410c065152505350035000)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589144147048 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589144147049 2020.05.10 23:55:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66626266613167706231203c306067616260636033)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589144147055 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589144147056 2020.05.10 23:55:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 66626266363030733032713c366162606360336030)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589144147061 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589144147062 2020.05.10 23:55:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75712574252225602321622f257271737073747320)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589144147067 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589144147068 2020.05.10 23:55:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75717275722177637221642e207370732372777023)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589144147073 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589144147074 2020.05.10 23:55:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75717275722722602321622f257271737073237277)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589144147079 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589144147080 2020.05.10 23:55:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75702c74252277627722332f23737472717370727d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589144147085 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589144147086 2020.05.10 23:55:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8580dc8bd6d3d390d3d192dfd582818380828d83d3)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589144147117 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589144147118 2020.05.10 23:55:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a4a0f3f2a5f3a3b2f6a2e2fef4a2a0a2a0a2a1a3a6)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589144147124 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589144147125 2020.05.10 23:55:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b4b0e4e0b4e3e4a2b0b5a6ebe1b2b5b2b0b2b0b2b1)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589144147130 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589144147131 2020.05.10 23:55:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b4b0e7e0b3e3e4a1e3baa5eee1b2b0b2b1b3b6b2b6)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589144147143 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589144147144 2020.05.10 23:55:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c3c79695969491d591c1da9892c5c5c590c595c4c3)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589144147149 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589144147150 2020.05.10 23:55:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c3c7c795969495d5cbc4d79ac4c4c1c5c6c5c4c5ca)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589144147170 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589144147171 2020.05.10 23:55:47)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code e3e7b4b0e9b4e2f5e3e3a0bae4e5e1e5e0e5e7e6b5)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589144758390 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589144758391 2020.05.11 00:05:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75747574262325602321622f257271737073207323)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589144758396 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589144758397 2020.05.11 00:05:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75747574712274637122332f237374727173707320)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589144758402 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589144758403 2020.05.11 00:05:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8584858bd6d3d390d3d192dfd58281838083d083d3)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589144758408 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589144758409 2020.05.11 00:05:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8584d18bd5d2d590d3d192dfd582818380838483d0)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589144758414 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589144758415 2020.05.11 00:05:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8584868a82d1879382d194ded0838083d3828780d3)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589144758420 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589144758421 2020.05.11 00:05:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9594969b92c7c280c3c182cfc59291939093c39297)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589144758426 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589144758427 2020.05.11 00:05:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9595c89ac5c2978297c2d3cfc3939492919390929d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589144758432 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589144758433 2020.05.11 00:05:58)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9595c89ac6c3c380c3c182cfc592919390929d93c3)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589144758465 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589144758466 2020.05.11 00:05:58)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c4c59790c593c3d296c2829e94c2c0c2c0c2c1c3c6)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589144758471 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589144758472 2020.05.11 00:05:58)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c4c59091c49394d2c0c5d69b91c2c5c2c0c2c0c2c1)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589144758477 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589144758478 2020.05.11 00:05:58)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d3d28481d38483c684ddc28986d5d7d5d6d4d1d5d1)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589144758489 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589144758490 2020.05.11 00:05:58)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d3d28282868481c581d1ca8882d5d5d580d585d4d3)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589144758499 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589144758500 2020.05.11 00:05:58)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e3e2e3b3b6b4b5f5ebe4f7bae4e4e1e5e6e5e4e5ea)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589144758518 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589144758519 2020.05.11 00:05:58)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code f2f3a1a2f9a5f3e4f2f2b1abf5f4f0f4f1f4f6f7a4)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2420          1589144846441 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589144846442 2020.05.11 00:07:26)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 64376464653232726930723e3c626762656360626d)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 23(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int sum_temp 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \CONV_STD_LOGIC_VECTOR{9,5}\ 2 0 0(_int gms(_code 2))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3(d_3_0))(3(4))(6)(7)(8)(9))(_sens(1))(_mon)(_read(9)))))
			(line__69(_arch 1 0 69(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(33686018)
		(50528770 2)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(33686274 3)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2420          1589144953336 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589144953337 2020.05.11 00:09:13)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code fffffeafaca9a9e9f2aae9a5a7f9fcf9fef8fbf9f6)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 23(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int sum_temp 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \CONV_STD_LOGIC_VECTOR{9,5}\ 2 0 0(_int gms(_code 2))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3(d_3_0))(3(4))(6)(7)(8)(9))(_sens(1))(_mon)(_read(9)))))
			(line__70(_arch 1 0 70(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(33686018)
		(50528770 2)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(33686274 3)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2420          1589145002933 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589145002934 2020.05.11 00:10:02)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code b8bcb7ecb5eeeeaeb5eaaee2e0bebbbeb9bfbcbeb1)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 23(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int sum_temp 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR~13 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_cnst(_int \CONV_STD_LOGIC_VECTOR{9,5}\ 2 0 0(_int gms(_code 2))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3(d_3_0))(3(4))(6)(7)(8)(9))(_sens(1))(_mon)(_read(9)))))
			(line__71(_arch 1 0 71(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(33686018)
		(50528770 2)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
		(33686274 3)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2075          1589145186922 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589145186923 2020.05.11 00:13:06)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 787f7679752e2e6e757c6e22207e7b7e797f7c7e71)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 23(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__60(_arch 1 0 60(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589222481108 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589222481109 2020.05.11 21:41:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e4e5b3b7b6b2b4f1b2b0f3beb4e3e0e2e1e2b1e2b2)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589222481139 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589222481140 2020.05.11 21:41:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f3f2a4a3f1a4f2e5f7a4b5a9a5f5f2f4f7f5f6f5a6)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589222481167 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589222481168 2020.05.11 21:41:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 131245144645450645470449431417151615461545)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589222481196 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589222481197 2020.05.11 21:41:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323330376565622764662568623536343734333467)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589222481222 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589222481223 2020.05.11 21:41:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51500453520553475605400a045754570756535407)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589222481247 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589222481248 2020.05.11 21:41:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 61603460623336743735763b316665676467376663)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589222481264 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589222481265 2020.05.11 21:41:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 70707b71252772677227362a267671777476757778)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589222481279 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589222481280 2020.05.11 21:41:21)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 80808b8ed6d6d695d6d497dad087848685878886d6)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589222481436 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589222481437 2020.05.11 21:41:21)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1c1d1e1a4a4b1b0a4e1a5a464c1a181a181a191b1e)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589222481452 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589222481453 2020.05.11 21:41:21)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2c2d29287b7b7c3a282d3e73792a2d2a282a282a29)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589222481470 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589222481471 2020.05.11 21:41:21)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3c3d3a396c6b6c296b322d66693a383a393b3e3a3e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589222481516 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589222481517 2020.05.11 21:41:21)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 6a6b6a696d3d387c386873313b6c6c6c396c3c6d6a)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589222481544 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589222481545 2020.05.11 21:41:21)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 8a8bdb878ddddc9c828d9ed38d8d888c8f8c8d8c83)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589222481619 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589222481620 2020.05.11 21:41:21)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code d8d9da8ad98fd9ced8d89b81dfdedadedbdedcdd8e)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2134          1589222481678 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589222481679 2020.05.11 21:41:21)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 16161511154040001b16004c4e101510171112101f)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 23(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int sum_temp -2 0 19(_arch(_uni))))
		(_file(_int outFile -3 0 26(_prcs 0)))
		(_var(_int file_status -4 0 27(_prcs 0)))
		(_var(_int l -5 0 28(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon)(_read(9)))))
			(line__64(_arch 1 0 64(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 2163          1589222732723 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589222732724 2020.05.11 21:45:32)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code bdbeb2e9ecebebabb0b3abe7e5bbbebbbcbab9bbb4)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 23(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int sum_temp -2 0 19(_arch(_uni))))
		(_file(_int outFile -3 0 26(_prcs 0)))
		(_var(_int file_status -4 0 27(_prcs 0)))
		(_var(_int l -5 0 28(_prcs 0)))
		(_var(_int sum_temp -2 0 30(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__66(_arch 1 0 66(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(1 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 2161          1589222996201 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589222996202 2020.05.11 21:49:56)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code faf9a9aaaeacacecf7fbeca0a2fcf9fcfbfdfefcf3)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int shit 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_var(_int sum_temp -5 0 29(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8)(9))(_sens(1))(_mon))))
			(line__65(_arch 1 0 65(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 2058          1589223213554 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589223213555 2020.05.11 21:53:33)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code f9f7a9a9f5afafeff4f8efa3a1fffafff8fefdfff0)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_var(_int sum_temp -5 0 29(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__65(_arch 1 0 65(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589223227317 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589223227318 2020.05.11 21:53:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bfedefebbfe9efaae9eba8e5efb8bbb9bab9eab9e9)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589223227328 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589223227329 2020.05.11 21:53:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cf9d9f9a9898ced9cb98899599c9cec8cbc9cac99a)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589223227341 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589223227342 2020.05.11 21:53:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cf9d9f9acf9999da999bd8959fc8cbc9cac99ac999)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589223227350 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589223227351 2020.05.11 21:53:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code de8cda8cde898ecb888ac9848ed9dad8dbd8dfd88b)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589223227365 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589223227366 2020.05.11 21:53:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eebcbdbcb9baecf8e9baffb5bbe8ebe8b8e9ecebb8)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589223227387 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589223227388 2020.05.11 21:53:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fdafaeacabafaae8aba9eaa7adfaf9fbf8fbabfaff)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589223227408 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589223227409 2020.05.11 21:53:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d4e131a1c4a1f0a1f4a5b474b1b1c1a191b181a15)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589223227422 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589223227423 2020.05.11 21:53:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2c7f2228297a7a397a783b767c2b282a292b242a7a)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589223227522 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589223227523 2020.05.11 21:53:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8ad88a85dedd8d9cd88cccd0da8c8e8c8e8c8f8d88)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589223227534 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589223227535 2020.05.11 21:53:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9ac89d95cfcdca8c9e9b88c5cf9c9b9c9e9c9e9c9f)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589223227552 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589223227553 2020.05.11 21:53:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a9fbadfea3fef9bcfea7b8f3fcafadafacaeabafab)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589223227589 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589223227590 2020.05.11 21:53:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c99bcb9f969e9bdf9bcbd09298cfcfcf9acf9fcec9)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589223227617 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589223227618 2020.05.11 21:53:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e8babbb8b6bfbefee0effcb1efefeaeeedeeefeee1)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589223227685 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589223227686 2020.05.11 21:53:47)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 26742722297127302626657f212024202520222370)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2117          1589223227739 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589223227740 2020.05.11 21:53:47)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 65366465653333736864733f3d636663646261636c)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_var(_int sum_temp -5 0 29(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__65(_arch 1 0 65(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589284031832 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589284031833 2020.05.12 14:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 530405500605034605074409035457555655065505)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589284031860 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589284031861 2020.05.12 14:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 722524737125736476253428247473757674777427)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589284031885 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589284031886 2020.05.12 14:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 82d5d48cd6d4d497d4d695d8d28586848784d784d4)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589284031910 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589284031911 2020.05.12 14:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b1e6b3e5e5e6e1a4e7e5a6ebe1b6b5b7b4b7b0b7e4)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589284031935 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589284031936 2020.05.12 14:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c0979594c294c2d6c794d19b95c6c5c696c7c2c596)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589284031958 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589284031959 2020.05.12 14:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0b7b5b2e2b2b7f5b6b4f7bab0e7e4e6e5e6b6e7e2)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589284031985 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589284031986 2020.05.12 14:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efb9e4bcecb8edf8edb8a9b5b9e9eee8ebe9eae8e7)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589284032012 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589284032013 2020.05.12 14:47:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e5802080d58581b585a19545e090a080b09060858)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589284032166 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589284032167 2020.05.12 14:47:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code abfca9fdfcfcacbdf9adedf1fbadafadafadaeaca9)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589284032182 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589284032183 2020.05.12 14:47:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code abfcaefcfdfcfbbdafaab9f4feadaaadafadafadae)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589284032196 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589284032197 2020.05.12 14:47:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code baedbceee8edeaafedb4abe0efbcbebcbfbdb8bcb8)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589284032256 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589284032257 2020.05.12 14:47:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 085f090d565f5a1e5a0a1153590e0e0e5b0e5e0f08)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589284032284 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589284032285 2020.05.12 14:47:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 184f481c464f4e0e101f0c411f1f1a1e1d1e1f1e11)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589284032367 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589284032368 2020.05.12 14:47:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 76217577792177607676352f717074707570727320)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2117          1589284032419 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589284032420 2020.05.12 14:47:12)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code a5f3a6f2a5f3f3b3a8a4b3fffda3a6a3a4a2a1a3ac)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_var(_int sum_temp -5 0 29(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__65(_arch 1 0 65(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 1748          1589284032518 verAdder
(_unit VHDL(verification 0 8(veradder 1 12))
	(_version ve4)
	(_time 1589284032519 2020.05.12 14:47:12)
	(_source(\../src/Verification.vhd\(\../src/now.vhd\)))
	(_parameters tan)
	(_code 1244121515444404181304484a141114131516141b)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 1 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 0 1 14(_arch(_uni))))
		(_sig(_int adderCarry -1 1 15(_arch(_uni))))
		(_sig(_int test_in1 0 1 16(_arch(_uni))))
		(_sig(_int test_in2 0 1 16(_arch(_uni))))
		(_sig(_int test_in3 -1 1 17(_arch(_uni))))
		(_file(_int outFile -2 1 25(_prcs 0)))
		(_var(_int file_status -3 1 26(_prcs 0)))
		(_var(_int l -4 1 27(_prcs 0)))
		(_prcs
			(line__24(_arch 0 1 24(_prcs(_trgt(5)(6)(7))(_sens(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589284066331 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589284066332 2020.05.12 14:47:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 27232323767177327173307d772023212221722171)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589284066337 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589284066338 2020.05.12 14:47:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 27232323217026312370617d712126202321222172)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589284066343 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589284066344 2020.05.12 14:47:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 27232323767171327173307d772023212221722171)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589284066349 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589284066350 2020.05.12 14:47:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36326633656166236062216c663132303330373063)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589284066355 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589284066356 2020.05.12 14:47:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36323132326234203162276d633033306031343360)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589284066361 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589284066362 2020.05.12 14:47:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36323132326461236062216c663132303330603134)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589284066367 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589284066368 2020.05.12 14:47:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36336f33656134213461706c60303731323033313e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589284066373 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589284066374 2020.05.12 14:47:46)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46431f44161010531012511c1641424043414e4010)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589284066430 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589284066431 2020.05.12 14:47:46)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8480d38b85d38392d682c2ded48280828082818386)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589284066436 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589284066437 2020.05.12 14:47:46)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8480d48a84d3d492808596dbd18285828082808281)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589284066442 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589284066443 2020.05.12 14:47:46)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8480d78a83d3d491d38a95ded18280828183868286)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589284066460 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589284066461 2020.05.12 14:47:46)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code a4a0f1f0f6f3f6b2f6a6bdfff5a2a2a2f7a2f2a3a4)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589284066468 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589284066469 2020.05.12 14:47:46)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b3b7b7e4e6e4e5a5bbb4a7eab4b4b1b5b6b5b4b5ba)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589284066507 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589284066508 2020.05.12 14:47:46)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code d2d68580d985d3c4d2d2918bd5d4d0d4d1d4d6d784)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2117          1589284066529 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589284066530 2020.05.12 14:47:46)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code e2e7b5b1e5b4b4f4efe3f4b8bae4e1e4e3e5e6e4eb)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_var(_int sum_temp -5 0 29(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__65(_arch 1 0 65(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 1710          1589284066558 verAdder
(_unit VHDL(v 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589284066559 2020.05.12 14:47:46)
	(_source(\../src/now.vhd\))
	(_parameters tan)
	(_code 01045506065753160401175a560607060706070607)
	(_ent
		(_time 1589284066549)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 0 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 0 0 16(_arch(_uni))))
		(_sig(_int test_in2 0 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_file(_int outFile -2 0 25(_prcs 0)))
		(_var(_int file_status -3 0 26(_prcs 0)))
		(_var(_int l -4 0 27(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5)(6)(7))(_sens(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589284692178 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589284692179 2020.05.12 14:58:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code da8e8988dd8c8acf8c8ecd808adddedcdfdc8fdc8c)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589284692189 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589284692190 2020.05.12 14:58:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eabeb9b9babdebfceebdacb0bcecebedeeecefecbf)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589284692196 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589284692197 2020.05.12 14:58:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eabeb9b9edbcbcffbcbefdb0baedeeecefecbfecbc)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589284692215 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589284692216 2020.05.12 14:58:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code faaefdaafeadaaefacaeeda0aafdfefcfffcfbfcaf)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589284692237 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589284692238 2020.05.12 14:58:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 194d481f124d1b0f1e4d08424c1f1c1f4f1e1b1c4f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589284692245 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589284692246 2020.05.12 14:58:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 194d481f124b4e0c4f4d0e43491e1d1f1c1f4f1e1b)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589284692253 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589284692254 2020.05.12 14:58:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 287d272c757f2a3f2a7f6e727e2e292f2c2e2d2f20)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589284692267 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589284692268 2020.05.12 14:58:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 386d373d666e6e2d6e6c2f62683f3c3e3d3f303e6e)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589284692359 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589284692360 2020.05.12 14:58:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 96c2979895c19180c490d0ccc69092909290939194)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589284692365 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589284692366 2020.05.12 14:58:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 96c2909994c1c680929784c9c39097909290929093)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589284692371 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589284692372 2020.05.12 14:58:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 96c2939993c1c683c19887ccc39092909391949094)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589284692392 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589284692393 2020.05.12 14:58:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b5e1b6e2e6e2e7a3e7b7aceee4b3b3b3e6b3e3b2b5)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589284692405 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589284692406 2020.05.12 14:58:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b5e1e7e2e6e2e3a3bdb2a1ecb2b2b7b3b0b3b2b3bc)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000049 55 2117          1589284692479 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589284692480 2020.05.12 14:58:12)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code f4a1f5a4f5a2a2e2f9f5e2aeacf2f7f2f5f3f0f2fd)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_var(_int sum_temp -5 0 29(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__65(_arch 1 0 65(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 1710          1589284692533 verAdder
(_unit VHDL(v 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589284692534 2020.05.12 14:58:12)
	(_source(\../src/now.vhd\))
	(_parameters tan)
	(_code 32673c363664602537322469653534353435343534)
	(_ent
		(_time 1589284066548)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 0 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 0 0 16(_arch(_uni))))
		(_sig(_int test_in2 0 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_file(_int outFile -2 0 25(_prcs 0)))
		(_var(_int file_status -3 0 26(_prcs 0)))
		(_var(_int l -4 0 27(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5)(6)(7))(_sens(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589284781457 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589284781458 2020.05.12 14:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c9bca9399cacc89cac88bc6cc9b989a999ac99aca)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589284781463 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589284781464 2020.05.12 14:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c9bca93cecb9d8a98cbdac6ca9a9d9b989a999ac9)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589284781469 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589284781470 2020.05.12 14:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9c9bca9399caca89cac88bc6cc9b989a999ac99aca)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589284781475 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589284781476 2020.05.12 14:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code abaca9fcacfcfbbefdffbcf1fbacafadaeadaaadfe)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589284781481 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589284781482 2020.05.12 14:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code abacfefdfbffa9bdacffbaf0feadaeadfdaca9aefd)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589284781489 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589284781490 2020.05.12 14:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bbbceeeeebe9ecaeedeface1ebbcbfbdbebdedbcb9)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589284781504 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589284781505 2020.05.12 14:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code caccc19fce9dc8ddc89d8c909ccccbcdcecccfcdc2)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589284781512 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589284781513 2020.05.12 14:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code caccc19fcd9c9cdf9c9edd909acdcecccfcdc2cc9c)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589284781609 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589284781610 2020.05.12 14:59:41)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 282f2a2d257f2f3e7a2e6e72782e2c2e2c2e2d2f2a)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589284781615 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589284781616 2020.05.12 14:59:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 383f3d3d346f682e3c392a676d3e393e3c3e3c3e3d)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589284781621 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589284781622 2020.05.12 14:59:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 383f3e3d336f682d6f3629626d3e3c3e3d3f3a3e3a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589284781640 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589284781641 2020.05.12 14:59:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 474047461610155115455e1c164141411441114047)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589284781646 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589284781647 2020.05.12 14:59:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 57500657060001415f50430e50505551525150515e)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589284781666 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589284781667 2020.05.12 14:59:41)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 67606567693066716766243e606165616461636231)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2117          1589284781693 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589284781694 2020.05.12 14:59:41)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 8680848885d0d0908b8790dcde808580878182808f)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_var(_int sum_temp -5 0 29(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__65(_arch 1 0 65(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 1710          1589284781731 verAdder
(_unit VHDL(v 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589284781732 2020.05.12 14:59:41)
	(_source(\../src/now.vhd\))
	(_parameters tan)
	(_code a5a3a7f3a6f3f7b2a0a5b3fef2a2a3a2a3a2a3a2a3)
	(_ent
		(_time 1589284066548)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 0 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 0 0 16(_arch(_uni))))
		(_sig(_int test_in2 0 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_file(_int outFile -2 0 25(_prcs 0)))
		(_var(_int file_status -3 0 26(_prcs 0)))
		(_var(_int l -4 0 27(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5)(6)(7))(_sens(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
	)
	(_model . verAdder 1 -1)
)
I 000050 55 553           1589285211824 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589285211825 2020.05.12 15:06:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b3e4e2e7e6e5e3a6e5e7a4e9e3b4b7b5b6b5e6b5e5)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589285211833 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589285211834 2020.05.12 15:06:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c3949296c194c2d5c794859995c5c2c4c7c5c6c596)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589285211839 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589285211840 2020.05.12 15:06:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c3949296969595d69597d49993c4c7c5c6c596c595)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589285211856 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589285211857 2020.05.12 15:06:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d285d780858582c78486c58882d5d6d4d7d4d3d487)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589285211877 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589285211878 2020.05.12 15:06:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e2b5b0b0e2b6e0f4e5b6f3b9b7e4e7e4b4e5e0e7b4)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589285211893 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589285211894 2020.05.12 15:06:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 01565206025356145755165b510605070407570603)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589285211901 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589285211902 2020.05.12 15:06:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 01570c07555603160356475b570700060507040609)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589285211908 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589285211909 2020.05.12 15:06:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 11471c16464747044745064b411615171416191747)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589285211999 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589285212000 2020.05.12 15:06:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6e396d6f3e3969783c6828343e686a686a686b696c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589285212005 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589285212006 2020.05.12 15:06:52)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6e396a6e3f393e786a6f7c313b686f686a686a686b)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 739           1589285212070 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589285212071 2020.05.12 15:06:52)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code adfaacf9affaffbbffafb4f6fcabababfeabfbaaad)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589285212096 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589285212097 2020.05.12 15:06:52)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bdeaedeabfeaebabb5baa9e4bababfbbb8bbbabbb4)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589285212151 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589285212152 2020.05.12 15:06:52)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code fbacf8aba0acfaedfbfab8a2fcfdf9fdf8fdfffead)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2117          1589285212198 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589285212199 2020.05.12 15:06:52)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 2a7c2a2e7e7c7c3c272b3c70722c292c2b2d2e2c23)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_var(_int sum_temp -5 0 29(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__65(_arch 1 0 65(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 1710          1589285212258 verAdder
(_unit VHDL(v 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589285212259 2020.05.12 15:06:52)
	(_source(\../src/now.vhd\))
	(_parameters tan)
	(_code 683e6869663e3a7f6d687e333f6f6e6f6e6f6e6f6e)
	(_ent
		(_time 1589284066548)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 14(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 0 0 14(_arch(_uni))))
		(_sig(_int adderCarry -1 0 15(_arch(_uni))))
		(_sig(_int test_in1 0 0 16(_arch(_uni))))
		(_sig(_int test_in2 0 0 16(_arch(_uni))))
		(_sig(_int test_in3 -1 0 17(_arch(_uni))))
		(_file(_int outFile -2 0 25(_prcs 0)))
		(_var(_int file_status -3 0 26(_prcs 0)))
		(_var(_int l -4 0 27(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5)(6)(7))(_sens(1))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
	)
	(_model . verAdder 1 -1)
)
I 000063 55 1414          1589285239396 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589285239397 2020.05.12 15:07:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6d6a6b6c3c3a6a7b3f6b2b373d6b696b696b686a6f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589285239417 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589285239418 2020.05.12 15:07:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7d7a7c7c2d2a2d6b797c6f22287b7c7b797b797b78)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1414          1589285270654 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589285270655 2020.05.12 15:07:50)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 7f71287f2c2878692d7939252f797b797b797a787d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589285270660 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589285270661 2020.05.12 15:07:50)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8f81df81ddd8df998b8e9dd0da898e898b898b898a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589285270666 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589285270667 2020.05.12 15:07:50)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8f81dc81dad8df9adb899ed5da898b898a888d898d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000063 55 1414          1589285355044 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589285355045 2020.05.12 15:09:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 26742423257121307420607c762022202220232124)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589285355050 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589285355051 2020.05.12 15:09:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 35673030346265233134276a603334333133313330)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589285355056 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589285355057 2020.05.12 15:09:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3567333033626520623a246f603331333032373337)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000050 55 553           1589285571757 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589285571758 2020.05.12 15:12:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b4b0e3e0e6e2e4a1e2e0a3eee4b3b0b2b1b2e1b2e2)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589285571773 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589285571774 2020.05.12 15:12:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c4c09391c193c5d2c093829e92c2c5c3c0c2c1c291)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589285571781 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589285571782 2020.05.12 15:12:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d4d08386868282c18280c38e84d3d0d2d1d281d282)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589285571808 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589285571809 2020.05.12 15:12:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e3e7e0b0b5b4b3f6b5b7f4b9b3e4e7e5e6e5e2e5b6)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589285571830 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589285571831 2020.05.12 15:12:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030756040257011504571258560506055504010655)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589285571838 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589285571839 2020.05.12 15:12:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 030756040251541655571459530407050605550401)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589285571846 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589285571847 2020.05.12 15:12:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 12171915454510051045544844141315161417151a)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589285571854 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589285571855 2020.05.12 15:12:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1217191546444407444605484215161417151a1444)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589285571930 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589285571931 2020.05.12 15:12:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 60646561653767763266263a306664666466656762)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589285571936 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589285571937 2020.05.12 15:12:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 60646260643730766461723f356661666466646665)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589285571949 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589285571950 2020.05.12 15:12:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7074717173272065277f612a257674767577727672)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589285571986 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589285571987 2020.05.12 15:12:51)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9f9b98939fc8cd89cd9d86c4ce999999cc99c9989f)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589285571994 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589285571995 2020.05.12 15:12:51)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9f9bc9939fc8c98997988bc698989d999a99989996)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589285572032 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589285572033 2020.05.12 15:12:52)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code cecacb9b9299cfd8cecf8d97c9c8ccc8cdc8cacb98)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2117          1589285572071 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589285572072 2020.05.12 15:12:52)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code ede8e8bebcbbbbfbe0ecfbb7b5ebeeebeceae9ebe4)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 0)))
		(_var(_int file_status -3 0 27(_prcs 0)))
		(_var(_int l -4 0 28(_prcs 0)))
		(_var(_int sum_temp -5 0 29(_prcs 0)))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__65(_arch 1 0 65(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 2117          1589546250257 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589546250258 2020.05.15 15:37:30)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 282a262c257e7e3e252d3e72702e2b2e292f2c2e21)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 25(_prcs 0)))
		(_var(_int file_status -3 0 26(_prcs 0)))
		(_var(_int l -4 0 27(_prcs 0)))
		(_var(_int sum_temp -5 0 28(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__61(_arch 1 0 61(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000049 55 2119          1589547023145 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589547023146 2020.05.15 15:50:23)
	(_source(\../src/Verification.vhd\))
	(_parameters tan)
	(_code 33363636356565253e3025696b353035323437353a)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 21(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_file(_int outFile -2 0 25(_prcs 0)))
		(_var(_int file_status -3 0 26(_prcs 0)))
		(_var(_int row -4 0 27(_prcs 0)))
		(_var(_int sum_temp -5 0 28(_prcs 0)))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon))))
			(line__63(_arch 1 0 63(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1953719668 779579214 7633012)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 2 -1)
)
I 000050 55 553           1589547375209 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589547375210 2020.05.15 15:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 727c25732624226724266528227576747774277424)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589547375220 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589547375221 2020.05.15 15:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 828cd58c81d5839486d5c4d8d484838586848784d7)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589547375230 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589547375231 2020.05.15 15:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 919fc69ec6c7c784c7c586cbc19695979497c497c7)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589547375245 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589547375246 2020.05.15 15:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a1afa2f6f5f6f1b4f7f5b6fbf1a6a5a7a4a7a0a7f4)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589547375255 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589547375256 2020.05.15 15:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a1aff5f7a2f5a3b7a6f5b0faf4a7a4a7f7a6a3a4f7)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589547375268 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589547375269 2020.05.15 15:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b0bee4e5b2e2e7a5e6e4a7eae0b7b4b6b5b6e6b7b2)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589547375280 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589547375281 2020.05.15 15:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c0cfca959597c2d7c297869a96c6c1c7c4c6c5c7c8)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589547375291 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589547375292 2020.05.15 15:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d0dfda82868686c58684c78a80d7d4d6d5d7d8d686)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589547375358 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589547375359 2020.05.15 15:56:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0e000b095e5909185c0848545e080a080a080b090c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589547375368 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589547375369 2020.05.15 15:56:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1e101c194f494e081a1f0c414b181f181a181a181b)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589547375376 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589547375377 2020.05.15 15:56:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1e101f1948494e0b49110f444b181a181b191c181c)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589547375402 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589547375403 2020.05.15 15:56:15)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 3d333a3b3f6a6f2b6f3f24666c3b3b3b6e3b6b3a3d)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589547375416 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589547375417 2020.05.15 15:56:15)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4d431b4c4f1a1b5b454a59144a4a4f4b484b4a4b44)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589547375449 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589547375450 2020.05.15 15:56:15)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 6c62696c363b6d7a6c6d2f356b6a6e6a6f6a68693a)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2695          1589547375474 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589547375475 2020.05.15 15:56:15)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7c73797d2a2a2a6a70796a26247a7f7a7d7b787a75)
	(_ent
		(_time 1589124409494)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int file_status -3 0 27(_prcs 1)))
		(_var(_int row -4 0 28(_prcs 1)))
		(_var(_int sum_temp -5 0 29(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1953719668 779579214 7633012)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2695          1589547391161 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589547391162 2020.05.15 15:56:31)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code d387d581d58585c5dfd6c5898bd5d0d5d2d4d7d5da)
	(_ent
		(_time 1589547391159)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int file_status -3 0 27(_prcs 1)))
		(_var(_int row -4 0 28(_prcs 1)))
		(_var(_int sum_temp -5 0 29(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1953719668 779579214 7633012)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2668          1589547902976 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589547902977 2020.05.15 16:05:02)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 17191110154141011b12014d4f111411161013111e)
	(_ent
		(_time 1589547391158)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int file_status -3 0 27(_prcs 1)))
		(_var(_int row -4 0 28(_prcs 1)))
		(_var(_int sum_temp -5 0 29(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1953719668 779579214 7633012)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2695          1589547953606 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589547953607 2020.05.15 16:05:53)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code d8dadb8ad58e8eced4ddce8280dedbded9dfdcded1)
	(_ent
		(_time 1589547391158)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int file_status -3 0 27(_prcs 1)))
		(_var(_int row -4 0 28(_prcs 1)))
		(_var(_int sum_temp -5 0 29(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1953719668 779579214 7633012)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2693          1589548038927 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589548038928 2020.05.15 16:07:18)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 287e2d2c257e7e3e242d3e72702e2b2e292f2c2e21)
	(_ent
		(_time 1589547391158)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int file_status -3 0 27(_prcs 1)))
		(_var(_int l -4 0 28(_prcs 1)))
		(_var(_int sum_temp -5 0 29(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1953719668 779579214 7633012)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2708          1589548233821 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589548233822 2020.05.15 16:10:33)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 737d2672752525657f7165292b757075727477757a)
	(_ent
		(_time 1589547391158)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int file_status -3 0 27(_prcs 1)))
		(_var(_int l -4 0 28(_prcs 1)))
		(_var(_int sum_temp -5 0 29(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__78(_arch 2 0 78(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.standard.FILE_OPEN_STATUS(2 FILE_OPEN_STATUS)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589548274652 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589548274653 2020.05.15 16:11:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efeae8bcefb9bffab9bbf8b5bfe8ebe9eae9bae9b9)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589548274658 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589548274659 2020.05.15 16:11:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efeae8bcb8b8eef9ebb8a9b5b9e9eee8ebe9eae9ba)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589548274664 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589548274665 2020.05.15 16:11:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efeae8bcefb9b9fab9bbf8b5bfe8ebe9eae9bae9b9)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589548274674 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589548274675 2020.05.15 16:11:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e0b5c080e595e1b585a19545e090a080b080f085b)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589548274684 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589548274685 2020.05.15 16:11:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e0b0b09595a0c18095a1f555b080b0858090c0b58)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589548274690 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589548274691 2020.05.15 16:11:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e0b0b09595c591b585a19545e090a080b0858090c)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589548274696 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589548274697 2020.05.15 16:11:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e1a45191e491c091c49584448181f191a181b1916)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589548274702 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589548274703 2020.05.15 16:11:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e1a45191d48480b484a09444e191a181b19161848)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589548274743 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589548274744 2020.05.15 16:11:14)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4d48184e1c1a4a5b1f4b0b171d4b494b494b484a4f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589548274749 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589548274750 2020.05.15 16:11:14)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4d481f4f1d1a1d5b494c5f12184b4c4b494b494b48)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589548274755 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589548274756 2020.05.15 16:11:14)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4d481c4f1a1a1d581a425c17184b494b484a4f4b4f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589548274765 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589548274766 2020.05.15 16:11:14)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5c590b5c590b0e4a0e5e45070d5a5a5a0f5a0a5b5c)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589548274774 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589548274775 2020.05.15 16:11:14)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 6c696a6f693b3a7a646b78356b6b6e6a696a6b6a65)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589548274801 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589548274802 2020.05.15 16:11:14)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 8b8ede85d0dc8a9d8b8ac8d28c8d898d888d8f8edd)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2592          1589548274824 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589548274825 2020.05.15 16:11:14)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9b9fce94cccdcd8d979f8dc1c39d989d9a9c9f9d92)
	(_ent
		(_time 1589547391158)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__76(_arch 2 0 76(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589548346893 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589548346894 2020.05.15 16:12:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 292a7a2d767f793c7f7d3e73792e2d2f2c2f7c2f7f)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589548346899 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589548346900 2020.05.15 16:12:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 292a7a2d217e283f2d7e6f737f2f282e2d2f2c2f7c)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589548346905 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589548346906 2020.05.15 16:12:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 292a7a2d767f7f3c7f7d3e73792e2d2f2c2f7c2f7f)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589548346911 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589548346912 2020.05.15 16:12:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 393a3e3c656e692c6f6d2e63693e3d3f3c3f383f6c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589548346917 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589548346918 2020.05.15 16:12:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 393a693d326d3b2f3e6d28626c3f3c3f6f3e3b3c6f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589548346923 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589548346924 2020.05.15 16:12:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 393a693d326b6e2c6f6d2e63693e3d3f3c3f6f3e3b)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589548346929 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589548346930 2020.05.15 16:12:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 393b373c656e3b2e3b6e7f636f3f383e3d3f3c3e31)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589548346935 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589548346936 2020.05.15 16:12:26)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 484a464a161e1e5d1e1c5f12184f4c4e4d4f404e1e)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589548346959 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589548346960 2020.05.15 16:12:26)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 686b6869653f6f7e3a6e2e32386e6c6e6c6e6d6f6a)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589548346965 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589548346966 2020.05.15 16:12:26)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 686b6f68643f387e6c697a373d6e696e6c6e6c6e6d)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589548346971 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589548346972 2020.05.15 16:12:26)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 686b6c68633f387d3f6779323d6e6c6e6d6f6a6e6a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589548346978 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589548346979 2020.05.15 16:12:26)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 777475752620256125756e2c267171712471217077)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589548346984 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589548346985 2020.05.15 16:12:26)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 77742475262021617f70632e70707571727170717e)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589548347003 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589548347004 2020.05.15 16:12:27)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 9695969999c197809697d5cf9190949095909293c0)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000050 55 553           1589548416603 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589548416604 2020.05.15 16:13:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 70702371262620652624672a207774767576257626)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589548416609 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589548416610 2020.05.15 16:13:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 70702371712771667427362a267671777476757625)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589548416615 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589548416616 2020.05.15 16:13:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8080d38ed6d6d695d6d497dad08784868586d586d6)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589548416621 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589548416622 2020.05.15 16:13:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8080878ed5d7d095d6d497dad087848685868186d5)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589548416627 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589548416628 2020.05.15 16:13:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8080d08f82d4829687d491dbd5868586d6878285d6)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589548416633 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589548416634 2020.05.15 16:13:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8080d08f82d2d795d6d497dad08784868586d68782)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589548416639 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589548416640 2020.05.15 16:13:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 80818e8ed5d7829782d7c6dad68681878486858788)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589548416645 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589548416646 2020.05.15 16:13:36)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 80818e8ed6d6d695d6d497dad087848685878886d6)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589548416667 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589548416668 2020.05.15 16:13:36)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code afafaff9fcf8a8b9fda9e9f5ffa9aba9aba9aaa8ad)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589548416673 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589548416674 2020.05.15 16:13:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code afafa8f8fdf8ffb9abaebdf0faa9aea9aba9aba9aa)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589548416679 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589548416680 2020.05.15 16:13:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code afafabf8faf8ffbaf8a0bef5faa9aba9aaa8ada9ad)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589548416685 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589548416686 2020.05.15 16:13:36)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bebebce9bde9eca8ecbca7e5efb8b8b8edb8e8b9be)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589548416691 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589548416692 2020.05.15 16:13:36)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code bebeede9bde9e8a8b6b9aae7b9b9bcb8bbb8b9b8b7)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589548416708 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589548416709 2020.05.15 16:13:36)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code dedede8c8289dfc8dedf9d87d9d8dcd8ddd8dadb88)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2576          1589548416730 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589548416731 2020.05.15 16:13:36)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code edecedbebcbbbbfbe1e8fbb7b5ebeeebeceae9ebe4)
	(_ent
		(_time 1589548416726)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3)(9))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2592          1589548614050 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589548614051 2020.05.15 16:16:54)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code aeafa1f9fef8f8b8a2aab8f4f6a8ada8afa9aaa8a7)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__76(_arch 2 0 76(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2585          1589548738249 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589548738250 2020.05.15 16:18:58)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code d9da8a8bd58f8fcfd5ddcf8381dfdadfd8dedddfd0)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_mon)(_read(3)(6)(7)(8)(9)(1)))))
			(line__76(_arch 2 0 76(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2585          1589548754705 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589548754706 2020.05.15 16:19:14)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 1e114e194e484808121a084446181d181f191a1817)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_mon)(_read(3)(6)(7)(8)(9)(1)))))
			(line__76(_arch 2 0 76(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2592          1589548796392 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589548796393 2020.05.15 16:19:56)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 05010103055353130901135f5d030603040201030c)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__76(_arch 2 0 76(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589549051896 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589549051897 2020.05.15 16:24:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 11164c16464741044745064b411615171417441747)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589549051902 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589549051903 2020.05.15 16:24:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 11164c16114610071546574b471710161517141744)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589549051908 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589549051909 2020.05.15 16:24:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 21267c25767777347775367b712625272427742777)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589549051919 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589549051920 2020.05.15 16:24:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 21262825757671347775367b712625272427202774)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589549051928 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589549051929 2020.05.15 16:24:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 21267f24227523372675307a742724277726232477)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589549051934 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589549051935 2020.05.15 16:24:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 30376e34326267256664276a603734363536663732)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589549051940 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589549051941 2020.05.15 16:24:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 30363035656732273267766a663631373436353738)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589549051946 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589549051947 2020.05.15 16:24:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 30363035666666256664276a603734363537383666)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589549051994 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589549051995 2020.05.15 16:24:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 5f58515d0c0858490d5919050f595b595b595a585d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589549052000 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589549052001 2020.05.15 16:24:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5f58565c0d080f495b5e4d000a595e595b595b595a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589549052006 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589549052007 2020.05.15 16:24:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6f68656f3a383f7a38607e353a696b696a686d696d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589549052018 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589549052019 2020.05.15 16:24:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 7e79727c7d292c682c7c67252f7878782d7828797e)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589549052030 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589549052031 2020.05.15 16:24:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9e99c3929dc9c88896998ac799999c989b98999897)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589549052051 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589549052052 2020.05.15 16:24:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code adaaa3faf0faacbbadaceef4aaabafabaeaba9a8fb)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2603          1589549052073 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589549052074 2020.05.15 16:24:12)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code bdbbb3e9ecebebabb1b9abe7e5bbbebbbcbab9bbb4)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__76(_arch 2 0 76(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(2112800)
		(2128928)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589549187874 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589549187875 2020.05.15 16:26:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323635376664622764662568623536343734673464)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589549187880 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589549187881 2020.05.15 16:26:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323635373165332436657468643433353634373467)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589549187886 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589549187887 2020.05.15 16:26:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 323635376664642764662568623536343734673464)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589549187892 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589549187893 2020.05.15 16:26:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51550252050601440705460b015655575457505704)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589549187899 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589549187900 2020.05.15 16:26:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51555553520553475605400a045754570756535407)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589549187905 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589549187906 2020.05.15 16:26:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 51555553520306440705460b015655575457075653)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589549187911 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589549187912 2020.05.15 16:26:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 61643b61353663766336273b376760666567646669)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589549187917 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589549187918 2020.05.15 16:26:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 61643b61363737743735763b316665676466696737)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589549187948 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589549187949 2020.05.15 16:26:27)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8084d48f85d78796d286c6dad08684868486858782)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589549187954 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589549187955 2020.05.15 16:26:27)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8084d38e84d7d096848192dfd58681868486848685)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1573          1589549187960 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589549187961 2020.05.15 16:26:27)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9094c09f93c7c085c79f81cac59694969597929692)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst SecondAddition 1 71(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(5(1))(5(2))(5(3))(6)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(5(1))(5(2))(5(3))(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000052 55 739           1589549187966 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589549187967 2020.05.15 16:26:27)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9094c69cc6c7c286c29289cbc1969696c396c69790)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589549187972 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589549187973 2020.05.15 16:26:27)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9f9b98939fc8c98997988bc698989d999a99989996)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589549187991 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589549187992 2020.05.15 16:26:27)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code afabfbf8f0f8aeb9afaeecf6a8a9ada9aca9abaaf9)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2607          1589549188010 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589549188011 2020.05.15 16:26:28)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code bebbeaeaeee8e8a8b2baa8e4e6b8bdb8bfb9bab8b7)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__76(_arch 2 0 76(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000049 55 2607          1589549346912 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589549346913 2020.05.15 16:29:06)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 69676769653f3f7f656c7f33316f6a6f686e6d6f60)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589550468170 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589550468171 2020.05.15 16:47:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b0f0a585f0d0b4e0d0f4c010b5c5f5d5e5d0e5d0d)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589550468178 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589550468179 2020.05.15 16:47:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a3e3b6a3a3d6b7c6e3d2c303c6c6b6d6e6c6f6c3f)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589550468186 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589550468187 2020.05.15 16:47:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a3e3b6a6d3c3c7f3c3e7d303a6d6e6c6f6c3f6c3c)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589550468196 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589550468197 2020.05.15 16:47:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7a2e7f7b7e2d2a6f2c2e6d202a7d7e7c7f7c7b7c2f)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589550468205 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589550468206 2020.05.15 16:47:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7a2e287a292e786c7d2e6b212f7c7f7c2c7d787f2c)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589550468211 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589550468212 2020.05.15 16:47:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7a2e287a29282d6f2c2e6d202a7d7e7c7f7c2c7d78)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589550468217 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589550468218 2020.05.15 16:47:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8adf86848edd889d88ddccd0dc8c8b8d8e8c8f8d82)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589550468223 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589550468224 2020.05.15 16:47:48)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8adf86848ddcdc9fdcde9dd0da8d8e8c8f8d828cdc)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589550468263 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589550468264 2020.05.15 16:47:48)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b8ecbaedb5efbfaeeabefee2e8bebcbebcbebdbfba)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589550468269 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589550468270 2020.05.15 16:47:48)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b8ecbdecb4efe8aebcb9aae7edbeb9bebcbebcbebd)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 739           1589550468306 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589550468307 2020.05.15 16:47:48)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e7b3e7b7b6b0b5f1b5e5febcb6e1e1e1b4e1b1e0e7)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589550468317 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589550468318 2020.05.15 16:47:48)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f7a3a6a4a6a0a1e1fff0e3aef0f0f5f1f2f1f0f1fe)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589550468344 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589550468345 2020.05.15 16:47:48)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 07530401095006110706445e000105010401030251)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2607          1589550468368 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589550468369 2020.05.15 16:47:48)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 26732522257070302a23307c7e202520272122202f)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000063 55 1414          1589550477126 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589550477127 2020.05.15 16:47:57)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 54065556550353420652120e045250525052515356)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589550477134 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589550477135 2020.05.15 16:47:57)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 63316563643433756762713c366562656765676566)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1835          1589550477141 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589550477142 2020.05.15 16:47:57)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 633166636334337637677239366567656664616561)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000063 55 1414          1589550546642 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589550546643 2020.05.15 16:49:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code df8cdf8c8c88d8c98dd999858fd9dbd9dbd9dad8dd)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589550546648 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589550546649 2020.05.15 16:49:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code df8cd88d8d888fc9dbdecd808ad9ded9dbd9dbd9da)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1835          1589550546654 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589550546655 2020.05.15 16:49:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code df8cdb8d8a888fca8bdbce858ad9dbd9dad8ddd9dd)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000059 55 1075          1589550546660 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 96))
	(_version ve4)
	(_time 1589550546661 2020.05.15 16:49:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code ffacfaafffa9a9e8fcf9eaa5adf8fbf9f6f9a9f9aa)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 99(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 100(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 101(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 97(_arch(_uni))))
		(_sig(_int n2 -1 0 97(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1589563711475 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589563711476 2020.05.15 20:28:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0b5e560d0f5d5b1e5d5f1c515b0c0f0d0e0d5e0d5d)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589563711492 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589563711493 2020.05.15 20:28:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1b4e461c484c1a0d1f4c5d414d1d1a1c1f1d1e1d4e)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589563711502 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589563711503 2020.05.15 20:28:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2a7f772e2d7c7c3f7c7e3d707a2d2e2c2f2c7f2c7c)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589563711510 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589563711511 2020.05.15 20:28:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2a7f232e2e7d7a3f7c7e3d707a2d2e2c2f2c2b2c7f)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000049 55 595           1589563711526 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 57))
	(_version ve4)
	(_time 1589563711527 2020.05.15 20:28:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a6f643e696e382c3d6e2b616f3c3f3c6c3d383f6c)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 637           1589563711533 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 69))
	(_version ve4)
	(_time 1589563711534 2020.05.15 20:28:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4a1f144919181d5f1c1e5d101a4d4e4c4f4c1c4d48)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000051 55 601           1589563711546 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 81))
	(_version ve4)
	(_time 1589563711547 2020.05.15 20:28:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 590d595a050e5b4e5b0e1f030f5f585e5d5f5c5e51)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 598           1589563711558 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 93))
	(_version ve4)
	(_time 1589563711559 2020.05.15 20:28:31)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 590d595a060f0f4c0f0d4e03095e5d5f5c5e515f0f)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589563711688 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589563711689 2020.05.15 20:28:31)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e6b3e8b4e5b1e1f0b4e0a0bcb6e0e2e0e2e0e3e1e4)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589563711700 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589563711701 2020.05.15 20:28:31)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e6b3efb5e4b1b6f0e2e7f4b9b3e0e7e0e2e0e2e0e3)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1835          1589563711717 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589563711718 2020.05.15 20:28:31)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 05500e03035255105101145f500301030002070307)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000059 55 1075          1589563711745 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 96))
	(_version ve4)
	(_time 1589563711746 2020.05.15 20:28:31)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 15401f12464343021613004f471211131c13431340)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 99(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 100(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 101(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 97(_arch(_uni))))
		(_sig(_int n2 -1 0 97(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 739           1589563711795 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589563711796 2020.05.15 20:28:31)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 441149451613165216465d1f154242421742124344)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589563711823 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589563711824 2020.05.15 20:28:31)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 63363f60363435756b64773a64646165666564656a)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000064 55 2046          1589563711898 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589563711899 2020.05.15 20:28:31)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code b1e4bee5b9e6b0a7b1b0f2e8b6b7b3b7b2b7b5b4e7)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2607          1589563711949 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589563711950 2020.05.15 20:28:31)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code e0b4efb3e5b6b6f6ece5f6bab8e6e3e6e1e7e4e6e9)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000063 55 1414          1589563714857 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589563714858 2020.05.15 20:28:34)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4a1849491e1d4d5c184c0c101a4c4e4c4e4c4f4d48)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589563714863 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589563714864 2020.05.15 20:28:34)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4a184e481f1d1a5c4e4b58151f4c4b4c4e4c4e4c4f)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1835          1589563714869 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589563714870 2020.05.15 20:28:34)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4a184d48181d1a5f1e4e5b101f4c4e4c4f4d484c48)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000059 55 1075          1589563714882 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 96))
	(_version ve4)
	(_time 1589563714883 2020.05.15 20:28:34)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 590b5f5a060f0f4e5a5f4c030b5e5d5f505f0f5f0c)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 99(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 100(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 101(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 97(_arch(_uni))))
		(_sig(_int n2 -1 0 97(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 553           1589570277245 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589570277246 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 91c1c39ec6c7c184c7c586cbc19695979497c497c7)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589570277256 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589570277257 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a0f0f2f7a1f7a1b6a4f7e6faf6a6a1a7a4a6a5a6f5)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589570277266 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589570277267 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b0e0e2e4e6e6e6a5e6e4a7eae0b7b4b6b5b6e5b6e6)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589570277281 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589570277282 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c090c695959790d59694d79a90c7c4c6c5c6c1c695)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589570277292 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589570277293 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c090c695959790d3c397869a96c6c1c7c4c6c5c6c1)
	(_ent
		(_time 1589570277289)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589570277304 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589570277305 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cf9fc99acc989fdccb98899599c9cec8cbc9cac9ce)
	(_ent
		(_time 1589570277300)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589570277315 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589570277316 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code df8fd98ddc888fccda88998589d9ded8dbd9dad9de)
	(_ent
		(_time 1589570277312)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589570277328 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589570277329 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efbfbebdbbbbedf9e8bbfeb4bae9eae9b9e8edeab9)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589570277340 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589570277341 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code feaeafafa9aca9eba8aae9a4aef9faf8fbf8a8f9fc)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589570277354 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589570277355 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code feaeafafa9acaeeba8aae9a4aef9faf8fbf8a8f9fc)
	(_ent
		(_time 1589570277349)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589570277368 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589570277369 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0e5e5009595c5f1b585a19545e090a080b0858090c)
	(_ent
		(_time 1589570277364)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589570277381 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589570277382 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1d4c1d1a1c4a1f0a1f4a5b474b1b1c1a191b181a15)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589570277394 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589570277395 2020.05.15 22:17:57)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2d7c2d292f7b7b387b793a777d2a292b282a252b7b)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589570886419 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589570886420 2020.05.15 22:28:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 34363130356333226632726e643230323032313336)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589570886427 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589570886428 2020.05.15 22:28:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 34363631346364223035266b613235323032303231)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1835          1589570886433 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589570886434 2020.05.15 22:28:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 34363531336364216364256e613230323133363236)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000059 55 1073          1589570886449 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 93))
	(_version ve4)
	(_time 1589570886450 2020.05.15 22:28:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 44464446161212534742511e164340424d42124211)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 96(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 97(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 98(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 94(_arch(_uni))))
		(_sig(_int n2 -1 0 94(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000057 55 4668          1589570886457 CLAadder_circuit
(_unit VHDL(claadder 0 108(claadder_circuit 0 115))
	(_version ve4)
	(_time 1589570886458 2020.05.15 22:28:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 54565457030301425100400e015251535652575207)
	(_ent
		(_time 1589570886453)
	)
	(_generate carryPropagate 0 133(_for 3 )
		(_inst carryPropLoop 0 134(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 133(_arch)))
		)
	)
	(_generate carryGenerate 0 137(_for 4 )
		(_inst carryGeneLoop 0 138(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 137(_arch)))
		)
	)
	(_inst p0c0_cal 0 146(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 148(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 150(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 152(_ent gates and3_gate and3_circuit)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 154(_ent gates or3_gate or3_circuit)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 156(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 158(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 160(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 162(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 170(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 172(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 174(_for 5 )
		(_inst s 0 175(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 174(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 116(_arch(_uni))))
		(_sig(_int g 1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 118(_arch(_uni))))
		(_sig(_int p0c0 -1 0 120(_arch(_uni))))
		(_sig(_int p1g0 -1 0 121(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 122(_arch(_uni))))
		(_sig(_int p2g1 -1 0 123(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 124(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 125(_arch(_uni))))
		(_sig(_int p3g2 -1 0 126(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 127(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 128(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 129(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 133(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 137(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 174(_scalar (_to i 0 i 3))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__144(_arch 1 0 144(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder_circuit 2 -1)
)
I 000063 55 1414          1589570914551 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589570914552 2020.05.15 22:28:34)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 11451617154616074317574b411715171517141613)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589570914557 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589570914558 2020.05.15 22:28:34)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 11451116144641071510034e441710171517151714)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1835          1589570914563 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589570914564 2020.05.15 22:28:34)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 11451216134641044641004b441715171416131713)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000059 55 1073          1589570914569 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 93))
	(_version ve4)
	(_time 1589570914570 2020.05.15 22:28:34)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 21752325767777362227347b732625272827772774)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 96(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 97(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 98(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 94(_arch(_uni))))
		(_sig(_int n2 -1 0 94(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4654          1589570914575 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 115))
	(_version ve4)
	(_time 1589570914576 2020.05.15 22:28:34)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 21752325737674372475357b742724262327222772)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 133(_for 3 )
		(_inst carryPropLoop 0 134(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 133(_arch)))
		)
	)
	(_generate carryGenerate 0 137(_for 4 )
		(_inst carryGeneLoop 0 138(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 137(_arch)))
		)
	)
	(_inst p0c0_cal 0 146(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 148(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 150(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 152(_ent gates and3_gate and3_circuit)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 154(_ent gates or3_gate or3_circuit)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 156(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 158(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 160(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 162(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 170(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 172(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 174(_for 5 )
		(_inst s 0 175(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 174(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 116(_arch(_uni))))
		(_sig(_int g 1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 118(_arch(_uni))))
		(_sig(_int p0c0 -1 0 120(_arch(_uni))))
		(_sig(_int p1g0 -1 0 121(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 122(_arch(_uni))))
		(_sig(_int p2g1 -1 0 123(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 124(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 125(_arch(_uni))))
		(_sig(_int p3g2 -1 0 126(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 127(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 128(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 129(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 133(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 137(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 174(_scalar (_to i 0 i 3))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__144(_arch 1 0 144(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589570947709 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589570947710 2020.05.15 22:29:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9693929895c19180c490d0ccc69092909290939194)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589570947715 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589570947716 2020.05.15 22:29:07)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9693959994c1c680929784c9c39097909290929093)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1835          1589570947721 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589570947722 2020.05.15 22:29:07)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9693969993c1c683c1c687ccc39092909391949094)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000059 55 1073          1589570947727 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 93))
	(_version ve4)
	(_time 1589570947728 2020.05.15 22:29:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a5a0a4f2f6f3f3b2a6a3b0fff7a2a1a3aca3f3a3f0)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 96(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 97(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 98(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 94(_arch(_uni))))
		(_sig(_int n2 -1 0 94(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4654          1589570947733 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 115))
	(_version ve4)
	(_time 1589570947734 2020.05.15 22:29:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a5a0a4f2f3f2f0b3a0f1b1fff0a3a0a2a7a3a6a3f6)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 133(_for 3 )
		(_inst carryPropLoop 0 134(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 133(_arch)))
		)
	)
	(_generate carryGenerate 0 137(_for 4 )
		(_inst carryGeneLoop 0 138(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 137(_arch)))
		)
	)
	(_inst p0c0_cal 0 146(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 148(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 150(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 152(_ent gates and3_gate and3_circuit)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 154(_ent gates or3_gate or3_circuit)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 156(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 158(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 160(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 162(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 170(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 172(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 174(_for 5 )
		(_inst s 0 175(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 174(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 116(_arch(_uni))))
		(_sig(_int g 1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 118(_arch(_uni))))
		(_sig(_int p0c0 -1 0 120(_arch(_uni))))
		(_sig(_int p1g0 -1 0 121(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 122(_arch(_uni))))
		(_sig(_int p2g1 -1 0 123(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 124(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 125(_arch(_uni))))
		(_sig(_int p3g2 -1 0 126(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 127(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 128(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 129(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 133(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 137(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 174(_scalar (_to i 0 i 3))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__144(_arch 1 0 144(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589570997203 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589570997204 2020.05.15 22:29:57)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f2a2f7a3f5a5f5e4a0f4b4a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589570997209 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589570997210 2020.05.15 22:29:57)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f2a2f0a2f4a5a2e4f6f3e0ada7f4f3f4f6f4f6f4f7)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1835          1589570997215 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589570997216 2020.05.15 22:29:57)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f2a2f3a2f3a5a2e7a5a2e3a8a7f4f6f4f7f5f0f4f0)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000059 55 1073          1589570997221 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 93))
	(_version ve4)
	(_time 1589570997222 2020.05.15 22:29:57)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 01510607565757160207145b530605070807570754)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 96(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 97(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 98(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 94(_arch(_uni))))
		(_sig(_int n2 -1 0 94(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4654          1589570997227 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 115))
	(_version ve4)
	(_time 1589570997228 2020.05.15 22:29:57)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 01510607535654170455155b540704060307020752)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 133(_for 3 )
		(_inst carryPropLoop 0 134(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 133(_arch)))
		)
	)
	(_generate carryGenerate 0 137(_for 4 )
		(_inst carryGeneLoop 0 138(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 137(_arch)))
		)
	)
	(_inst p0c0_cal 0 146(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 148(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 150(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 152(_ent gates and3_gate and3_circuit)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 154(_ent gates or3_gate or3_circuit)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 156(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 158(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 160(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 162(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 170(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 172(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 174(_for 5 )
		(_inst s 0 175(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 174(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 116(_arch(_uni))))
		(_sig(_int g 1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 118(_arch(_uni))))
		(_sig(_int p0c0 -1 0 120(_arch(_uni))))
		(_sig(_int p1g0 -1 0 121(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 122(_arch(_uni))))
		(_sig(_int p2g1 -1 0 123(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 124(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 125(_arch(_uni))))
		(_sig(_int p3g2 -1 0 126(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 127(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 128(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 129(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 133(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 137(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 174(_scalar (_to i 0 i 3))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__144(_arch 1 0 144(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589571051029 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589571051030 2020.05.15 22:30:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 36633632356131206430706c663032303230333134)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589571051035 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589571051036 2020.05.15 22:30:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 366331333461662032372469633037303230323033)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 1835          1589571051041 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589571051042 2020.05.15 22:30:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 36633233336166236166276c633032303331343034)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000059 55 1073          1589571051047 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 93))
	(_version ve4)
	(_time 1589571051048 2020.05.15 22:30:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 36633333666060213530236c643132303f30603063)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 96(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 97(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 98(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 94(_arch(_uni))))
		(_sig(_int n2 -1 0 94(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4651          1589571051053 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 115))
	(_version ve4)
	(_time 1589571051054 2020.05.15 22:30:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 45104047131210534011511f104340424743464316)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 133(_for 3 )
		(_inst carryPropLoop 0 134(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 133(_arch)))
		)
	)
	(_generate carryGenerate 0 137(_for 4 )
		(_inst carryGeneLoop 0 138(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 137(_arch)))
		)
	)
	(_inst p0c0_cal 0 146(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 148(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 150(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 152(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 154(_ent gates or3_gate or3_circuit)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 156(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 158(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 160(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 162(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 170(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 172(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 174(_for 5 )
		(_inst s 0 175(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 174(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 116(_arch(_uni))))
		(_sig(_int g 1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 118(_arch(_uni))))
		(_sig(_int p0c0 -1 0 120(_arch(_uni))))
		(_sig(_int p1g0 -1 0 121(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 122(_arch(_uni))))
		(_sig(_int p2g1 -1 0 123(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 124(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 125(_arch(_uni))))
		(_sig(_int p3g2 -1 0 126(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 127(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 128(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 129(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 133(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 137(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 174(_scalar (_to i 0 i 3))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__144(_arch 1 0 144(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589571071218 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589571071219 2020.05.15 22:31:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 11161217154616074317574b411715171517141613)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589571071224 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589571071225 2020.05.15 22:31:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 11161516144641071510034e441710171517151714)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 1835          1589571071230 BCD_adder4
(_unit VHDL(bcd_adder 0 51(bcd_adder4 1 59))
	(_version ve4)
	(_time 1589571071231 2020.05.15 22:31:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 11161616134641044641004b441715171416131713)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4 3 -1)
)
I 000059 55 1073          1589571071239 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 93))
	(_version ve4)
	(_time 1589571071240 2020.05.15 22:31:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 21262725767777362227347b732625272827772774)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 96(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 97(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 98(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 94(_arch(_uni))))
		(_sig(_int n2 -1 0 94(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589571071248 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 115))
	(_version ve4)
	(_time 1589571071249 2020.05.15 22:31:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 30373635636765263564246a653635373236333663)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 133(_for 3 )
		(_inst carryPropLoop 0 134(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 133(_arch)))
		)
	)
	(_generate carryGenerate 0 137(_for 4 )
		(_inst carryGeneLoop 0 138(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 137(_arch)))
		)
	)
	(_inst p0c0_cal 0 146(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 148(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 150(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 152(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 154(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 156(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 158(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 160(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 162(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 170(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 172(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 174(_for 5 )
		(_inst s 0 175(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 174(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 116(_arch(_uni))))
		(_sig(_int g 1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 118(_arch(_uni))))
		(_sig(_int p0c0 -1 0 120(_arch(_uni))))
		(_sig(_int p1g0 -1 0 121(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 122(_arch(_uni))))
		(_sig(_int p2g1 -1 0 123(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 124(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 125(_arch(_uni))))
		(_sig(_int p3g2 -1 0 126(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 127(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 128(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 129(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 133(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 137(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 174(_scalar (_to i 0 i 3))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__144(_arch 1 0 144(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000050 55 553           1589571654945 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589571654946 2020.05.15 22:40:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3868393d666e682d6e6c2f62683f3c3e3d3e6d3e6e)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589571654952 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589571654953 2020.05.15 22:40:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4818494a411f495e4c1f0e121e4e494f4c4e4d4e1d)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589571654962 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589571654963 2020.05.15 22:40:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4818494a161e1e5d1e1c5f12184f4c4e4d4e1d4e1e)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589571654976 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589571654977 2020.05.15 22:40:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 57070254050007420103400d075053515251565102)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589571654983 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589571654984 2020.05.15 22:40:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 67373267353037746430213d316166606361626166)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589571654994 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589571654995 2020.05.15 22:40:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 67373267353037746330213d316166606361626166)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589571655004 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589571655005 2020.05.15 22:40:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76262377252126657321302c207077717270737077)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589571655010 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589571655011 2020.05.15 22:40:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 76267476722274607122672d237073702071747320)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589571655016 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589571655017 2020.05.15 22:40:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 86d6848982d4d193d0d291dcd68182808380d08184)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589571655022 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589571655023 2020.05.15 22:40:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 86d6848982d4d693d0d291dcd68182808380d08184)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589571655031 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589571655032 2020.05.15 22:40:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 96c6949892c4c783c0c281ccc69192909390c09194)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589571655038 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589571655039 2020.05.15 22:40:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 96c7ca99c5c1948194c1d0ccc0909791929093919e)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589571655044 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589571655045 2020.05.15 22:40:55)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 96c7ca99c6c0c083c0c281ccc691929093919e90c0)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589571655112 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589571655113 2020.05.15 22:40:55)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e4b4b6b6e5b3e3f2b6e2a2beb4e2e0e2e0e2e1e3e6)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589571655121 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589571655122 2020.05.15 22:40:55)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f3a3a6a3f4a4a3e5f7f2e1aca6f5f2f5f7f5f7f5f6)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000064 55 1861          1589571655130 BCD_adder4_using_ripple
(_unit VHDL(bcd_adder 0 51(bcd_adder4_using_ripple 1 59))
	(_version ve4)
	(_time 1589571655131 2020.05.15 22:40:55)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f3a3a5a3f3a4a3e6a4a3e2a9a6f5f7f5f6f4f1f5f1)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_using_ripple 3 -1)
)
I 000059 55 1073          1589571655139 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 93))
	(_version ve4)
	(_time 1589571655140 2020.05.15 22:40:55)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 035355055655551400051659510407050a05550556)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 96(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 97(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 98(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 94(_arch(_uni))))
		(_sig(_int n2 -1 0 94(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589571655148 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 115))
	(_version ve4)
	(_time 1589571655149 2020.05.15 22:40:55)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 035355055354561506571759560506040105000550)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 133(_for 3 )
		(_inst carryPropLoop 0 134(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 133(_arch)))
		)
	)
	(_generate carryGenerate 0 137(_for 4 )
		(_inst carryGeneLoop 0 138(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 137(_arch)))
		)
	)
	(_inst p0c0_cal 0 146(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 148(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 150(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 152(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 154(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 156(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 158(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 160(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 162(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 170(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 172(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 174(_for 5 )
		(_inst s 0 175(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 174(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 116(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 116(_arch(_uni))))
		(_sig(_int g 1 0 117(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 118(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 118(_arch(_uni))))
		(_sig(_int p0c0 -1 0 120(_arch(_uni))))
		(_sig(_int p1g0 -1 0 121(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 122(_arch(_uni))))
		(_sig(_int p2g1 -1 0 123(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 124(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 125(_arch(_uni))))
		(_sig(_int p3g2 -1 0 126(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 127(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 128(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 129(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 133(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 137(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 174(_scalar (_to i 0 i 3))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__144(_arch 1 0 144(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589571655173 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589571655174 2020.05.15 22:40:55)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 227273257675703470203b79732424247124742522)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589571655186 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589571655187 2020.05.15 22:40:55)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 32623234666564243a35266b35353034373435343b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
V 000064 55 2059          1589571655253 Final_BCD_Adder_Circuit
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit 0 12))
	(_version ve4)
	(_time 1589571655254 2020.05.15 22:40:55)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 702023717927716670713329777672767376747526)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_using_ripple)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit 3 -1)
)
I 000049 55 2607          1589571655279 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589571655280 2020.05.15 22:40:55)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 90c1c39f95c6c6869c9586cac89693969197949699)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000063 55 1414          1589571856649 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589571856650 2020.05.15 22:44:16)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1f1818194c4818094d1959454f191b191b191a181d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589571856655 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589571856656 2020.05.15 22:44:16)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1f181f184d484f091b1e0d404a191e191b191b191a)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000064 55 1861          1589571856661 BCD_adder4_using_ripple
(_unit VHDL(bcd_adder 0 51(bcd_adder4_using_ripple 1 59))
	(_version ve4)
	(_time 1589571856662 2020.05.15 22:44:16)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2f282c2b7a787f3a787f3e757a292b292a282d292d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_using_ripple 3 -1)
)
I 000061 55 1849          1589571856668 BCD_adder4_using_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_using_cla 1 83))
	(_version ve4)
	(_time 1589571856669 2020.05.15 22:44:16)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3e393d3b68696e2b69302f646b383a383b393c383c)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_using_CLA 3 -1)
)
I 000059 55 1079          1589571856681 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589571856682 2020.05.15 22:44:16)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 3e393c3b3d6868293d382b646c393a38373868386b)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589571856689 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589571856690 2020.05.15 22:44:16)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4e494c4c48191b584b1a5a141b484b494c484d481d)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000050 55 553           1589571902081 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589571902082 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9dc8ca929fcbcd88cbc98ac7cd9a999b989bc89bcb)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589571902088 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589571902089 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9dc8ca92c8ca9c8b99cadbc7cb9b9c9a999b989bc8)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589571902094 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589571902095 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acf9fbfba9fafab9faf8bbf6fcaba8aaa9aaf9aafa)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589571902100 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589571902101 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acf9affbaafbfcb9faf8bbf6fcaba8aaa9aaadaaf9)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589571902106 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589571902107 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code acf9affbaafbfcbfaffbeaf6faaaadaba8aaa9aaad)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589571902112 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589571902113 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bce9bfe8baebecafb8ebfae6eababdbbb8bab9babd)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589571902118 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589571902119 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bce9bfe8baebecafb9ebfae6eababdbbb8bab9babd)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589571902124 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589571902125 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bce9e8e9ede8beaabbe8ade7e9bab9baeabbbeb9ea)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589571902130 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589571902131 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cb9e9f9f9b999cde9d9fdc919bcccfcdcecd9dccc9)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589571902136 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589571902137 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cb9e9f9f9b999bde9d9fdc919bcccfcdcecd9dccc9)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589571902142 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589571902143 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cb9e9f9f9b999ade9d9fdc919bcccfcdcecd9dccc9)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589571902148 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589571902149 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cb9fc19ecc9cc9dcc99c8d919dcdcacccfcdceccc3)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589571902154 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589571902155 2020.05.15 22:45:02)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code db8fd189df8d8dce8d8fcc818bdcdfdddedcd3dd8d)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589571902189 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589571902190 2020.05.15 22:45:02)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0a5f0f0d5e5d0d1c580c4c505a0c0e0c0e0c0f0d08)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589571902195 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589571902196 2020.05.15 22:45:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0a5f080c5f5d5a1c0e0b18555f0c0b0c0e0c0e0c0f)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000064 55 1861          1589571902201 BCD_adder4_using_ripple
(_unit VHDL(bcd_adder 0 51(bcd_adder4_using_ripple 1 59))
	(_version ve4)
	(_time 1589571902202 2020.05.15 22:45:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0a5f0b0c585d5a1f5d5a1b505f0c0e0c0f0d080c08)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_using_ripple 3 -1)
)
V 000061 55 1849          1589571902205 BCD_adder4_using_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_using_cla 1 83))
	(_version ve4)
	(_time 1589571902206 2020.05.15 22:45:02)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0a5f0b0c585d5a1f5d041b505f0c0e0c0f0d080c08)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_using_CLA 3 -1)
)
I 000059 55 1079          1589571902211 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589571902212 2020.05.15 22:45:02)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1a4f1a1d1d4c4c0d191c0f40481d1e1c131c4c1c4f)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589571902217 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589571902218 2020.05.15 22:45:02)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 297c292d737e7c3f2c7d3d737c2f2c2e2b2f2a2f7a)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589571902251 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589571902252 2020.05.15 22:45:02)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 481d4f49161f1a5e1a4a5113194e4e4e1b4e1e4f48)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589571902265 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589571902266 2020.05.15 22:45:02)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 580d0e58060f0e4e505f4c015f5f5a5e5d5e5f5e51)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2063          1589571902294 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589571902295 2020.05.15 22:45:02)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 77227276792076617776342e707175717471737221)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_using_ripple)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000049 55 2609          1589571902316 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589571902317 2020.05.15 22:45:02)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 87d3828985d1d1918b8291dddf818481868083818e)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589572009525 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589572009526 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4a4a19484d1c1a5f1c1e5d101a4d4e4c4f4c1f4c1c)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589572009534 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589572009535 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5a09590a0d5b4c5e0d1c000c5c5b5d5e5c5f5c0f)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589572009540 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589572009541 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5a09595d0c0c4f0c0e4d000a5d5e5c5f5c0f5c0c)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589572009546 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589572009547 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 69696e69353e397c3f3d7e33396e6d6f6c6f686f3c)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589572009552 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589572009553 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 69696e69353e397a6a3e2f333f6f686e6d6f6c6f68)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589572009559 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589572009560 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 79797e78252e296a7d2e3f232f7f787e7d7f7c7f78)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589572009565 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589572009566 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 79797e78252e296a7c2e3f232f7f787e7d7f7c7f78)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589572009571 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589572009572 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 79792979722d7b6f7e2d68222c7f7c7f2f7e7b7c2f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589572009577 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589572009578 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 79792979722b2e6c2f2d6e23297e7d7f7c7f2f7e7b)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589572009583 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589572009584 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 79792979722b296c2f2d6e23297e7d7f7c7f2f7e7b)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589572009589 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589572009590 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8989d98682dbd89cdfdd9ed3d98e8d8f8c8fdf8e8b)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589572009595 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589572009596 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 89888787d5de8b9e8bdecfd3df8f888e8d8f8c8e81)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589572009601 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589572009602 2020.05.15 22:46:49)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 89888787d6dfdf9cdfdd9ed3d98e8d8f8c8e818fdf)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589572009635 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589572009636 2020.05.15 22:46:49)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b7b7b7e2b5e0b0a1e5b1f1ede7b1b3b1b3b1b2b0b5)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589572009641 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589572009642 2020.05.15 22:46:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b7b7b0e3b4e0e7a1b3b6a5e8e2b1b6b1b3b1b3b1b2)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1839          1589572009647 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589572009648 2020.05.15 22:46:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c7c7c392c39097d29097d69d92c1c3c1c2c0c5c1c5)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589572009651 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589572009652 2020.05.15 22:46:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c7c7c392c39097d290c9d69d92c1c3c1c2c0c5c1c5)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589572009657 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589572009658 2020.05.15 22:46:49)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d7d7d285868181c0d4d1c28d85d0d3d1ded181d182)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589572009666 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589572009667 2020.05.15 22:46:49)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d7d7d285838082c1d283c38d82d1d2d0d5d1d4d184)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589572009695 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589572009696 2020.05.15 22:46:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code f6f6f4a5a6a1a4e0a4f4efada7f0f0f0a5f0a0f1f6)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589572009705 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589572009706 2020.05.15 22:46:49)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 06065403565150100e01125f01010400030001000f)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589572009730 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589572009731 2020.05.15 22:46:49)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 15151412194214031514564c121317131613111043)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589572009736 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 30))
	(_version ve4)
	(_time 1589572009737 2020.05.15 22:46:49)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 25252421297224332524667c222327232623212073)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 37(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 38(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 39(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 40(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 31(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 31(_arch(_uni))))
		(_sig(_int BCDInput 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 33(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 33(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 34(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000049 55 2609          1589572009769 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589572009770 2020.05.15 22:46:49)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 44454546451212524841521e1c424742454340424d)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589572031975 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589572031976 2020.05.15 22:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ffabfeafffa9afeaa9abe8a5aff8fbf9faf9aaf9a9)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589572031983 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589572031984 2020.05.15 22:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0f5b0f0958580e190b58495559090e080b090a095a)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589572031989 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589572031990 2020.05.15 22:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0f5b0f090f59591a595b18555f080b090a095a0959)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589572031995 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589572031996 2020.05.15 22:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0f5b5b090c585f1a595b18555f080b090a090e095a)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589572032001 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589572032002 2020.05.15 22:47:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0f5b5b090c585f1c0c58495559090e080b090a090e)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589572032007 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589572032008 2020.05.15 22:47:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e4a4a191e494e0d1a49584448181f191a181b181f)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589572032013 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589572032014 2020.05.15 22:47:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e4a4a191e494e0d1b49584448181f191a181b181f)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589572032019 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589572032020 2020.05.15 22:47:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1e4a1d18494a1c08194a0f454b181b1848191c1b48)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589572032025 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589572032026 2020.05.15 22:47:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e7a2d2b797c793b787a39747e292a282b2878292c)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589572032031 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589572032032 2020.05.15 22:47:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e7a2d2b797c7e3b787a39747e292a282b2878292c)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589572032037 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589572032038 2020.05.15 22:47:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e7a2d2b797c7f3b787a39747e292a282b2878292c)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589572032043 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589572032044 2020.05.15 22:47:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e7b732a2e792c392c79687478282f292a282b2926)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589572032049 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589572032050 2020.05.15 22:47:12)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3e6b633b3d68682b686a29646e393a383b39363868)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589572032091 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589572032092 2020.05.15 22:47:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6d393e6c3c3a6a7b3f6b2b373d6b696b696b686a6f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589572032097 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589572032098 2020.05.15 22:47:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7c28287d2b2b2c6a787d6e23297a7d7a787a787a79)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1839          1589572032103 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589572032104 2020.05.15 22:47:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7c282b7d2c2b2c692b2c6d26297a787a797b7e7a7e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589572032107 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589572032108 2020.05.15 22:47:12)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7c282b7d2c2b2c692b726d26297a787a797b7e7a7e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589572032113 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589572032114 2020.05.15 22:47:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 7c282a7d792a2a6b7f7a69262e7b787a757a2a7a29)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589572032119 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589572032120 2020.05.15 22:47:12)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8cd8da828cdbd99a89d898d6d98a898b8e8a8f8adf)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589572032126 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589572032127 2020.05.15 22:47:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9bcfca979fccc98dc99982c0ca9d9d9dc89dcd9c9b)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589572032132 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589572032133 2020.05.15 22:47:12)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 9bcf9b979fcccd8d939c8fc29c9c999d9e9d9c9d92)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589572032147 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589572032148 2020.05.15 22:47:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code abfff8fcf0fcaabdabaae8f2acada9ada8adafaefd)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589572032152 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 26))
	(_version ve4)
	(_time 1589572032153 2020.05.15 22:47:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code bbefe8efe0ecbaadbbbaf8e2bcbdb9bdb8bdbfbeed)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 33(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 34(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 36(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 27(_arch(_uni))))
		(_sig(_int BCDInput 1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 29(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
V 000049 55 2609          1589572032175 verAdder
(_unit VHDL(verification 0 8(veradder 0 12))
	(_version ve4)
	(_time 1589572032176 2020.05.15 22:47:12)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code ca9f999f9e9c9cdcc6cfdc9092ccc9cccbcdceccc3)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 1954051118)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder 3 -1)
)
I 000050 55 553           1589573082291 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589573082292 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c89d999d969e98dd9e9cdf9298cfcccecdce9dce9e)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589573082299 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589573082300 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d7828685d180d6c1d380918d81d1d6d0d3d1d2d182)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589573082305 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589573082306 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d7828685868181c28183c08d87d0d3d1d2d182d181)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589573082319 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589573082320 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e7b2e2b4b5b0b7f2b1b3f0bdb7e0e3e1e2e1e6e1b2)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589573082328 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589573082329 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a2f2a7a5a0a7e4f4a0b1ada1f1f6f0f3f1f2f1f6)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589573082337 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589573082338 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f7a2f2a7a5a0a7e4f3a0b1ada1f1f6f0f3f1f2f1f6)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589573082343 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589573082344 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06530200555156150351405c500007010200030007)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589573082349 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589573082350 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 06535501025204100152175d530003005001040350)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589573082358 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589573082359 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16434510124441034042014c461112101310401114)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589573082368 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589573082369 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 16434510124446034042014c461112101310401114)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589573082377 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589573082378 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25707620227774307371327f752221232023732227)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589573082383 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589573082384 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 25712821757227322772637f73232422212320222d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589573082396 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589573082397 2020.05.15 23:04:42)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 35613830666363206361226f6532313330323d3363)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589573082467 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589573082468 2020.05.15 23:04:42)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 83d6808c85d48495d185c5d9d38587858785868481)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589573082473 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589573082474 2020.05.15 23:04:42)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 83d6878d84d4d395878291dcd68582858785878586)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1839          1589573082479 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589573082480 2020.05.15 23:04:42)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 83d6848d83d4d396d4d392d9d68587858684818581)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589573082483 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589573082484 2020.05.15 23:04:42)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 93c6949c93c4c386c49d82c9c69597959694919591)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589573082493 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589573082494 2020.05.15 23:04:42)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 93c6959cc6c5c584909586c9c19497959a95c595c6)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589573082499 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589573082500 2020.05.15 23:04:42)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a2f7a4f5f3f5f7b4a7f6b6f8f7a4a7a5a0a4a1a4f1)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589573082518 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589573082519 2020.05.15 23:04:42)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b2e7b3e5e6e5e0a4e0b0abe9e3b4b4b4e1b4e4b5b2)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589573082526 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589573082527 2020.05.15 23:04:42)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b2e7e2e5e6e5e4a4bab5a6ebb5b5b0b4b7b4b5b4bb)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589573082548 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589573082549 2020.05.15 23:04:42)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code d184d283d986d0c7d1d09288d6d7d3d7d2d7d5d487)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589573082553 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 26))
	(_version ve4)
	(_time 1589573082554 2020.05.15 23:04:42)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code d184d283d986d0c7d1d09288d6d7d3d7d2d7d5d487)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 33(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 34(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 36(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 27(_arch(_uni))))
		(_sig(_int BCDInput 1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 29(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2617          1589573082578 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 12))
	(_version ve4)
	(_time 1589573082579 2020.05.15 23:04:42)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code f1a5f2a1f5a7a7e7fdf4e7aba9f7f2f7f0f6f5f7f8)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2630          1589573082588 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 87))
	(_version ve4)
	(_time 1589573082589 2020.05.15 23:04:42)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code f1a5f2a1f5a7a7e7fdf4e7aba9f7f2f7f0f6f5f7f8)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 97(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 90(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 90(_arch(_uni))))
		(_sig(_int adderCarry -1 0 91(_arch(_uni))))
		(_sig(_int test_in1 1 0 92(_arch(_uni))))
		(_sig(_int test_in2 1 0 92(_arch(_uni))))
		(_sig(_int test_in3 -1 0 93(_arch(_uni))))
		(_sig(_int actualResult 0 0 94(_arch(_uni))))
		(_file(_int outFile -2 0 101(_prcs 1)))
		(_var(_int l -3 0 102(_prcs 1)))
		(_var(_int sum_temp -4 0 103(_prcs 1)))
		(_prcs
			(line__98(_arch 0 0 98(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__100(_arch 1 0 100(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__152(_arch 2 0 152(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 553           1589573087740 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589573087741 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 15471112464345004341024f451211131013401343)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589573087750 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589573087751 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24762020217325322073627e722225232022212271)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589573087756 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589573087757 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24762020767272317270337e742320222122712272)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589573087765 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589573087766 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34666431656364216260236e643330323132353261)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589573087771 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589573087772 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 34666431656364273763726e623235333032313235)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589573087781 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589573087782 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44161446151314574013021e124245434042414245)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589573087787 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589573087788 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44161446151314574113021e124245434042414245)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589573087793 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589573087794 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 44164347421046524310551f114241421243464112)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589573087799 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589573087800 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 530154515201044605074409035457555655055451)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589573087805 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589573087806 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 530154515201034605074409035457555655055451)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589573087811 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589573087812 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 530154515201024605074409035457555655055451)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589573087817 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589573087818 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 63303a63353461746134253935656264676566646b)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589573087823 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589573087824 2020.05.15 23:04:47)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 63303a6336353576353774393364676566646b6535)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589573087876 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589573087877 2020.05.15 23:04:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a1f3f6f7a5f6a6b7f3a7e7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589573087882 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589573087883 2020.05.15 23:04:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a1f3f1f6a4f6f1b7a5a0b3fef4a7a0a7a5a7a5a7a4)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1839          1589573087888 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589573087889 2020.05.15 23:04:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a1f3f2f6a3f6f1b4f6f1b0fbf4a7a5a7a4a6a3a7a3)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589573087892 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589573087893 2020.05.15 23:04:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a1f3f2f6a3f6f1b4f6afb0fbf4a7a5a7a4a6a3a7a3)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589573087898 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589573087899 2020.05.15 23:04:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a1f3f3f6f6f7f7b6a2a7b4fbf3a6a5a7a8a7f7a7f4)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589573087904 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589573087905 2020.05.15 23:04:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b1e3e3e5e3e6e4a7b4e5a5ebe4b7b4b6b3b7b2b7e2)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589573087914 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589573087915 2020.05.15 23:04:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c1939497969693d793c3d89a90c7c7c792c797c6c1)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589573087920 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589573087921 2020.05.15 23:04:47)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c193c597969697d7c9c6d598c6c6c3c7c4c7c6c7c8)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589573087945 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589573087946 2020.05.15 23:04:47)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code e0b2b7b3e9b7e1f6e0e1a3b9e7e6e2e6e3e6e4e5b6)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589573087950 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 26))
	(_version ve4)
	(_time 1589573087951 2020.05.15 23:04:47)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code f0a2a7a0f9a7f1e6f0f1b3a9f7f6f2f6f3f6f4f5a6)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 33(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 34(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 36(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 27(_arch(_uni))))
		(_sig(_int BCDInput 1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 29(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2617          1589573087970 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 12))
	(_version ve4)
	(_time 1589573087971 2020.05.15 23:04:47)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code ffaca8afaca9a9e9f3fae9a5a7f9fcf9fef8fbf9f6)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2630          1589573087978 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 87))
	(_version ve4)
	(_time 1589573087979 2020.05.15 23:04:47)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code ffaca8afaca9a9e9f3fae9a5a7f9fcf9fef8fbf9f6)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 97(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 90(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 90(_arch(_uni))))
		(_sig(_int adderCarry -1 0 91(_arch(_uni))))
		(_sig(_int test_in1 1 0 92(_arch(_uni))))
		(_sig(_int test_in2 1 0 92(_arch(_uni))))
		(_sig(_int test_in3 -1 0 93(_arch(_uni))))
		(_sig(_int actualResult 0 0 94(_arch(_uni))))
		(_file(_int outFile -2 0 101(_prcs 1)))
		(_var(_int l -3 0 102(_prcs 1)))
		(_var(_int sum_temp -4 0 103(_prcs 1)))
		(_prcs
			(line__98(_arch 0 0 98(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__100(_arch 1 0 100(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__152(_arch 2 0 152(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 553           1589573091237 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589573091238 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c1929394969791d49795d69b91c6c5c7c4c794c797)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589573091247 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589573091248 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c1929394c196c0d7c596879b97c7c0c6c5c7c4c794)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589573091253 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589573091254 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d0838282868686c58684c78a80d7d4d6d5d685d686)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589573091259 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589573091260 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d083d682858780c58684c78a80d7d4d6d5d6d1d685)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589573091265 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589573091266 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d083d682858780c3d387968a86d6d1d7d4d6d5d6d1)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589573091271 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589573091272 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0b3e6b3b5b7b0f3e4b7a6bab6e6e1e7e4e6e5e6e1)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589573091277 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589573091278 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0b3e6b3b5b7b0f3e5b7a6bab6e6e1e7e4e6e5e6e1)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589573091283 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589573091284 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e0b3b1b2e2b4e2f6e7b4f1bbb5e6e5e6b6e7e2e5b6)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589573091289 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589573091290 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f0a3a1a1f2a2a7e5a6a4e7aaa0f7f4f6f5f6a6f7f2)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589573091295 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589573091296 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f0a3a1a1f2a2a0e5a6a4e7aaa0f7f4f6f5f6a6f7f2)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589573091301 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589573091302 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f0a3a1a1f2a2a1e5a6a4e7aaa0f7f4f6f5f6a6f7f2)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589573091307 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589573091308 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f0a2ffa0a5a7f2e7f2a7b6aaa6f6f1f7f4f6f5f7f8)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589573091313 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589573091314 2020.05.15 23:04:51)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ffadf0afffa9a9eaa9abe8a5aff8fbf9faf8f7f9a9)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589573091355 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589573091356 2020.05.15 23:04:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2e7d202b7e7929387c2868747e282a282a282b292c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589573091361 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589573091362 2020.05.15 23:04:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3e6d373b6f696e283a3f2c616b383f383a383a383b)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1839          1589573091367 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589573091368 2020.05.15 23:04:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3e6d343b68696e2b696e2f646b383a383b393c383c)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589573091371 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589573091372 2020.05.15 23:04:51)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3e6d343b68696e2b69302f646b383a383b393c383c)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589573091377 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589573091378 2020.05.15 23:04:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 3e6d353b3d6868293d382b646c393a38373868386b)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589573091383 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589573091384 2020.05.15 23:04:51)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 3e6d353b38696b283b6a2a646b383b393c383d386d)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589573091390 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589573091391 2020.05.15 23:04:51)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5d0e515d5f0a0f4b0f5f44060c5b5b5b0e5b0b5a5d)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589573091396 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589573091397 2020.05.15 23:04:51)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 5d0e005d5f0a0b4b555a49045a5a5f5b585b5a5b54)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589573091414 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589573091415 2020.05.15 23:04:51)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 6d3e636d303a6c7b6d6c2e346a6b6f6b6e6b69683b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589573091419 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 26))
	(_version ve4)
	(_time 1589573091420 2020.05.15 23:04:51)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 7c2f727d262b7d6a7c7d3f257b7a7e7a7f7a78792a)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 33(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 34(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 36(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 27(_arch(_uni))))
		(_sig(_int BCDInput 1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 29(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2617          1589573091441 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 12))
	(_version ve4)
	(_time 1589573091442 2020.05.15 23:04:51)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8cde8282dadada9a80899ad6d48a8f8a8d8b888a85)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__77(_arch 2 0 77(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2630          1589573091447 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 87))
	(_version ve4)
	(_time 1589573091448 2020.05.15 23:04:51)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8cde8282dadada9a80899ad6d48a8f8a8d8b888a85)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 97(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 88(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 90(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 90(_arch(_uni))))
		(_sig(_int adderCarry -1 0 91(_arch(_uni))))
		(_sig(_int test_in1 1 0 92(_arch(_uni))))
		(_sig(_int test_in2 1 0 92(_arch(_uni))))
		(_sig(_int test_in3 -1 0 93(_arch(_uni))))
		(_sig(_int actualResult 0 0 94(_arch(_uni))))
		(_file(_int outFile -2 0 101(_prcs 1)))
		(_var(_int l -3 0 102(_prcs 1)))
		(_var(_int sum_temp -4 0 103(_prcs 1)))
		(_prcs
			(line__98(_arch 0 0 98(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__100(_arch 1 0 100(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__152(_arch 2 0 152(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 553           1589573960524 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589573960525 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 626665623634327734367538326566646764376434)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589573960534 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589573960535 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 727675737125736476253428247473757674777427)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589573960540 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589573960541 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 727675732624246724266528227576747774277424)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589573960546 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589573960547 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8185d28fd5d6d194d7d596dbd186858784878087d4)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589573960552 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589573960553 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8185d28fd5d6d19282d6c7dbd78780868587848780)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589573960560 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589573960561 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9195c29ec5c6c18295c6d7cbc79790969597949790)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589573960566 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589573960567 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9195c29ec5c6c18294c6d7cbc79790969597949790)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589573960572 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589573960573 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9195959f92c5938796c580cac4979497c7969394c7)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589573960578 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589573960579 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9195959f92c3c684c7c586cbc19695979497c79693)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589573960584 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589573960585 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a1a5a5f7a2f3f1b4f7f5b6fbf1a6a5a7a4a7f7a6a3)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589573960590 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589573960591 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a1a5a5f7a2f3f0b4f7f5b6fbf1a6a5a7a4a7f7a6a3)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589573960596 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589573960597 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a1a4fbf6f5f6a3b6a3f6e7fbf7a7a0a6a5a7a4a6a9)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589573960602 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589573960603 2020.05.15 23:19:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a1a4fbf6f6f7f7b4f7f5b6fbf1a6a5a7a4a6a9a7f7)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589573960645 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589573960646 2020.05.15 23:19:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code dfdb8b8c8c88d8c98dd999858fd9dbd9dbd9dad8dd)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589573960651 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589573960652 2020.05.15 23:19:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code dfdb8c8d8d888fc9dbdecd808ad9ded9dbd9dbd9da)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1839          1589573960657 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589573960658 2020.05.15 23:19:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code dfdb8f8d8a888fca888fce858ad9dbd9dad8ddd9dd)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589573960661 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589573960662 2020.05.15 23:19:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code dfdb8f8d8a888fca88d1ce858ad9dbd9dad8ddd9dd)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589573960667 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589573960668 2020.05.15 23:19:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code efebbebcefb9b9f8ece9fab5bde8ebe9e6e9b9e9ba)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589573960673 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589573960674 2020.05.15 23:19:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code efebbebceab8baf9eabbfbb5bae9eae8ede9ece9bc)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589573960685 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589573960686 2020.05.15 23:19:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 0e0a590b0d595c185c0c17555f0808085d0858090e)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589573960692 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589573960693 2020.05.15 23:19:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 0e0a080b0d59581806091a5709090c080b08090807)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589573960717 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589573960718 2020.05.15 23:19:20)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 2d297829707a2c3b2d2c6e742a2b2f2b2e2b29287b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589573960727 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 26))
	(_version ve4)
	(_time 1589573960728 2020.05.15 23:19:20)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 2d297829707a2c3b2d2c6e742a2b2f2b2e2b29287b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 33(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 34(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 36(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 27(_arch(_uni))))
		(_sig(_int BCDInput 1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 29(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2688          1589573960753 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 12))
	(_version ve4)
	(_time 1589573960754 2020.05.15 23:19:20)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4c49194e1a1a1a5a434b5a16144a4f4a4d4b484a45)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__91(_arch 2 0 91(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2643          1589573960759 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 101))
	(_version ve4)
	(_time 1589573960760 2020.05.15 23:19:20)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 4c49194e1a1a1a5a40495a16144a4f4a4d4b484a45)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 111(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 104(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 104(_arch(_uni))))
		(_sig(_int adderCarry -1 0 105(_arch(_uni))))
		(_sig(_int test_in1 1 0 106(_arch(_uni))))
		(_sig(_int test_in2 1 0 106(_arch(_uni))))
		(_sig(_int test_in3 -1 0 107(_arch(_uni))))
		(_sig(_int actualResult 0 0 108(_arch(_uni))))
		(_file(_int outFile -2 0 115(_prcs 1)))
		(_var(_int l -3 0 116(_prcs 1)))
		(_var(_int sum_temp -4 0 117(_prcs 1)))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__114(_arch 1 0 114(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__166(_arch 2 0 166(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 553           1589574119556 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589574119557 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9996c496c6cfc98ccfcd8ec3c99e9d9f9c9fcc9fcf)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589574119563 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589574119564 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9a6f4fea1fea8bfadfeeff3ffafa8aeadafacaffc)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589574119569 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589574119570 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9a6f4fef6ffffbcfffdbef3f9aeadafacaffcafff)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589574119575 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589574119576 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9a6a0fef5fef9bcfffdbef3f9aeadafacafa8affc)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589574119581 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589574119582 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9b6b0ede5eee9aabaeeffe3efbfb8bebdbfbcbfb8)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589574119587 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589574119588 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9b6b0ede5eee9aabdeeffe3efbfb8bebdbfbcbfb8)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589574119593 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589574119594 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b9b6b0ede5eee9aabceeffe3efbfb8bebdbfbcbfb8)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589574119599 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589574119600 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8c7969cc29ccadecf9cd9939dcecdce9ecfcacd9e)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589574119605 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589574119606 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8c7969cc29a9fdd9e9cdf9298cfcccecdce9ecfca)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589574119611 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589574119612 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8c7969cc29a98dd9e9cdf9298cfcccecdce9ecfca)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589574119617 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589574119618 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c8c7969cc29a99dd9e9cdf9298cfcccecdce9ecfca)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589574119623 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589574119624 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d8d6d88a858fdacfda8f9e828eded9dfdcdedddfd0)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589574119629 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589574119630 2020.05.15 23:21:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d8d6d88a868e8ecd8e8ccf8288dfdcdedddfd0de8e)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589574119666 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589574119667 2020.05.15 23:21:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 07080800055000115501415d570103010301020005)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589574119672 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589574119673 2020.05.15 23:21:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 07080f010450571103061558520106010301030102)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1825          1589574119678 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589574119679 2020.05.15 23:21:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 16191d11134146034146074c431012101311141014)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589574119682 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589574119683 2020.05.15 23:21:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 16191d11134146034118074c431012101311141014)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589574119688 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589574119689 2020.05.15 23:21:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 16191c11464040011510034c441112101f10401043)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589574119694 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589574119695 2020.05.15 23:21:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 16191c11434143001342024c431013111410151045)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589574119705 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589574119706 2020.05.15 23:21:59)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 36393b306661642064342f6d673030306530603136)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589574119711 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589574119712 2020.05.15 23:21:59)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 36396a30666160203e31226f31313430333031303f)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589574119730 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589574119731 2020.05.15 23:21:59)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 454a4a47491244534544061c424347434643414013)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589574119736 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 26))
	(_version ve4)
	(_time 1589574119737 2020.05.15 23:21:59)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 555a5a56590254435554160c525357535653515003)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 33(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 34(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 36(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 27(_arch(_uni))))
		(_sig(_int BCDInput 1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 29(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2688          1589574119757 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 12))
	(_version ve4)
	(_time 1589574119758 2020.05.15 23:21:59)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 646a6b64653232726b63723e3c626762656360626d)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__91(_arch 2 0 91(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2643          1589574119764 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 101))
	(_version ve4)
	(_time 1589574119765 2020.05.15 23:21:59)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 747a7b75752222627871622e2c727772757370727d)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 111(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 104(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 104(_arch(_uni))))
		(_sig(_int adderCarry -1 0 105(_arch(_uni))))
		(_sig(_int test_in1 1 0 106(_arch(_uni))))
		(_sig(_int test_in2 1 0 106(_arch(_uni))))
		(_sig(_int test_in3 -1 0 107(_arch(_uni))))
		(_sig(_int actualResult 0 0 108(_arch(_uni))))
		(_file(_int outFile -2 0 115(_prcs 1)))
		(_var(_int l -3 0 116(_prcs 1)))
		(_var(_int sum_temp -4 0 117(_prcs 1)))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__114(_arch 1 0 114(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(6)(7)(8)(9)))))
			(line__166(_arch 2 0 166(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 553           1589574223275 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589574223276 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c0c4c195969690d59694d79a90c7c4c6c5c695c696)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589574223283 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589574223284 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d0d4d182d187d1c6d487968a86d6d1d7d4d6d5d685)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589574223289 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589574223290 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d0d4d182868686c58684c78a80d7d4d6d5d685d686)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589574223295 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589574223296 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d0d48582858780c58684c78a80d7d4d6d5d6d1d685)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589574223301 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589574223302 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dfdb8a8ddc888fccdc88998589d9ded8dbd9dad9de)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589574223307 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589574223308 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dfdb8a8ddc888fccdb88998589d9ded8dbd9dad9de)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589574223313 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589574223314 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dfdb8a8ddc888fccda88998589d9ded8dbd9dad9de)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589574223319 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589574223320 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dfdbdd8c8b8bddc9d88bce848ad9dad989d8ddda89)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589574223325 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589574223326 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efebedbdbbbdb8fab9bbf8b5bfe8ebe9eae9b9e8ed)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589574223331 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589574223332 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efebedbdbbbdbffab9bbf8b5bfe8ebe9eae9b9e8ed)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589574223337 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589574223338 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efebedbdbbbdbefab9bbf8b5bfe8ebe9eae9b9e8ed)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589574223343 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589574223344 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code efeab3bcecb8edf8edb8a9b5b9e9eee8ebe9eae8e7)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589574223349 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589574223350 2020.05.15 23:23:43)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fffaa3afffa9a9eaa9abe8a5aff8fbf9faf8f7f9a9)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589574223379 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589574223380 2020.05.15 23:23:43)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2d297e287c7a2a3b7f2b6b777d2b292b292b282a2f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589574223385 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589574223386 2020.05.15 23:23:43)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2d2979297d7a7d3b292c3f72782b2c2b292b292b28)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1839          1589574223391 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589574223392 2020.05.15 23:23:43)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2d297a297a7a7d387a7d3c77782b292b282a2f2b2f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589574223395 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589574223396 2020.05.15 23:23:43)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2d297a297a7a7d387a233c77782b292b282a2f2b2f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589574223401 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589574223402 2020.05.15 23:23:43)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 3d396b383f6b6b2a3e3b28676f3a393b343b6b3b68)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589574223407 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589574223408 2020.05.15 23:23:43)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 3d396b383a6a682b38692967683b383a3f3b3e3b6e)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589574223413 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589574223414 2020.05.15 23:23:43)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4d491c4c4f1a1f5b1f4f54161c4b4b4b1e4b1b4a4d)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589574223419 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589574223420 2020.05.15 23:23:43)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 4d494d4c4f1a1b5b454a59144a4a4f4b484b4a4b44)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589574223438 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589574223439 2020.05.15 23:23:43)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 6c683f6c363b6d7a6c6d2f356b6a6e6a6f6a68693a)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589574223444 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 26))
	(_version ve4)
	(_time 1589574223445 2020.05.15 23:23:43)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 6c683f6c363b6d7a6c6d2f356b6a6e6a6f6a68693a)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 33(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 34(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 36(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 27(_arch(_uni))))
		(_sig(_int BCDInput 1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 29(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2645          1589574223466 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 12))
	(_version ve4)
	(_time 1589574223467 2020.05.15 23:23:43)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8b8ed885dcdddd9d848c9dd1d38d888d8a8c8f8d82)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__91(_arch 2 0 91(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2716          1589574223472 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 101))
	(_version ve4)
	(_time 1589574223473 2020.05.15 23:23:43)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8b8ed885dcdddd9d84899dd1d38d888d8a8c8f8d82)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 111(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 104(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 104(_arch(_uni))))
		(_sig(_int adderCarry -1 0 105(_arch(_uni))))
		(_sig(_int test_in1 1 0 106(_arch(_uni))))
		(_sig(_int test_in2 1 0 106(_arch(_uni))))
		(_sig(_int test_in3 -1 0 107(_arch(_uni))))
		(_sig(_int actualResult 0 0 108(_arch(_uni))))
		(_file(_int outFile -2 0 115(_prcs 1)))
		(_var(_int l -3 0 116(_prcs 1)))
		(_var(_int sum_temp -4 0 117(_prcs 1)))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__114(_arch 1 0 114(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__183(_arch 2 0 183(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 553           1589574239657 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589574239658 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c7c7c692969197d29193d09d97c0c3c1c2c192c191)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589574239666 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589574239667 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c7c7c692c190c6d1c390819d91c1c6c0c3c1c2c192)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589574239672 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589574239673 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d6d784868080c38082c18c86d1d2d0d3d083d080)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589574239678 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589574239679 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d68384858186c38082c18c86d1d2d0d3d0d7d083)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589574239684 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589574239685 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d68384858186c5d581908c80d0d7d1d2d0d3d0d7)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589574239690 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589574239691 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d68384858186c5d281908c80d0d7d1d2d0d3d0d7)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589574239696 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589574239697 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e6e6b3b5b5b1b6f5e3b1a0bcb0e0e7e1e2e0e3e0e7)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589574239702 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589574239703 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e6e6e4b4e2b2e4f0e1b2f7bdb3e0e3e0b0e1e4e3b0)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589574239708 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589574239709 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e6e6e4b4e2b4b1f3b0b2f1bcb6e1e2e0e3e0b0e1e4)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589574239714 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589574239715 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f6f4a7f2a4a6e3a0a2e1aca6f1f2f0f3f0a0f1f4)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589574239720 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589574239721 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f6f4a7f2a4a7e3a0a2e1aca6f1f2f0f3f0a0f1f4)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589574239726 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589574239727 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f7aaa6a5a1f4e1f4a1b0aca0f0f7f1f2f0f3f1fe)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589574239732 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589574239733 2020.05.15 23:23:59)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f7aaa6a6a0a0e3a0a2e1aca6f1f2f0f3f1fef0a0)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589574239764 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589574239765 2020.05.15 23:23:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 34346730356333226632726e643230323032313336)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000058 55 1504          1589574239770 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589574239771 2020.05.15 23:23:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 34346031346364223035266b613235323032303231)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1839          1589574239776 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589574239777 2020.05.15 23:23:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 34346331336364216364256e613230323133363236)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589574239780 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589574239781 2020.05.15 23:23:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3434633133636421633a256e613230323133363236)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589574239786 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589574239787 2020.05.15 23:23:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 34346231666262233732216e663330323d32623261)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589574239792 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589574239793 2020.05.15 23:23:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 34346231636361223160206e613231333632373267)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589574239798 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589574239799 2020.05.15 23:23:59)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 535302530604014501514a08025555550055055453)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589574239804 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589574239805 2020.05.15 23:23:59)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 53535353060405455b54470a54545155565554555a)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589574239817 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589574239818 2020.05.15 23:23:59)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 63633063693462756362203a646561656065676635)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589574239823 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 26))
	(_version ve4)
	(_time 1589574239824 2020.05.15 23:23:59)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 63633063693462756362203a646561656065676635)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 33(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 34(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 36(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 27(_arch(_uni))))
		(_sig(_int BCDInput 1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 29(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2645          1589574239842 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 12))
	(_version ve4)
	(_time 1589574239843 2020.05.15 23:23:59)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8283d18c85d4d4948d8594d8da848184838586848b)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__91(_arch 2 0 91(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2716          1589574239848 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 101))
	(_version ve4)
	(_time 1589574239849 2020.05.15 23:23:59)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8283d18c85d4d4948d8494d8da848184838586848b)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 111(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 104(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 104(_arch(_uni))))
		(_sig(_int adderCarry -1 0 105(_arch(_uni))))
		(_sig(_int test_in1 1 0 106(_arch(_uni))))
		(_sig(_int test_in2 1 0 106(_arch(_uni))))
		(_sig(_int test_in3 -1 0 107(_arch(_uni))))
		(_sig(_int actualResult 0 0 108(_arch(_uni))))
		(_file(_int outFile -2 0 115(_prcs 1)))
		(_var(_int l -3 0 116(_prcs 1)))
		(_var(_int sum_temp -4 0 117(_prcs 1)))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__114(_arch 1 0 114(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__179(_arch 2 0 179(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1953068832 1330520168 1381123360 559108687)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 553           1589576187480 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589576187481 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6b6f386b6f3d3b7e3d3f7c313b6c6f6d6e6d3e6d3d)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589576187487 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 21))
	(_version ve4)
	(_time 1589576187488 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6b6f386b383c6a7d6f3c2d313d6d6a6c6f6d6e6d3e)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589576187493 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 33))
	(_version ve4)
	(_time 1589576187494 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6b6f386b6f3d3d7e3d3f7c313b6c6f6d6e6d3e6d3d)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589576187499 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 45))
	(_version ve4)
	(_time 1589576187500 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8a8e8d848eddda9fdcde9dd0da8d8e8c8f8c8b8cdf)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589576187505 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 57))
	(_version ve4)
	(_time 1589576187506 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8a8e8d848eddda9989ddccd0dc8c8b8d8e8c8f8c8b)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589576187511 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 69))
	(_version ve4)
	(_time 1589576187512 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8a8e8d848eddda998eddccd0dc8c8b8d8e8c8f8c8b)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__71(_arch 0 0 71(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589576187517 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 81))
	(_version ve4)
	(_time 1589576187518 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8a8e8d848eddda998fddccd0dc8c8b8d8e8c8f8c8b)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__83(_arch 0 0 83(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 595           1589576187523 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 93))
	(_version ve4)
	(_time 1589576187524 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9a9eca94c9ce988c9dce8bc1cf9c9f9ccc9d989fcc)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__95(_arch 0 0 95(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589576187529 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 105))
	(_version ve4)
	(_time 1589576187530 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9a9eca94c9c8cd8fccce8dc0ca9d9e9c9f9ccc9d98)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__107(_arch 0 0 107(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589576187535 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 117))
	(_version ve4)
	(_time 1589576187536 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9a9eca94c9c8ca8fccce8dc0ca9d9e9c9f9ccc9d98)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589576187541 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 129))
	(_version ve4)
	(_time 1589576187542 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aaaefafcf9f8fbbffcfebdf0faadaeacafacfcada8)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__131(_arch 0 0 131(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589576187547 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 141))
	(_version ve4)
	(_time 1589576187548 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aaafa4fdaefda8bda8fdecf0fcacabadaeacafada2)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__143(_arch 0 0 143(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589576187553 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 153))
	(_version ve4)
	(_time 1589576187554 2020.05.15 23:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code aaafa4fdadfcfcbffcfebdf0faadaeacafada2acfc)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589576187599 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589576187600 2020.05.15 23:56:27)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e8ece8bae5bfeffebaeeaeb2b8eeeceeeceeedefea)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000058 55 1504          1589576187605 structural_adder4
(_unit VHDL(adder4 0 27(structural_adder4 1 35))
	(_version ve4)
	(_time 1589576187606 2020.05.15 23:56:27)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e8ecefbbe4bfb8feece9fab7bdeee9eeeceeeceeed)
	(_ent
		(_time 1588679593697)
	)
	(_inst g0 1 38(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(0)))
			((y)(y(0)))
			((cin)(cin))
			((sum)(sum(0)))
			((cout)(carry(0)))
		)
	)
	(_inst g1 1 40(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(1)))
			((y)(y(1)))
			((cin)(carry(0)))
			((sum)(sum(1)))
			((cout)(carry(1)))
		)
	)
	(_inst g2 1 42(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(2)))
			((y)(y(2)))
			((cin)(carry(1)))
			((sum)(sum(2)))
			((cout)(carry(2)))
		)
	)
	(_inst g3 1 44(_ent . full_adder1 structural_full_adder1)
		(_port
			((x)(x(3)))
			((y)(y(3)))
			((cin)(carry(2)))
			((sum)(sum(3)))
			((cout)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 28(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 28(_ent(_in))))
		(_port(_int y 0 0 28(_ent(_in))))
		(_port(_int cin -1 0 29(_ent(_in))))
		(_port(_int sum 0 0 30(_ent(_out))))
		(_port(_int cout -1 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 1 36(_array -1((_dto i 2 i 0)))))
		(_sig(_int carry 1 1 36(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1839          1589576187611 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589576187612 2020.05.15 23:56:27)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e8ececbbe3bfb8fdbfb8f9b2bdeeeceeedefeaeeea)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 73(_ent . adder4 structural_adder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 74(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 79(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 1 75(_assignment(_trgt(7))(_sens(9)))))
			(line__77(_arch 1 1 77(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 3 -1)
)
I 000055 55 1837          1589576187615 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 83))
	(_version ve4)
	(_time 1589576187616 2020.05.15 23:56:27)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e8ececbbe3bfb8fdbfe6f9b2bdeeeceeedefeaeeea)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 90(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 91(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 96(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 84(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 84(_arch(_uni))))
		(_sig(_int first_carry -1 1 85(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 86(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 87(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 88(_arch(_uni))))
		(_prcs
			(line__92(_arch 0 1 92(_assignment(_trgt(7))(_sens(9)))))
			(line__94(_arch 1 1 94(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589576187621 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 110))
	(_version ve4)
	(_time 1589576187622 2020.05.15 23:56:27)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f8fcfda8a6aeaeeffbfeeda2aafffcfef1feaefead)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 113(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 114(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 115(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 111(_arch(_uni))))
		(_sig(_int n2 -1 0 111(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589576187627 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 132))
	(_version ve4)
	(_time 1589576187628 2020.05.15 23:56:27)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f8fcfda8a3afadeefdaceca2adfefdfffafefbfeab)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 150(_for 3 )
		(_inst carryPropLoop 0 151(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 150(_arch)))
		)
	)
	(_generate carryGenerate 0 154(_for 4 )
		(_inst carryGeneLoop 0 155(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 171(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 175(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 177(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 179(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 187(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 189(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 191(_for 5 )
		(_inst s 0 192(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 191(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 133(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 133(_arch(_uni))))
		(_sig(_int g 1 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 135(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 135(_arch(_uni))))
		(_sig(_int p0c0 -1 0 137(_arch(_uni))))
		(_sig(_int p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int p2g1 -1 0 140(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 141(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 142(_arch(_uni))))
		(_sig(_int p3g2 -1 0 143(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 144(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 145(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 146(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 150(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 191(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589576187637 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 10))
	(_version ve4)
	(_time 1589576187638 2020.05.15 23:56:27)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 070304025650551155051e5c560101015401510007)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589576187643 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 35))
	(_version ve4)
	(_time 1589576187644 2020.05.15 23:56:27)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 17134513464041011f10034e10101511121110111e)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 37(_for 2 )
		(_inst D_FF 0 38(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 37(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 37(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589576187658 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 12))
	(_version ve4)
	(_time 1589576187659 2020.05.15 23:56:27)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 27232623297026312726647e202125212421232271)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 19(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 20(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 22(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 13(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 13(_arch(_uni))))
		(_sig(_int BCDInput 1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 15(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 16(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589576187664 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 26))
	(_version ve4)
	(_time 1589576187665 2020.05.15 23:56:27)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 27232623297026312726647e202125212421232271)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 33(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 34(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 36(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 27(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 27(_arch(_uni))))
		(_sig(_int BCDInput 1 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 29(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 30(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2712          1589576187688 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 12))
	(_version ve4)
	(_time 1589576187689 2020.05.15 23:56:27)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 46434744451010504941501c1e404540474142404f)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__91(_arch 2 0 91(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589576187694 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 101))
	(_version ve4)
	(_time 1589576187695 2020.05.15 23:56:27)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 46434744451010504940501c1e404540474142404f)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 111(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 102(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 102(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 104(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 104(_arch(_uni))))
		(_sig(_int adderCarry -1 0 105(_arch(_uni))))
		(_sig(_int test_in1 1 0 106(_arch(_uni))))
		(_sig(_int test_in2 1 0 106(_arch(_uni))))
		(_sig(_int test_in3 -1 0 107(_arch(_uni))))
		(_sig(_int actualResult 0 0 108(_arch(_uni))))
		(_file(_int outFile -2 0 115(_prcs 1)))
		(_var(_int l -3 0 116(_prcs 1)))
		(_var(_int sum_temp -4 0 117(_prcs 1)))
		(_prcs
			(line__112(_arch 0 0 112(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__114(_arch 1 0 114(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__179(_arch 2 0 179(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000051 55 2712          1589904197327 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 12))
	(_version ve4)
	(_time 1589904197328 2020.05.19 19:03:17)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code dfda8c8d8c8989c9d0dac98587d9dcd9ded8dbd9d6)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 22(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 13(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 15(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 15(_arch(_uni))))
		(_sig(_int adderCarry -1 0 16(_arch(_uni))))
		(_sig(_int test_in1 1 0 17(_arch(_uni))))
		(_sig(_int test_in2 1 0 17(_arch(_uni))))
		(_sig(_int test_in3 -1 0 18(_arch(_uni))))
		(_sig(_int actualResult 0 0 19(_arch(_uni))))
		(_file(_int outFile -2 0 26(_prcs 1)))
		(_var(_int l -3 0 27(_prcs 1)))
		(_var(_int sum_temp -4 0 28(_prcs 1)))
		(_prcs
			(line__23(_arch 0 0 23(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__25(_arch 1 0 25(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__93(_arch 2 0 93(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589904197339 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 103))
	(_version ve4)
	(_time 1589904197340 2020.05.19 19:03:17)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code efeabcbcbcb9b9f9e0ebf9b5b7e9ece9eee8ebe9e6)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 113(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 104(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 104(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 106(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 106(_arch(_uni))))
		(_sig(_int adderCarry -1 0 107(_arch(_uni))))
		(_sig(_int test_in1 1 0 108(_arch(_uni))))
		(_sig(_int test_in2 1 0 108(_arch(_uni))))
		(_sig(_int test_in3 -1 0 109(_arch(_uni))))
		(_sig(_int actualResult 0 0 110(_arch(_uni))))
		(_file(_int outFile -2 0 117(_prcs 1)))
		(_var(_int l -3 0 118(_prcs 1)))
		(_var(_int sum_temp -4 0 119(_prcs 1)))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__116(_arch 1 0 116(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__183(_arch 2 0 183(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 553           1589912728692 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 9))
	(_version ve4)
	(_time 1589912728693 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8e8d88808dd8de9bd8da99d4de898a888b88db88d8)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__11(_arch 0 0 11(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589912728707 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 22))
	(_version ve4)
	(_time 1589912728708 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9e9d9891cac99f889ac9d8c4c8989f999a989b98cb)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589912728735 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 35))
	(_version ve4)
	(_time 1589912728736 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bdbebbe9bfebeba8ebe9aae7edbab9bbb8bbe8bbeb)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__37(_arch 0 0 37(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589912728762 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 48))
	(_version ve4)
	(_time 1589912728763 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dcdf8e8eda8b8cc98a88cb868cdbd8dad9daddda89)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__50(_arch 0 0 50(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589912728789 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 61))
	(_version ve4)
	(_time 1589912728790 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ecefbebfeabbbcffefbbaab6baeaedebe8eae9eaed)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__63(_arch 0 0 63(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589912728816 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 74))
	(_version ve4)
	(_time 1589912728817 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0b085e0d0c5c5b180f5c4d515d0d0a0c0f0d0e0d0a)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589912728842 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 87))
	(_version ve4)
	(_time 1589912728843 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2a297f2e2e7d7a392f7d6c707c2c2b2d2e2c2f2c2b)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__89(_arch 0 0 89(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589912728869 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 100))
	(_version ve4)
	(_time 1589912728870 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a39383e696e382c3d6e2b616f3c3f3c6c3d383f6c)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__102(_arch 0 0 102(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589912728897 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 113))
	(_version ve4)
	(_time 1589912728898 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 595a5b5b520b0e4c0f0d4e03095e5d5f5c5f0f5e5b)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589912728925 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 126))
	(_version ve4)
	(_time 1589912728926 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 787b7a78722a286d2e2c6f22287f7c7e7d7e2e7f7a)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__128(_arch 0 0 128(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589912728954 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 139))
	(_version ve4)
	(_time 1589912728955 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 989b9a9692cac98dcecc8fc2c89f9c9e9d9ece9f9a)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__141(_arch 0 0 141(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589912728982 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 152))
	(_version ve4)
	(_time 1589912728983 2020.05.19 21:25:28)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b7b5ebe3e5e0b5a0b5e0f1ede1b1b6b0b3b1b2b0bf)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__154(_arch 0 0 154(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589912729010 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 165))
	(_version ve4)
	(_time 1589912729011 2020.05.19 21:25:29)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c6c49a93969090d39092d19c96c1c2c0c3c1cec090)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__167(_arch 0 0 167(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589913336699 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589913336700 2020.05.19 21:35:36)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8ed98b81ded98998dc88c8d4de888a888a888b898c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000053 55 1913          1589913336755 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 57))
	(_version ve4)
	(_time 1589913336756 2020.05.19 21:35:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code cc9bcd999c9b9cd99bc2dd9699cac8cac9cbcecace)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 64(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 65(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 70(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 58(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 58(_arch(_uni))))
		(_sig(_int first_carry -1 1 59(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 60(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 61(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 62(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 1 66(_assignment(_trgt(7))(_sens(9)))))
			(line__68(_arch 1 1 68(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589913336778 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 74))
	(_version ve4)
	(_time 1589913336779 2020.05.19 21:35:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code dc8bdd8e8c8b8cc98bd2cd8689dad8dad9dbdedade)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 81(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 82(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 87(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 75(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 75(_arch(_uni))))
		(_sig(_int first_carry -1 1 76(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 77(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 78(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 79(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 1 83(_assignment(_trgt(7))(_sens(9)))))
			(line__85(_arch 1 1 85(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589913336812 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 101))
	(_version ve4)
	(_time 1589913336813 2020.05.19 21:35:36)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0b5c0c0d0f5d5d1c080d1e51590c0f0d020d5d0d5e)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 104(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 105(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 106(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 102(_arch(_uni))))
		(_sig(_int n2 -1 0 102(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589913336834 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 123))
	(_version ve4)
	(_time 1589913336835 2020.05.19 21:35:36)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1b4c1c1c1a4c4e0d1e4f0f414e1d1e1c191d181d48)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 141(_for 3 )
		(_inst carryPropLoop 0 142(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 141(_arch)))
		)
	)
	(_generate carryGenerate 0 145(_for 4 )
		(_inst carryGeneLoop 0 146(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 145(_arch)))
		)
	)
	(_inst p0c0_cal 0 154(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 156(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 158(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 160(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 162(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 170(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 174(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 176(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 178(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 180(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 182(_for 5 )
		(_inst s 0 183(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 182(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 124(_arch(_uni))))
		(_sig(_int g 1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 126(_arch(_uni))))
		(_sig(_int p0c0 -1 0 128(_arch(_uni))))
		(_sig(_int p1g0 -1 0 129(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p2g1 -1 0 131(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 132(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 133(_arch(_uni))))
		(_sig(_int p3g2 -1 0 134(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 135(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 137(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 141(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 145(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 182(_scalar (_to i 0 i 3))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__152(_arch 1 0 152(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589913356076 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589913356077 2020.05.19 21:35:56)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4d1e1d4e1c1a4a5b1f4b0b171d4b494b494b484a4f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589913356084 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 36))
	(_version ve4)
	(_time 1589913356085 2020.05.19 21:35:56)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4d1f194f101b195b4d485917184b484a4f4a4f4b44)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 41(_for 4 )
		(_inst g 0 42(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 41(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 37(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 37(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 41(_scalar (_to i 0 c 7))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589913356111 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 57))
	(_version ve4)
	(_time 1589913356112 2020.05.19 21:35:56)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6c3f386c3c3b3c793b627d36396a686a696b6e6a6e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 64(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 65(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 70(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 58(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 58(_arch(_uni))))
		(_sig(_int first_carry -1 1 59(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 60(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 61(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 62(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 1 66(_assignment(_trgt(7))(_sens(9)))))
			(line__68(_arch 1 1 68(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589913356128 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 74))
	(_version ve4)
	(_time 1589913356129 2020.05.19 21:35:56)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7b282f7a2a2c2b6e2c756a212e7d7f7d7e7c797d79)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 81(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 82(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 87(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 75(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 75(_arch(_uni))))
		(_sig(_int first_carry -1 1 76(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 77(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 78(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 79(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 1 83(_assignment(_trgt(7))(_sens(9)))))
			(line__85(_arch 1 1 85(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589913356150 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 101))
	(_version ve4)
	(_time 1589913356151 2020.05.19 21:35:56)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8bd8de858fdddd9c888d9ed1d98c8f8d828ddd8dde)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 104(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 105(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 106(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 102(_arch(_uni))))
		(_sig(_int n2 -1 0 102(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589913356171 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 123))
	(_version ve4)
	(_time 1589913356172 2020.05.19 21:35:56)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code aaf9fffda8fdffbcaffebef0ffacafada8aca9acf9)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 141(_for 3 )
		(_inst carryPropLoop 0 142(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 141(_arch)))
		)
	)
	(_generate carryGenerate 0 145(_for 4 )
		(_inst carryGeneLoop 0 146(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 145(_arch)))
		)
	)
	(_inst p0c0_cal 0 154(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 156(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 158(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 160(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 162(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 170(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 174(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 176(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 178(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 180(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 182(_for 5 )
		(_inst s 0 183(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 182(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 124(_arch(_uni))))
		(_sig(_int g 1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 126(_arch(_uni))))
		(_sig(_int p0c0 -1 0 128(_arch(_uni))))
		(_sig(_int p1g0 -1 0 129(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p2g1 -1 0 131(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 132(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 133(_arch(_uni))))
		(_sig(_int p3g2 -1 0 134(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 135(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 137(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 141(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 145(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 182(_scalar (_to i 0 i 3))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__152(_arch 1 0 152(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589913360006 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 13))
	(_version ve4)
	(_time 1589913360007 2020.05.19 21:36:00)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9ececd90cec99988cc98d8c4ce989a989a989b999c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 16(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 18(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 21(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 14(_arch(_uni))))
		(_sig(_int n2 -1 0 14(_arch(_uni))))
		(_sig(_int n3 -1 0 14(_arch(_uni))))
		(_sig(_int n4 -1 0 14(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589913360012 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 36))
	(_version ve4)
	(_time 1589913360013 2020.05.19 21:36:00)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9ecfc991c2c8ca889e9b8ac4cb989b999c999c9897)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 41(_for 4 )
		(_inst g 0 42(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 41(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 37(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 37(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 41(_scalar (_to i 0 c 7))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__40(_arch 1 0 40(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589913360019 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 57))
	(_version ve4)
	(_time 1589913360020 2020.05.19 21:36:00)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code aefef9f9f8f9febbf9a0bff4fba8aaa8aba9aca8ac)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 64(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 65(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 70(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 58(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 58(_arch(_uni))))
		(_sig(_int first_carry -1 1 59(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 60(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 61(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 62(_arch(_uni))))
		(_prcs
			(line__66(_arch 0 1 66(_assignment(_trgt(7))(_sens(9)))))
			(line__68(_arch 1 1 68(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589913360023 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 74))
	(_version ve4)
	(_time 1589913360024 2020.05.19 21:36:00)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code aefef9f9f8f9febbf9a0bff4fba8aaa8aba9aca8ac)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 81(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 82(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 87(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 75(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 75(_arch(_uni))))
		(_sig(_int first_carry -1 1 76(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 77(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 78(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 79(_arch(_uni))))
		(_prcs
			(line__83(_arch 0 1 83(_assignment(_trgt(7))(_sens(9)))))
			(line__85(_arch 1 1 85(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589913360029 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 101))
	(_version ve4)
	(_time 1589913360030 2020.05.19 21:36:00)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code aefef8f9adf8f8b9ada8bbf4fca9aaa8a7a8f8a8fb)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 104(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 105(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 106(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 102(_arch(_uni))))
		(_sig(_int n2 -1 0 102(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589913360035 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 123))
	(_version ve4)
	(_time 1589913360036 2020.05.19 21:36:00)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code beeee8eab8e9eba8bbeaaae4ebb8bbb9bcb8bdb8ed)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 141(_for 3 )
		(_inst carryPropLoop 0 142(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 141(_arch)))
		)
	)
	(_generate carryGenerate 0 145(_for 4 )
		(_inst carryGeneLoop 0 146(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 145(_arch)))
		)
	)
	(_inst p0c0_cal 0 154(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 156(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 158(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 160(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 162(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 166(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 168(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 170(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 174(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 176(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 178(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 180(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 182(_for 5 )
		(_inst s 0 183(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 182(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 124(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 124(_arch(_uni))))
		(_sig(_int g 1 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 126(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 126(_arch(_uni))))
		(_sig(_int p0c0 -1 0 128(_arch(_uni))))
		(_sig(_int p1g0 -1 0 129(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p2g1 -1 0 131(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 132(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 133(_arch(_uni))))
		(_sig(_int p3g2 -1 0 134(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 135(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 137(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 141(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 145(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 182(_scalar (_to i 0 i 3))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__152(_arch 1 0 152(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589913714609 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 14))
	(_version ve4)
	(_time 1589913714610 2020.05.19 21:41:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d0d0d183d587d7c682d6968a80d6d4d6d4d6d5d7d2)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 22(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 15(_arch(_uni))))
		(_sig(_int n2 -1 0 15(_arch(_uni))))
		(_sig(_int n3 -1 0 15(_arch(_uni))))
		(_sig(_int n4 -1 0 15(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589913714615 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 37))
	(_version ve4)
	(_time 1589913714616 2020.05.19 21:41:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d0d1d582d98684c6d0d5c48a85d6d5d7d2d7d2d6d9)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 42(_for 4 )
		(_inst g 0 43(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 42(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 38(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 42(_scalar (_to i 0 c 7))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589913714621 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 58))
	(_version ve4)
	(_time 1589913714622 2020.05.19 21:41:54)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d0d0d582d38780c587dec18a85d6d4d6d5d7d2d6d2)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 66(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 71(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 62(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(9)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589913714632 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 75))
	(_version ve4)
	(_time 1589913714633 2020.05.19 21:41:54)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code dfdfda8d8a888fca88d1ce858ad9dbd9dad8ddd9dd)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 82(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 83(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 88(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 76(_arch(_uni))))
		(_sig(_int first_carry -1 1 77(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 78(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 79(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 80(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 1 84(_assignment(_trgt(7))(_sens(9)))))
			(line__86(_arch 1 1 86(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589913714642 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 102))
	(_version ve4)
	(_time 1589913714643 2020.05.19 21:41:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code efefebbcefb9b9f8ece9fab5bde8ebe9e6e9b9e9ba)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 105(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 107(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 103(_arch(_uni))))
		(_sig(_int n2 -1 0 103(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589913714648 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 124))
	(_version ve4)
	(_time 1589913714649 2020.05.19 21:41:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code efefebbceab8baf9eabafbb5bae9eae8ede9ece9bc)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 142(_for 3 )
		(_inst carryPropLoop 0 143(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 142(_arch)))
		)
	)
	(_generate carryGenerate 0 146(_for 4 )
		(_inst carryGeneLoop 0 147(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 146(_arch)))
		)
	)
	(_inst p0c0_cal 0 156(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 158(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 160(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 162(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 164(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 166(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 168(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 170(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 172(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 176(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 178(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 180(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 182(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 184(_for 5 )
		(_inst s 0 185(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 184(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 125(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 125(_arch(_uni))))
		(_sig(_int g 1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 127(_arch(_uni))))
		(_sig(_int p0c0 -1 0 129(_arch(_uni))))
		(_sig(_int p1g0 -1 0 130(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 131(_arch(_uni))))
		(_sig(_int p2g1 -1 0 132(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 134(_arch(_uni))))
		(_sig(_int p3g2 -1 0 135(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 138(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 142(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 146(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 184(_scalar (_to i 0 i 3))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__153(_arch 1 0 153(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589914487288 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 14))
	(_version ve4)
	(_time 1589914487289 2020.05.19 21:54:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 10151416154717064216564a401614161416151712)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 17(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 19(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 22(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 15(_arch(_uni))))
		(_sig(_int n2 -1 0 15(_arch(_uni))))
		(_sig(_int n3 -1 0 15(_arch(_uni))))
		(_sig(_int n4 -1 0 15(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589914487294 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 37))
	(_version ve4)
	(_time 1589914487295 2020.05.19 21:54:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 10141017194644061015044a451615171217121619)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 42(_for 4 )
		(_inst g 0 43(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 42(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 38(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 38(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 42(_scalar (_to i 0 c 7))))
		(_prcs
			(line__40(_arch 0 0 40(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__41(_arch 1 0 41(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589914487300 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 58))
	(_version ve4)
	(_time 1589914487301 2020.05.19 21:54:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1f1a1f184a484f0a48110e454a191b191a181d191d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 65(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 66(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 71(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 59(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 59(_arch(_uni))))
		(_sig(_int first_carry -1 1 60(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 61(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 62(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 63(_arch(_uni))))
		(_prcs
			(line__67(_arch 0 1 67(_assignment(_trgt(7))(_sens(9)))))
			(line__69(_arch 1 1 69(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589914487304 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 75))
	(_version ve4)
	(_time 1589914487305 2020.05.19 21:54:47)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1f1a1f184a484f0a48110e454a191b191a181d191d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 82(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 83(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 88(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 76(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 76(_arch(_uni))))
		(_sig(_int first_carry -1 1 77(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 78(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 79(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 80(_arch(_uni))))
		(_prcs
			(line__84(_arch 0 1 84(_assignment(_trgt(7))(_sens(9)))))
			(line__86(_arch 1 1 86(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589914487310 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 102))
	(_version ve4)
	(_time 1589914487311 2020.05.19 21:54:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1f1a1e181f4949081c190a454d181b19161949194a)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 105(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 107(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 103(_arch(_uni))))
		(_sig(_int n2 -1 0 103(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589914487316 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 124))
	(_version ve4)
	(_time 1589914487317 2020.05.19 21:54:47)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1f1a1e181a484a091a4a0b454a191a181d191c194c)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 142(_for 3 )
		(_inst carryPropLoop 0 143(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 142(_arch)))
		)
	)
	(_generate carryGenerate 0 146(_for 4 )
		(_inst carryGeneLoop 0 147(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 146(_arch)))
		)
	)
	(_inst p0c0_cal 0 156(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 158(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 160(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 162(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 164(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 166(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 168(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 170(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 172(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 176(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 178(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 180(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 182(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 184(_for 5 )
		(_inst s 0 185(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 184(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 125(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 125(_arch(_uni))))
		(_sig(_int g 1 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 127(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 127(_arch(_uni))))
		(_sig(_int p0c0 -1 0 129(_arch(_uni))))
		(_sig(_int p1g0 -1 0 130(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 131(_arch(_uni))))
		(_sig(_int p2g1 -1 0 132(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 134(_arch(_uni))))
		(_sig(_int p3g2 -1 0 135(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 138(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 142(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 146(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 184(_scalar (_to i 0 i 3))))
		(_prcs
			(line__151(_arch 0 0 151(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__153(_arch 1 0 153(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000066 55 2052          1589914490602 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 13))
	(_version ve4)
	(_time 1589914490603 2020.05.19 21:54:50)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 000550060957011600004359070602060306040556)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 20(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 21(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 22(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 23(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 14(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 14(_arch(_uni))))
		(_sig(_int BCDInput 1 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 16(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 16(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589914490624 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 28))
	(_version ve4)
	(_time 1589914490625 2020.05.19 21:54:50)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 1f1a4f1840481e091f1f5c4618191d191c191b1a49)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 35(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 36(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 37(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 38(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 29(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 29(_arch(_uni))))
		(_sig(_int BCDInput 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 31(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 31(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 32(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000050 55 554           1589915295288 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589915295289 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 505e0353060600450604470a005754565556055606)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589915295310 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589915295311 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f510c5c08085e495b08190509595e585b595a590a)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589915295326 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589915295327 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f613c6f6f39397a393b78353f686b696a693a6939)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589915295352 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589915295353 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8e8089808ed9de9bd8da99d4de898a888b888f88db)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589915295378 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589915295379 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9e9099919ec9ce8d9dc9d8c4c8989f999a989b989f)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589915295398 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589915295399 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bdb3bae9bceaedaeb9eafbe7ebbbbcbab9bbb8bbbc)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589915295412 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589915295413 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cdc3ca98cc9a9ddec89a8b979bcbcccac9cbc8cbcc)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589915295433 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589915295434 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code dcd28c8f8d88decadb88cd8789dad9da8adbded98a)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589915295461 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589915295462 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code fcf2acadadaeabe9aaa8eba6acfbf8faf9faaafbfe)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589915295483 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589915295484 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1b154a1d4b494b0e4d4f0c414b1c1f1d1e1d4d1c19)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589915295506 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589915295507 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2a247b2f79787b3f7c7e3d707a2d2e2c2f2c7c2d28)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589915295528 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589915295529 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a35353f3e6d382d386d7c606c3c3b3d3e3c3f3d32)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589915295550 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589915295551 2020.05.19 22:08:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5956565a060f0f4c0f0d4e03095e5d5f5c5e515f0f)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589915295724 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589915295725 2020.05.19 22:08:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f6f8f7a7f5a1f1e0a4f0b0aca6f0f2f0f2f0f3f1f4)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589915295743 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589915295744 2020.05.19 22:08:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 050a0f03095351130500115f50030002070207030c)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589915295775 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589915295776 2020.05.19 22:08:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 343a3e3133636421633a256e613230323133363236)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589915295796 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589915295797 2020.05.19 22:08:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 535d595053040346045d4209065557555654515551)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589915295820 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589915295821 2020.05.19 22:08:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 636d68633635357460657639316467656a65356536)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589915295842 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589915295843 2020.05.19 22:08:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 737d78722324266576266729267576747175707520)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589915295919 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589915295920 2020.05.19 22:08:15)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code c1cfcd97969693d793c3d89a90c7c7c792c797c6c1)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589915295948 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589915295949 2020.05.19 22:08:15)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code e0eebdb0b6b7b6f6e8e7f4b9e7e7e2e6e5e6e7e6e9)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589915296032 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589915296033 2020.05.19 22:08:16)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 2e20212a72792f382e2e6d7729282c282d282a2b78)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589915296052 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589915296053 2020.05.19 22:08:16)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 4d43424f101a4c5b4d4d0e144a4b4f4b4e4b49481b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2716          1589915296119 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589915296120 2020.05.19 22:08:16)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8c838382dadada9a80dc9ad6d48a8f8a8d8b888a85)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni))))
		(_sig(_int test_in2 1 0 21(_arch(_uni))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589915296145 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589915296146 2020.05.19 22:08:16)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9b949494cccdcd8d97cf8dc1c39d989d9a9c9f9d92)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 554           1589915302165 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589915302166 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2b7c7f2f2f7d7b3e7d7f3c717b2c2f2d2e2d7e2d7d)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589915302171 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589915302172 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a6d6e3f6a6d3b2c3e6d7c606c3c3b3d3e3c3f3c6f)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589915302177 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589915302178 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a6d6e3f3d6c6c2f6c6e2d606a3d3e3c3f3c6f3c6c)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589915302183 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589915302184 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a6d3a3f3e6d6a2f6c6e2d606a3d3e3c3f3c3b3c6f)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589915302189 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589915302190 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4a1d4a484e1d1a59491d0c101c4c4b4d4e4c4f4c4b)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589915302196 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589915302197 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4a1d4a484e1d1a594e1d0c101c4c4b4d4e4c4f4c4b)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589915302205 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589915302206 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a0d5a595e0d0a495f0d1c000c5c5b5d5e5c5f5c5b)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589915302212 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589915302213 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a0d0d58090e584c5d0e4b010f5c5f5c0c5d585f0c)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589915302220 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589915302221 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 693e3e68623b3e7c3f3d7e33396e6d6f6c6f3f6e6b)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589915302234 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589915302235 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 792e2e79722b296c2f2d6e23297e7d7f7c7f2f7e7b)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589915302243 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589915302244 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 792e2e79722b286c2f2d6e23297e7d7f7c7f2f7e7b)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589915302250 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589915302251 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 88de8186d5df8a9f8adfced2de8e898f8c8e8d8f80)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589915302257 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589915302258 2020.05.19 22:08:22)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 88de8186d6dede9ddedc9fd2d88f8c8e8d8f808ede)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589915302339 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589915302340 2020.05.19 22:08:22)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d780d084d580d0c185d1918d87d1d3d1d3d1d2d0d5)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589915302345 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589915302346 2020.05.19 22:08:22)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e6b0e5b5e9b0b2f0e6e3f2bcb3e0e3e1e4e1e4e0ef)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589915302351 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589915302352 2020.05.19 22:08:22)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e6b1e5b5e3b1b6f3b1e8f7bcb3e0e2e0e3e1e4e0e4)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589915302355 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589915302356 2020.05.19 22:08:22)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e6b1e5b5e3b1b6f3b1e8f7bcb3e0e2e0e3e1e4e0e4)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589915302361 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589915302362 2020.05.19 22:08:22)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f6a1f4a6a6a0a0e1f5f0e3aca4f1f2f0fff0a0f0a3)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589915302367 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589915302368 2020.05.19 22:08:22)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f6a1f4a6a3a1a3e0f3a3e2aca3f0f3f1f4f0f5f0a5)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589915302409 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589915302410 2020.05.19 22:08:22)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 257223227672773377273c7e742323237623732225)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589915302425 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589915302426 2020.05.19 22:08:22)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 34636332666362223c33206d33333632313233323d)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589915302462 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589915302463 2020.05.19 22:08:22)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 54035057590355425454170d535256525752505102)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589915302468 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589915302469 2020.05.19 22:08:22)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 63346763693462756363203a646561656065676635)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2716          1589915302514 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589915302515 2020.05.19 22:08:22)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 82d4868c85d4d4948ed294d8da848184838586848b)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni))))
		(_sig(_int test_in2 1 0 21(_arch(_uni))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589915302532 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589915302533 2020.05.19 22:08:22)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code a2f4a6f5a5f4f4b4aef6b4f8faa4a1a4a3a5a6a4ab)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 554           1589915947636 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589915947637 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 87868389d6d1d792d1d390ddd78083818281d281d1)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589915947644 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589915947645 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9796939891c0968193c0d1cdc191969093919291c2)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589915947650 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589915947651 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 97969398c6c1c182c1c380cdc79093919291c291c1)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589915947661 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589915947662 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7a6f7f0f5f0f7b2f1f3b0fdf7a0a3a1a2a1a6a1f2)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589915947675 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589915947676 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b6b7e6e2e5e1e6a5b5e1f0ece0b0b7b1b2b0b3b0b7)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589915947689 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589915947690 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c6c79693959196d5c291809c90c0c7c1c2c0c3c0c7)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589915947708 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589915947709 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d78684858186c5d381908c80d0d7d1d2d0d3d0d7)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589915947721 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589915947722 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e5e4e2b7e2b1e7f3e2b1f4beb0e3e0e3b3e2e7e0b3)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589915947736 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589915947737 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f5f4f2a4f2a7a2e0a3a1e2afa5f2f1f3f0f3a3f2f7)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589915947757 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589915947758 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 04050003025654115250135e540300020102520306)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589915947772 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589915947773 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 14151012124645014240034e441310121112421316)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589915947779 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589915947780 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24247e20757326332673627e72222523202221232c)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589915947791 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589915947792 2020.05.19 22:19:07)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 24247e20767272317270337e7423202221232c2272)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589915947858 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589915947859 2020.05.19 22:19:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 727326727525756420743428227476747674777570)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589915947864 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589915947865 2020.05.19 22:19:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 72722273792426647277662827747775707570747b)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1899          1589915947870 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589915947871 2020.05.19 22:19:07)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7273227373252267257c6328277476747775707470)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589915947874 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589915947875 2020.05.19 22:19:07)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8180d18f83d6d194d68f90dbd48785878486838783)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589915947884 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589915947885 2020.05.19 22:19:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8180d08fd6d7d796828794dbd38685878887d787d4)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589915947896 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589915947897 2020.05.19 22:19:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9190c09ec3c6c48794c485cbc497949693979297c2)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589915947953 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589915947954 2020.05.19 22:19:07)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d0d18681868782c682d2c98b81d6d6d683d686d7d0)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589915947967 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589915947968 2020.05.19 22:19:07)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code dfded88edf8889c9d7d8cb86d8d8ddd9dad9d8d9d6)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589915948000 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589915948001 2020.05.19 22:19:07)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code feffaaaea2a9ffe8fefebda7f9f8fcf8fdf8fafba8)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589915948007 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589915948008 2020.05.19 22:19:08)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code feffaaaea2a9ffe8fefebda7f9f8fcf8fdf8fafba8)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2716          1589915948046 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589915948047 2020.05.19 22:19:08)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2d2d78297c7b7b3b217d3b77752b2e2b2c2a292b24)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni))))
		(_sig(_int test_in2 1 0 21(_arch(_uni))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589915948063 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589915948064 2020.05.19 22:19:08)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3d3d68386c6b6b2b31692b67653b3e3b3c3a393b34)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000063 55 1414          1589916018744 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589916018745 2020.05.19 22:20:18)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4d424b4e1c1a4a5b1f4b0b171d4b494b494b484a4f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589916018751 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589916018752 2020.05.19 22:20:18)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 5c525e5f060a084a5c594806095a595b5e5b5e5a55)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589916018757 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589916018758 2020.05.19 22:20:18)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5c535e5f0c0b0c490b524d06095a585a595b5e5a5e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589916018764 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589916018765 2020.05.19 22:20:18)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6c636e6c3c3b3c793b627d36396a686a696b6e6a6e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589916018775 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589916018776 2020.05.19 22:20:18)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6c636f6c693a3a7b6f6a79363e6b686a656a3a6a39)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589916018790 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589916018791 2020.05.19 22:20:18)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 7c737f7d7c2b296a79296826297a797b7e7a7f7a2f)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589916444662 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589916444663 2020.05.19 22:27:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0f0809085c5808195d0949555f090b090b090a080d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589916444668 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589916444669 2020.05.19 22:27:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0f090d0950595b190f0a1b555a090a080d080d0906)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589916444720 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589916444721 2020.05.19 22:27:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4d4a4f4f1a1a1d581a435c17184b494b484a4f4b4f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1823          1589916444735 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589916444736 2020.05.19 22:27:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5d5a5f5e0a0a0d480a534c07085b595b585a5f5b5f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589916444752 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589916444753 2020.05.19 22:27:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6c6b6f6c693a3a7b6f6a79363e6b686a656a3a6a39)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589916444759 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589916444760 2020.05.19 22:27:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 6c6b6f6c6c3b397a69397836396a696b6e6a6f6a3f)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589916502065 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589916502066 2020.05.19 22:28:22)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4d1d4b4e1c1a4a5b1f4b0b171d4b494b494b484a4f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589916502071 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589916502072 2020.05.19 22:28:22)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4d1c4f4f101b195b4d485917184b484a4f4a4f4b44)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589916502077 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589916502078 2020.05.19 22:28:22)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4d1d4f4f1a1a1d581a435c17184b494b484a4f4b4f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589916502081 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589916502082 2020.05.19 22:28:22)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4d1d4f4f1a1a1d581a435c17184b494b484a4f4b4f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589916502087 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589916502088 2020.05.19 22:28:22)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 5d0d5e5e5f0b0b4a5e5b48070f5a595b545b0b5b08)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589916502093 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589916502094 2020.05.19 22:28:22)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 5d0d5e5e5a0a084b58084907085b585a5f5b5e5b0e)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589916613704 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589916613705 2020.05.19 22:30:13)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 66316467653161703460203c366062606260636164)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589916613710 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589916613711 2020.05.19 22:30:13)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 66306066693032706663723c33606361646164606f)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589916613716 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589916613717 2020.05.19 22:30:13)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 66316066633136733168773c336062606361646064)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589916613720 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589916613721 2020.05.19 22:30:13)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 7522737473222560227b642f207371737072777377)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589916613736 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589916613737 2020.05.19 22:30:13)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 85d2828bd6d3d392868390dfd78281838c83d383d0)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589916613750 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589916613751 2020.05.19 22:30:13)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 94c3939bc3c3c18291c180cec192919396929792c7)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000050 55 554           1589916671609 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589916671610 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8886db86d6ded89ddedc9fd2d88f8c8e8d8edd8ede)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589916671615 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589916671616 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9896cb9791cf998e9ccfdec2ce9e999f9c9e9d9ecd)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589916671622 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589916671623 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7a9f4f0f6f1f1b2f1f3b0fdf7a0a3a1a2a1f2a1f1)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589916671635 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589916671636 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a7a9a0f0f5f0f7b2f1f3b0fdf7a0a3a1a2a1a6a1f2)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589916671646 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589916671647 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b7b9b0e3e5e0e7a4b4e0f1ede1b1b6b0b3b1b2b1b6)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589916671660 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589916671661 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c7c9c092959097d4c390819d91c1c6c0c3c1c2c1c6)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589916671674 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589916671675 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code d6d8d184858186c5d381908c80d0d7d1d2d0d3d0d7)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589916671696 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589916671697 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e6e8b6b4e2b2e4f0e1b2f7bdb3e0e3e0b0e1e4e3b0)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589916671703 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589916671704 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f6f8a6a7f2a4a1e3a0a2e1aca6f1f2f0f3f0a0f1f4)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589916671725 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589916671726 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 050b5402025755105351125f550201030003530207)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589916671739 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589916671740 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 151b4413124744004341024f451211131013431217)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589916671746 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589916671747 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 151a1a12454217021742534f43131412111310121d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589916671761 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589916671762 2020.05.19 22:31:11)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 242b2b20767272317270337e7423202221232c2272)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589916671873 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589916671874 2020.05.19 22:31:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a1afa0f7a5f6a6b7f3a7e7fbf1a7a5a7a5a7a4a6a3)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589916671884 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589916671885 2020.05.19 22:31:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a1aea4f6a9f7f5b7a1a4b5fbf4a7a4a6a3a6a3a7a8)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589916671891 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589916671892 2020.05.19 22:31:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b1bfb4e5b3e6e1a4e6bfa0ebe4b7b5b7b4b6b3b7b3)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589916671895 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589916671896 2020.05.19 22:31:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b1bfb4e5b3e6e1a4e6bfa0ebe4b7b5b7b4b6b3b7b3)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589916671906 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589916671907 2020.05.19 22:31:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c1cfc594969797d6c2c7d49b93c6c5c7c8c797c794)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589916671919 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589916671920 2020.05.19 22:31:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c1cfc594939694d7c494d59b94c7c4c6c3c7c2c792)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589916671971 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589916671972 2020.05.19 22:31:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code fff1fcacffa8ade9adfde6a4aef9f9f9acf9a9f8ff)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589916671994 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589916671995 2020.05.19 22:31:11)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 0f01520a0f58591907081b5608080d090a09080906)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589916672052 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589916672053 2020.05.19 22:31:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 4d43434f101a4c5b4d4d0e144a4b4f4b4e4b49481b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589916672064 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589916672065 2020.05.19 22:31:12)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 5d53535e000a5c4b5d5d1e045a5b5f5b5e5b59580b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2716          1589916672104 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589916672105 2020.05.19 22:31:12)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7c73727d2a2a2a6a702c6a26247a7f7a7d7b787a75)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni))))
		(_sig(_int test_in2 1 0 21(_arch(_uni))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589916672121 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589916672122 2020.05.19 22:31:12)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9b949594cccdcd8d97cf8dc1c39d989d9a9c9f9d92)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000063 55 1414          1589960492324 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589960492325 2020.05.20 10:41:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 37336533356030216531716d673133313331323035)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589960492335 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589960492336 2020.05.20 10:41:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 47421145491113514742531d12414240454045414e)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589960492350 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589960492351 2020.05.20 10:41:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 56520055530106430158470c035052505351545054)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589960492360 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589960492361 2020.05.20 10:41:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 66623066633136733168773c336062606361646064)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589960492375 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589960492376 2020.05.20 10:41:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 75712274262323627673602f277271737c73237320)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589960492384 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589960492385 2020.05.20 10:41:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 75712274232220637020612f207370727773767326)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000051 55 2705          1589960861309 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589960861310 2020.05.20 10:47:41)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8fdbdc81dcd9d99983df99d5d7898c898e888b8986)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni))))
		(_sig(_int test_in2 1 0 21(_arch(_uni))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589960861320 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589960861321 2020.05.20 10:47:41)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9fcbcc90ccc9c98993cb89c5c7999c999e989b9996)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000051 55 2716          1589961015020 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589961015021 2020.05.20 10:50:15)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code f6f3f6a6f5a0a0e0faa6e0acaef0f5f0f7f1f2f0ff)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni))))
		(_sig(_int test_in2 1 0 21(_arch(_uni))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589961015028 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589961015029 2020.05.20 10:50:15)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 06030700055050100a52105c5e000500070102000f)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000051 55 2716          1589961150633 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589961150634 2020.05.20 10:52:30)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code bfbbb1ebece9e9a9b3efa9e5e7b9bcb9beb8bbb9b6)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni))))
		(_sig(_int test_in2 1 0 21(_arch(_uni))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589961150642 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589961150643 2020.05.20 10:52:30)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code bfbbb1ebece9e9a9b3eba9e5e7b9bcb9beb8bbb9b6)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 554           1589961374925 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589961374926 2020.05.20 10:56:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8bfb9bbb6beb8fdbebcffb2b8efeceeedeebdeebe)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589961374938 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589961374939 2020.05.20 10:56:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f8afa9a8f1aff9eefcafbea2aefef9fffcfefdfead)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589961374952 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589961374953 2020.05.20 10:56:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 085f580e565e5e1d5e5c1f52580f0c0e0d0e5d0e5e)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589961374970 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589961374971 2020.05.20 10:56:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 17401310454047024143004d471013111211161142)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589961374984 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589961374985 2020.05.20 10:56:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 27702323757077342470617d712126202321222126)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589961374998 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589961374999 2020.05.20 10:56:14)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36613233656166253261706c603037313230333037)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589961375010 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589961375011 2020.05.20 10:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36613233656166253361706c603037313230333037)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589961375022 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589961375023 2020.05.20 10:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36616532326234203162276d633033306031343360)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589961375034 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589961375035 2020.05.20 10:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 46111545421411531012511c164142404340104144)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589961375047 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589961375048 2020.05.20 10:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 56010554520406430002410c065152505350005154)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589961375060 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589961375061 2020.05.20 10:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65323664623734703331723f356261636063336267)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589961375074 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589961375075 2020.05.20 10:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 75237874252277627722332f23737472717370727d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589961375089 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589961375090 2020.05.20 10:56:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 85d3888bd6d3d390d3d192dfd582818380828d83d3)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589961375201 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589961375202 2020.05.20 10:56:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f2a5f1a3f5a5f5e4a0f4b4a8a2f4f6f4f6f4f7f5f0)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589961375208 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589961375209 2020.05.20 10:56:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f2a4f5a2f9a4a6e4f2f7e6a8a7f4f7f5f0f5f0f4fb)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589961375222 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589961375223 2020.05.20 10:56:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0255060403555217550c1358570406040705000400)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589961375227 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589961375228 2020.05.20 10:56:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1146151613464104461f004b441715171416131713)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589961375240 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589961375241 2020.05.20 10:56:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 11461416464747061217044b431615171817471744)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589961375249 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589961375250 2020.05.20 10:56:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 21762425737674372474357b742724262327222772)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589961375286 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589961375287 2020.05.20 10:56:15)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 40174241161712561242591b114646461346164740)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589961375299 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589961375300 2020.05.20 10:56:15)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 500703500607064658574409575752565556575659)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589961375336 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589961375337 2020.05.20 10:56:15)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 7f287f7e20287e697f7f3c2678797d797c797b7a29)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589961375345 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589961375346 2020.05.20 10:56:15)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 7f287f7e20287e697f7f3c2678797d797c797b7a29)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000053 55 2740          1589961375389 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589961375390 2020.05.20 10:56:15)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code adfbadfafcfbfbbba1f9bbf7f5abaeabacaaa9aba4)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 554           1589961387117 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589961387118 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 84d6d58ad6d2d491d2d093ded48380828182d182d2)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589961387123 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589961387124 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 84d6d58a81d3859280d3c2ded282858380828182d1)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589961387129 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589961387130 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 84d6d58ad6d2d291d2d093ded48380828182d182d2)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589961387135 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589961387136 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 93c1969cc5c4c386c5c784c9c394979596959295c6)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589961387141 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589961387142 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3f1a6f4f5f4f3b0a0f4e5f9f5a5a2a4a7a5a6a5a2)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589961387148 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589961387149 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3f1a6f4f5f4f3b0a7f4e5f9f5a5a2a4a7a5a6a5a2)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589961387154 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589961387155 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3f1a6f4f5f4f3b0a6f4e5f9f5a5a2a4a7a5a6a5a2)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589961387160 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589961387161 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3f1f1f5a2f7a1b5a4f7b2f8f6a5a6a5f5a4a1a6f5)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589961387166 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589961387167 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a3f1f1f5a2f1f4b6f5f7b4f9f3a4a7a5a6a5f5a4a1)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589961387172 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589961387173 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b3e1e1e6b2e1e3a6e5e7a4e9e3b4b7b5b6b5e5b4b1)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589961387178 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589961387179 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b3e1e1e6b2e1e2a6e5e7a4e9e3b4b7b5b6b5e5b4b1)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589961387184 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589961387185 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b3e0bfe7e5e4b1a4b1e4f5e9e5b5b2b4b7b5b6b4bb)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589961387190 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589961387191 2020.05.20 10:56:27)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c291ce97969494d79496d59892c5c6c4c7c5cac494)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589961387234 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589961387235 2020.05.20 10:56:27)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 01530206055606175307475b510705070507040603)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589961387240 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589961387241 2020.05.20 10:56:27)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 01520607095755170104155b540704060306030708)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589961387246 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589961387247 2020.05.20 10:56:27)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0153060703565114560f105b540705070406030703)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589961387250 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589961387251 2020.05.20 10:56:27)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0153060703565114560f105b540705070406030703)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589961387256 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589961387257 2020.05.20 10:56:27)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 10421617464646071316054a421714161916461645)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589961387262 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589961387263 2020.05.20 10:56:27)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 10421617434745061545044a451615171216131643)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589961387279 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589961387280 2020.05.20 10:56:27)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 20722127767772367222397b712626267326762720)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589961387285 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589961387286 2020.05.20 10:56:27)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 306260366667662638372469373732363536373639)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589961387304 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589961387305 2020.05.20 10:56:27)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 3f6d3c3a60683e293f3f7c6638393d393c393b3a69)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589961387308 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589961387309 2020.05.20 10:56:27)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 3f6d3c3a60683e293f3f7c6638393d393c393b3a69)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2803          1589961387334 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589961387335 2020.05.20 10:56:27)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 5f0c5c5c0c090949530f490507595c595e585b5956)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni(_string \"00000"\)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni(_string \"0000"\)))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni((i 2))))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589961387347 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589961387348 2020.05.20 10:56:27)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 6e3d6d6e3e383878623a783436686d686f696a6867)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000051 55 2759          1589961490039 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589961490040 2020.05.20 10:58:10)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 8e8f8e80ded8d89882de98d4d6888d888f898a8887)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2740          1589961490050 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589961490051 2020.05.20 10:58:10)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9d9c9d92cccbcb8b91c98bc7c59b9e9b9c9a999b94)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni))))
		(_sig(_int test_in2 1 0 109(_arch(_uni))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 554           1589961581191 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589961581192 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 92c7969dc6c4c287c4c685c8c29596949794c794c4)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589961581197 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589961581198 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a2f7a6f5a1f5a3b4a6f5e4f8f4a4a3a5a6a4a7a4f7)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589961581203 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589961581204 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a2f7a6f5f6f4f4b7f4f6b5f8f2a5a6a4a7a4f7a4f4)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589961581209 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589961581210 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a2f7f2f5f5f5f2b7f4f6b5f8f2a5a6a4a7a4a3a4f7)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589961581215 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589961581216 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a2f7f2f5f5f5f2b1a1f5e4f8f4a4a3a5a6a4a7a4a3)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589961581221 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589961581222 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b2e7e2e6e5e5e2a1b6e5f4e8e4b4b3b5b6b4b7b4b3)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589961581227 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589961581228 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b2e7e2e6e5e5e2a1b7e5f4e8e4b4b3b5b6b4b7b4b3)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589961581233 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589961581234 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b2e7b5e7b2e6b0a4b5e6a3e9e7b4b7b4e4b5b0b7e4)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589961581239 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589961581240 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code b2e7b5e7b2e0e5a7e4e6a5e8e2b5b6b4b7b4e4b5b0)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589961581245 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589961581246 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c194c695c29391d49795d69b91c6c5c7c4c797c6c3)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589961581251 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589961581252 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c194c695c29390d49795d69b91c6c5c7c4c797c6c3)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589961581257 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589961581258 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c19598949596c3d6c396879b97c7c0c6c5c7c4c6c9)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589961581263 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589961581264 2020.05.20 10:59:41)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c1959894969797d49795d69b91c6c5c7c4c6c9c797)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589961581305 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589961581306 2020.05.20 10:59:41)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0f5a5b085c5808195d0949555f090b090b090a080d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589961581311 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589961581312 2020.05.20 10:59:41)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0f5b5f0950595b190f0a1b555a090a080d080d0906)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589961581317 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589961581318 2020.05.20 10:59:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0f5a5f095a585f1a58011e555a090b090a080d090d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589961581321 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589961581322 2020.05.20 10:59:41)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 0f5a5f095a585f1a58011e555a090b090a080d090d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589961581327 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589961581328 2020.05.20 10:59:41)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1f4a4e181f4949081c190a454d181b19161949194a)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589961581333 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589961581334 2020.05.20 10:59:41)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1f4a4e181a484a091a4a0b454a191a181d191c194c)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589961581358 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589961581359 2020.05.20 10:59:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 3e6b68383d696c286c3c27656f3838386d3868393e)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589961581364 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589961581365 2020.05.20 10:59:41)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 3e6b39383d69682836392a6739393c383b38393837)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589961581385 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589961581386 2020.05.20 10:59:41)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 5d08095e000a5c4b5d5d1e045a5b5f5b5e5b59580b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589961581389 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589961581390 2020.05.20 10:59:41)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 5d08095e000a5c4b5d5d1e045a5b5f5b5e5b59580b)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2759          1589961581413 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589961581414 2020.05.20 10:59:41)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7d29297c2c2b2b6b712d6b27257b7e7b7c7a797b74)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2783          1589961581421 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589961581422 2020.05.20 10:59:41)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 7d29297c2c2b2b6b71296b27257b7e7b7c7a797b74)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000063 55 1414          1589961841693 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589961841694 2020.05.20 11:04:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 36633432356131206430706c663032303230333134)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589961841699 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589961841700 2020.05.20 11:04:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 36623033396062203633226c63303331343134303f)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589961841705 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589961841706 2020.05.20 11:04:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 36633033336166236138276c633032303331343034)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1823          1589961841711 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589961841712 2020.05.20 11:04:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 46134044431116531148571c134042404341444044)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589961841721 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589961841722 2020.05.20 11:04:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 55005256060303425653400f075251535c53035300)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589961841727 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589961841728 2020.05.20 11:04:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 55005256030200435000410f005350525753565306)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000050 55 554           1589961919290 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589961919291 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 50000653060600450604470a005754565556055606)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589961919297 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589961919298 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f0f095c08085e495b08190509595e585b595a590a)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589961919303 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589961919304 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f0f095c5f09094a090b48050f585b595a590a5909)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589961919309 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589961919310 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5f0f5d5c5c080f4a090b48050f585b595a595e590a)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589961919315 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589961919316 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f3f6d6f6c383f7c6c38293539696e686b696a696e)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589961919321 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589961919322 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6f3f6d6f6c383f7c6b38293539696e686b696a696e)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589961919327 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589961919328 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7f2f7d7e7c282f6c7a28392529797e787b797a797e)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589961919333 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589961919334 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7f2f2a7f2b2b7d69782b6e242a797a7929787d7a29)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589961919339 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589961919340 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7f2f2a7f2b2d286a292b68252f787b797a7929787d)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589961919345 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589961919346 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7f2f2a7f2b2d2f6a292b68252f787b797a7929787d)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589961919351 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589961919352 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8ededb81d9dcdf9bd8da99d4de898a888b88d8898c)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589961919357 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589961919358 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8edf85808ed98c998cd9c8d4d8888f898a888b8986)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589961919363 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589961919364 2020.05.20 11:05:19)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8edf85808dd8d89bd8da99d4de898a888b898688d8)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589961919433 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589961919434 2020.05.20 11:05:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code dc8cd98f8a8bdbca8eda9a868cdad8dad8dad9dbde)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589961919439 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589961919440 2020.05.20 11:05:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code dc8ddd8e868a88cadcd9c88689dad9dbdedbdedad5)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589961919445 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589961919446 2020.05.20 11:05:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code ecbcedbfbcbbbcf9bbe2fdb6b9eae8eae9ebeeeaee)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1823          1589961919452 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589961919453 2020.05.20 11:05:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fcacfdacacabace9abf2eda6a9faf8faf9fbfefafe)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589961919459 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589961919460 2020.05.20 11:05:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code fcacfcacf9aaaaebfffae9a6aefbf8faf5faaafaa9)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589961919466 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589961919467 2020.05.20 11:05:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0b5b0c0d0a5c5e1d0e5e1f515e0d0e0c090d080d58)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589961919498 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589961919499 2020.05.20 11:05:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 1b4b1b1f1f4c490d491902404a1d1d1d481d4d1c1b)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589961919504 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589961919505 2020.05.20 11:05:19)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 2a7a7b2d2d7d7c3c222d3e732d2d282c2f2c2d2c23)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589961919528 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589961919529 2020.05.20 11:05:19)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 3a6a383f626d3b2c3a3a79633d3c383c393c3e3f6c)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589961919532 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589961919533 2020.05.20 11:05:19)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 4a1a4848121d4b5c4a4a09134d4c484c494c4e4f1c)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2759          1589961919553 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589961919554 2020.05.20 11:05:19)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 59085b5a550f0f4f55094f03015f5a5f585e5d5f50)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2783          1589961919562 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589961919563 2020.05.20 11:05:19)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 69386b69653f3f7f653d7f33316f6a6f686e6d6f60)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000063 55 1414          1589961977759 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589961977760 2020.05.20 11:06:17)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b4e6b5e1b5e3b3a2e6b2f2eee4b2b0b2b0b2b1b3b6)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589961977766 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589961977767 2020.05.20 11:06:17)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c497c191c99290d2c4c1d09e91c2c1c3c6c3c6c2cd)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1899          1589961977772 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589961977773 2020.05.20 11:06:17)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c496c191c39394d193cad59e91c2c0c2c1c3c6c2c6)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589961977777 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589961977778 2020.05.20 11:06:17)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c496c191c39394d193cad59e91c2c0c2c1c3c6c2c6)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589961977787 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589961977788 2020.05.20 11:06:17)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d486d086868282c3d7d2c18e86d3d0d2ddd282d281)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589961977793 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589961977794 2020.05.20 11:06:17)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d486d086838381c2d181c08e81d2d1d3d6d2d7d287)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589962195244 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589962195245 2020.05.20 11:09:55)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 41454e42451646571347071b114745474547444643)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589962195250 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589962195251 2020.05.20 11:09:55)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 41444a43491715574144551b144744464346434748)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589962195256 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589962195257 2020.05.20 11:09:55)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 50545b5353070045075e410a055654565557525652)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589962195260 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589962195261 2020.05.20 11:09:55)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 50545b5353070045075e410a055654565557525652)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589962195266 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589962195267 2020.05.20 11:09:55)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 50545a53060606475356450a025754565956065605)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4648          1589962195272 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589962195273 2020.05.20 11:09:55)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 50545a53030705465505440a055655575256535603)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(c(0)))
			((d)(p1p0c0))
		)
	)
	(_inst c2_cal 0 165(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(p1p0c0))
			((d)(c(2)))
		)
	)
	(_inst p2g1_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 169(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(g(0)))
			((d)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 171(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p(0)))
			((d)(c(0)))
			((e)(p2p1p0c0))
		)
	)
	(_inst c3_cal 0 173(_ent gates or4_gate or_gate4)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(p2p1g0))
			((d)(p2p1p0c0))
			((e)(c(3)))
		)
	)
	(_inst p3g2_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 177(_ent gates and3_gate and_gate3)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(g(1)))
			((d)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 179(_ent gates and4_gate and_gate4)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(g(0)))
			((e)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 181(_ent gates and5_gate and_gate5)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p(1)))
			((d)(p(0)))
			((e)(c(0)))
			((f)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal 0 183(_ent gates or5_gate or_gate5)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(p3p2g1))
			((d)(p3p2p1g0))
			((e)(p3p2p1p0c0))
			((f)(c(4)))
		)
	)
	(_generate summing 0 185(_for 5 )
		(_inst s 0 186(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 185(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 185(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589964719377 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589964719378 2020.05.20 11:51:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2d7a7f287c7a2a3b7f2b6b777d2b292b292b282a2f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589964719383 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589964719384 2020.05.20 11:51:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2d7b7b29707b793b2d283977782b282a2f2a2f2b24)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589964719389 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589964719390 2020.05.20 11:51:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2d7a7b297a7a7d387a233c77782b292b282a2f2b2f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589964719393 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589964719394 2020.05.20 11:51:59)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2d7a7b297a7a7d387a233c77782b292b282a2f2b2f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589964719399 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589964719400 2020.05.20 11:51:59)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 3d6a6a383f6b6b2a3e3b28676f3a393b343b6b3b68)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1414          1589964760256 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589964760257 2020.05.20 11:52:40)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c9cb9c9dc59ecedf9bcf8f9399cfcdcfcdcfcccecb)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589964760262 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589964760263 2020.05.20 11:52:40)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d8db898ad98e8cced8ddcc828ddedddfdadfdaded1)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589964760268 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589964760269 2020.05.20 11:52:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d8da898ad38f88cd8fd6c9828ddedcdedddfdadeda)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589964760272 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589964760273 2020.05.20 11:52:40)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d8da898ad38f88cd8fd6c9828ddedcdedddfdadeda)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589964760278 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589964760279 2020.05.20 11:52:40)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d8da888a868e8ecfdbdecd828adfdcded1de8ede8d)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 6456          1589964760284 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589964760285 2020.05.20 11:52:40)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e8eab8bbb3bfbdfeefbdfcb2bdeeedefeaeeebeebb)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(p1p0c0))
		)
	)
	(_inst p1p0c0_cal2 0 165(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(C(0)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 167(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c(2)))
		)
	)
	(_inst c2_cal2 0 169(_ent gates or_gate or_gate2)
		(_port
			((a)(c(2)))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 171(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal1 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1g0_cal2 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(g(0)))
			((b)(p2p1g0))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal1 0 177(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p2p1p0c0))
		)
	)
	(_inst p2p1p0c0_cal2 0 179(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(0)))
			((c)(p2p1p0c0))
		)
	)
	(_inst p2p1p0c0_cal3 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(c(0)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 183(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c(3)))
		)
	)
	(_inst c3_cal2 0 185(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1g0))
			((c)(c(3)))
		)
	)
	(_inst c3_cal3 0 187(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 189(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal1 0 191(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2g1_cal2 0 193(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2g1))
			((b)(g(1)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal1 0 195(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1g0_cal2 0 197(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1g0))
			((b)(p(1)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1g0_cal3 0 199(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1g0))
			((b)(g(0)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 201(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst p3p2p1p0c0_cal2 0 203(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1p0c0))
			((b)(p(1)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst p3p2p1p0c0_cal3 0 205(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1p0c0))
			((b)(p(0)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst p3p2p1p0c0_cal4 0 207(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1p0c0))
			((b)(c(0)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 209(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c(4)))
		)
	)
	(_inst c4_cal2 0 211(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2g1))
			((c)(c(4)))
		)
	)
	(_inst c4_cal3 0 213(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1g0))
			((c)(c(4)))
		)
	)
	(_inst c4_cal4 0 215(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 217(_for 5 )
		(_inst s 0 218(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 217(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 217(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000050 55 554           1589964765438 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589964765439 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0c0c580a095a5c195a581b565c0b080a090a590a5a)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589964765447 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589964765448 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0c0c580a5e5b0d1a085b4a565a0a0d0b080a090a59)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589964765460 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589964765461 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1c1c481b194a4a094a480b464c1b181a191a491a4a)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589964765466 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589964765467 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1c1c1c1b1a4b4c094a480b464c1b181a191a1d1a49)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589964765474 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589964765475 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2c2c2c282a7b7c3f2f7b6a767a2a2d2b282a292a2d)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589964765481 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589964765482 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3b3b3b3e3c6c6b283f6c7d616d3d3a3c3f3d3e3d3a)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589964765490 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589964765491 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3b3b3b3e3c6c6b283e6c7d616d3d3a3c3f3d3e3d3a)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589964765498 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589964765499 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4b4b1c481b1f495d4c1f5a101e4d4e4d1d4c494e1d)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589964765508 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589964765509 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4b4b1c481b191c5e1d1f5c111b4c4f4d4e4d1d4c49)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589964765514 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589964765515 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5a0d5809080a4f0c0e4d000a5d5e5c5f5c0c5d58)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589964765520 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589964765521 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5a0d5809080b4f0c0e4d000a5d5e5c5f5c0c5d58)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589964765526 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589964765527 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5b53595e0d584d580d1c000c5c5b5d5e5c5f5d52)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589964765532 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589964765533 2020.05.20 11:52:45)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 6a6b636a6d3c3c7f3c3e7d303a6d6e6c6f6d626c3c)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589964765618 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589964765619 2020.05.20 11:52:45)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b8b8bfedb5efbfaeeabefee2e8bebcbebcbebdbfba)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589964765628 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589964765629 2020.05.20 11:52:45)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c8c9cb9dc99e9cdec8cddc929dcecdcfcacfcacec1)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589964765635 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589964765636 2020.05.20 11:52:45)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c8c8cb9dc39f98dd9fc6d9929dcecccecdcfcaceca)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589964765642 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589964765643 2020.05.20 11:52:45)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d7d7d485d38087c280d9c68d82d1d3d1d2d0d5d1d5)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589964765650 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589964765651 2020.05.20 11:52:45)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d7d7d585868181c0d4d1c28d85d0d3d1ded181d182)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 6456          1589964765657 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589964765658 2020.05.20 11:52:45)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e7e7e5b4b3b0b2f1e0b2f3bdb2e1e2e0e5e1e4e1b4)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(p(0)))
			((c)(p1p0c0))
		)
	)
	(_inst p1p0c0_cal2 0 165(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(C(0)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 167(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c(2)))
		)
	)
	(_inst c2_cal2 0 169(_ent gates or_gate or_gate2)
		(_port
			((a)(c(2)))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 171(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal1 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1g0_cal2 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(g(0)))
			((b)(p2p1g0))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal1 0 177(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(p(1)))
			((c)(p2p1p0c0))
		)
	)
	(_inst p2p1p0c0_cal2 0 179(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(0)))
			((c)(p2p1p0c0))
		)
	)
	(_inst p2p1p0c0_cal3 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(c(0)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 183(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c(3)))
		)
	)
	(_inst c3_cal2 0 185(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1g0))
			((c)(c(3)))
		)
	)
	(_inst c3_cal3 0 187(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 189(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal1 0 191(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2g1_cal2 0 193(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2g1))
			((b)(g(1)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal1 0 195(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1g0_cal2 0 197(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1g0))
			((b)(p(1)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1g0_cal3 0 199(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1g0))
			((b)(g(0)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 201(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(p(2)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst p3p2p1p0c0_cal2 0 203(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1p0c0))
			((b)(p(1)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst p3p2p1p0c0_cal3 0 205(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1p0c0))
			((b)(p(0)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst p3p2p1p0c0_cal4 0 207(_ent gates and_gate and_gate2)
		(_port
			((a)(p3p2p1p0c0))
			((b)(c(0)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 209(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c(4)))
		)
	)
	(_inst c4_cal2 0 211(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2g1))
			((c)(c(4)))
		)
	)
	(_inst c4_cal3 0 213(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1g0))
			((c)(c(4)))
		)
	)
	(_inst c4_cal4 0 215(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 217(_for 5 )
		(_inst s 0 218(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 217(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 217(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1589964765690 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589964765691 2020.05.20 11:52:45)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 060600035651541054041f5d570000005500500106)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589964765699 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589964765700 2020.05.20 11:52:45)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 06065103565150100e01125f01010400030001000f)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589964765730 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589964765731 2020.05.20 11:52:45)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 26262222297127302626657f212024202520222370)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589964765736 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589964765737 2020.05.20 11:52:45)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 45454147491244534545061c424347434643414013)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2759          1589964765762 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589964765763 2020.05.20 11:52:45)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 64656064653232726834723e3c626762656360626d)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2783          1589964765773 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589964765774 2020.05.20 11:52:45)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 64656064653232726830723e3c626762656360626d)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 554           1589965254666 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589965254667 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1f4d42181f494f0a494b08454f181b191a194a1949)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589965254672 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589965254673 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e7c732a7a792f382a79687478282f292a282b287b)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589965254678 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589965254679 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e7c732a2d78783b787a39747e292a282b287b2878)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589965254684 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589965254685 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e7c272a2e797e3b787a39747e292a282b282f287b)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589965254690 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589965254691 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2e7c272a2e797e3d2d79687478282f292a282b282f)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589965254696 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589965254697 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3e6c373b3e696e2d3a69786468383f393a383b383f)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589965254702 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589965254703 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3e6c373b3e696e2d3b69786468383f393a383b383f)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589965254708 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589965254709 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3e6c603a696a3c28396a2f656b383b3868393c3b68)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589965254714 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589965254715 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e1c104d191c195b181a59141e494a484b4818494c)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589965254720 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589965254721 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e1c104d191c1e5b181a59141e494a484b4818494c)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589965254726 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589965254727 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e1c104d191c1f5b181a59141e494a484b4818494c)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589965254732 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589965254733 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4e1d4e4c4e194c594c19081418484f494a484b4946)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589965254738 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589965254739 2020.05.20 12:00:54)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5d0e5d5e5f0b0b480b094a070d5a595b585a555b0b)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589965254779 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589965254780 2020.05.20 12:00:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9cce9292cacb9b8ace9adac6cc9a989a989a999b9e)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589965254785 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589965254786 2020.05.20 12:00:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9ccf9693c6cac88a9c9988c6c99a999b9e9b9e9a95)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589965254791 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589965254792 2020.05.20 12:00:54)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9cce9693cccbcc89cb928dc6c99a989a999b9e9a9e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589965254795 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589965254796 2020.05.20 12:00:54)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 9cce9693cccbcc89cb928dc6c99a989a999b9e9a9e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589965254801 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589965254802 2020.05.20 12:00:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9cce979399caca8b9f9a89c6ce9b989a959aca9ac9)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 739           1589965254841 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589965254842 2020.05.20 12:00:54)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code cb99c79dcf9c99dd99c9d2909acdcdcd98cd9dcccb)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589965254852 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589965254853 2020.05.20 12:00:54)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code da88878bdd8d8cccd2ddce83ddddd8dcdfdcdddcd3)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589965254885 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589965254886 2020.05.20 12:00:54)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code f9abf7a9f9aef8eff9f9baa0fefffbfffafffdfcaf)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589965254891 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589965254892 2020.05.20 12:00:54)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 095b060f095e081f09094a500e0f0b0f0a0f0d0c5f)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2759          1589965254919 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589965254920 2020.05.20 12:00:54)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 287b272c257e7e3e24783e72702e2b2e292f2c2e21)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2783          1589965254931 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589965254932 2020.05.20 12:00:54)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 287b272c257e7e3e247c3e72702e2b2e292f2c2e21)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000063 55 1414          1589965350140 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589965350141 2020.05.20 12:02:30)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1b19491d4c4c1c0d491d5d414b1d1f1d1f1d1e1c19)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589965350146 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589965350147 2020.05.20 12:02:30)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1b184d1c404d4f0d1b1e0f414e1d1e1c191c191d12)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589965350152 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589965350153 2020.05.20 12:02:30)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1b194d1c4a4c4b0e4c150a414e1d1f1d1e1c191d19)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589965350156 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589965350157 2020.05.20 12:02:30)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2b297d2f7a7c7b3e7c253a717e2d2f2d2e2c292d29)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589965350162 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589965350163 2020.05.20 12:02:30)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2b297c2f2f7d7d3c282d3e71792c2f2d222d7d2d7e)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1414          1589965356383 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589965356384 2020.05.20 12:02:36)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 75757675752272632773332f257371737173707277)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589965356389 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589965356390 2020.05.20 12:02:36)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 75747274792321637570612f20737072777277737c)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589965356395 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589965356396 2020.05.20 12:02:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8585828b83d2d590d28b94dfd08381838082878387)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589965356399 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589965356400 2020.05.20 12:02:36)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 8585828b83d2d590d28b94dfd08381838082878387)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589965356405 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589965356406 2020.05.20 12:02:36)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9595939ac6c3c382969380cfc79291939c93c393c0)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1414          1589965364781 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589965364782 2020.05.20 12:02:44)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4c424c4f1a1b4b5a1e4a0a161c4a484a484a494b4e)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589965364787 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589965364788 2020.05.20 12:02:44)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4c43484e161a185a4c495816194a494b4e4b4e4a45)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589965364793 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589965364794 2020.05.20 12:02:44)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4c42484e1c1b1c591b425d16194a484a494b4e4a4e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589965364797 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589965364798 2020.05.20 12:02:44)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4c42484e1c1b1c591b425d16194a484a494b4e4a4e)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589965364803 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589965364804 2020.05.20 12:02:44)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 5b555e585f0d0d4c585d4e01095c5f5d525d0d5d0e)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1414          1589965424634 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589965424635 2020.05.20 12:03:44)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0f0e09085c5808195d0949555f090b090b090a080d)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589965424640 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589965424641 2020.05.20 12:03:44)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1f1f1d1840494b091f1a0b454a191a181d181d1916)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589965424646 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589965424647 2020.05.20 12:03:44)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1f1e1d184a484f0a48110e454a191b191a181d191d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589965424650 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589965424651 2020.05.20 12:03:44)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 1f1e1d184a484f0a48110e454a191b191a181d191d)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589965424656 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589965424657 2020.05.20 12:03:44)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1f1e1c181f4949081c190a454d181b19161949194a)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4978          1589965424662 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589965424663 2020.05.20 12:03:44)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2f2e2c2b2a787a392b2f3b757a292a282d292c297c)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c(2)))
		)
	)
	(_inst c2_cal2 0 167(_ent gates or_gate or_gate2)
		(_port
			((a)(c(2)))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 169(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 171(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 175(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c(3)))
		)
	)
	(_inst c3_cal2 0 177(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1g0))
			((c)(c(3)))
		)
	)
	(_inst c3_cal3 0 179(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 185(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 187(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c(4)))
		)
	)
	(_inst c4_cal2 0 189(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2g1))
			((c)(c(4)))
		)
	)
	(_inst c4_cal3 0 191(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1g0))
			((c)(c(4)))
		)
	)
	(_inst c4_cal4 0 193(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 195(_for 5 )
		(_inst s 0 196(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 195(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 195(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589966171684 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589966171685 2020.05.20 12:16:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 46144645451141501440001c164042404240434144)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589966171691 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589966171692 2020.05.20 12:16:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 46154244491012504643521c13404341444144404f)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589966171701 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589966171702 2020.05.20 12:16:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 56045255530106430158470c035052505351545054)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589966171709 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589966171710 2020.05.20 12:16:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 56045255530106430158470c035052505351545054)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589966171721 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589966171722 2020.05.20 12:16:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 65376065363333726663703f376261636c63336330)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4977          1589966171728 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589966171729 2020.05.20 12:16:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 65376065333230736165713f306360626763666336)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c(2)))
		)
	)
	(_inst c2_cal2 0 167(_ent gates or_gate or_gate2)
		(_port
			((a)(c(2)))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 169(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 171(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 175(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c(3)))
		)
	)
	(_inst c3_cal2 0 177(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1g0))
			((c)(c(3)))
		)
	)
	(_inst c3_cal3 0 179(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 185(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 187(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c(4)))
		)
	)
	(_inst c4_cal2 0 189(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2g1))
			((c)(c(4)))
		)
	)
	(_inst c4_cal3 0 191(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1g0))
			((c)(c(4)))
		)
	)
	(_inst c4_cal4 0 193(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 195(_for 5 )
		(_inst s 0 196(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 195(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 195(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589966345661 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589966345662 2020.05.20 12:19:05)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d7d68584d580d0c185d1918d87d1d3d1d3d1d2d0d5)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589966345668 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589966345669 2020.05.20 12:19:05)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d7d78185d98183c1d7d2c38d82d1d2d0d5d0d5d1de)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589966345674 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589966345675 2020.05.20 12:19:05)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e6e7b0b5e3b1b6f3b1e8f7bcb3e0e2e0e3e1e4e0e4)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589966345683 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589966345684 2020.05.20 12:19:05)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e6e7b0b5e3b1b6f3b1e8f7bcb3e0e2e0e3e1e4e0e4)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589966345689 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589966345690 2020.05.20 12:19:05)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f6f7a1a6a6a0a0e1f5f0e3aca4f1f2f0fff0a0f0a3)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5109          1589966345695 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589966345696 2020.05.20 12:19:05)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f6f7a1a6a3a1a3e0f2f8e2aca3f0f3f1f4f0f5f0a5)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c(2)))
		)
	)
	(_inst c2_cal2 0 167(_ent gates or_gate or_gate2)
		(_port
			((a)(c(2)))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 169(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 171(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 175(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c(3)))
		)
	)
	(_inst c3_cal2 0 177(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1g0))
			((c)(c(3)))
		)
	)
	(_inst c3_cal3 0 179(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 187(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 189(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c(4)))
		)
	)
	(_inst c4_cal2 0 191(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2g1))
			((c)(c(4)))
		)
	)
	(_inst c4_cal3 0 193(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1g0))
			((c)(c(4)))
		)
	)
	(_inst c4_cal4 0 195(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 197(_for 5 )
		(_inst s 0 198(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 197(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 197(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589966505587 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589966505588 2020.05.20 12:21:45)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 89dada8685de8e9fdb8fcfd3d98f8d8f8d8f8c8e8b)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589966505593 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589966505594 2020.05.20 12:21:45)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 98cacf9799cecc8e989d8cc2cd9e9d9f9a9f9a9e91)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589966505599 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589966505600 2020.05.20 12:21:45)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 98cbcf9793cfc88dcf9689c2cd9e9c9e9d9f9a9e9a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589966505603 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589966505604 2020.05.20 12:21:45)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 98cbcf9793cfc88dcf9689c2cd9e9c9e9d9f9a9e9a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589966505609 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589966505610 2020.05.20 12:21:45)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a8fbfefff6fefebfabaebdf2faafacaea1aefeaefd)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5146          1589966505615 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589966505616 2020.05.20 12:21:45)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code a8fbfefff3fffdbeaca6bcf2fdaeadafaaaeabaefb)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 167(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 169(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 171(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 175(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c(3)))
		)
	)
	(_inst c3_cal2 0 177(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1g0))
			((c)(c(3)))
		)
	)
	(_inst c3_cal3 0 179(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 183(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 185(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 187(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 189(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c(4)))
		)
	)
	(_inst c4_cal2 0 191(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2g1))
			((c)(c(4)))
		)
	)
	(_inst c4_cal3 0 193(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1g0))
			((c)(c(4)))
		)
	)
	(_inst c4_cal4 0 195(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 197(_for 5 )
		(_inst s 0 198(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 197(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 197(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589966574766 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589966574767 2020.05.20 12:22:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code cc9c99989a9bcbda9eca8a969ccac8cac8cac9cbce)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589966574772 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589966574773 2020.05.20 12:22:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code cc9d9d99969a98daccc9d89699cac9cbcecbcecac5)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589966574778 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589966574779 2020.05.20 12:22:54)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code cc9c9d999c9b9cd99bc2dd9699cac8cac9cbcecace)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589966574783 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589966574784 2020.05.20 12:22:54)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code dc8c8d8e8c8b8cc98bd2cd8689dad8dad9dbdedade)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589966574789 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589966574790 2020.05.20 12:22:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code dc8c8c8ed98a8acbdfdac9868edbd8dad5da8ada89)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5122          1589966574795 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589966574796 2020.05.20 12:22:54)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code dc8c8c8edc8b89cad8dcc88689dad9dbdedadfda8f)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 167(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 169(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 171(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 175(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c3))
		)
	)
	(_inst c3_cal2 0 177(_ent gates or3_gate or_gate3)
		(_port
			((a)(c3))
			((b)(p2p1g0))
			((c)(p2p1p0c0))
			((d)(c(3)))
		)
	)
	(_inst p3g2_cal 0 179(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 183(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 185(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 187(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c(4)))
		)
	)
	(_inst c4_cal2 0 189(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2g1))
			((c)(c(4)))
		)
	)
	(_inst c4_cal3 0 191(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1g0))
			((c)(c(4)))
		)
	)
	(_inst c4_cal4 0 193(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 195(_for 5 )
		(_inst s 0 196(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 195(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c3 -1 0 140(_arch(_uni))))
		(_sig(_int c4 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 195(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589966719586 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589966719587 2020.05.20 12:25:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 797c7d79752e7e6f2b7f3f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589966719592 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589966719593 2020.05.20 12:25:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 797d7978792f2d6f797c6d232c7f7c7e7b7e7b7f70)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589966719598 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589966719599 2020.05.20 12:25:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 888d888683dfd89ddf8699d2dd8e8c8e8d8f8a8e8a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589966719602 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589966719603 2020.05.20 12:25:19)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 888d888683dfd89ddf8699d2dd8e8c8e8d8f8a8e8a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589966719608 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589966719609 2020.05.20 12:25:19)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 888d8986d6dede9f8b8e9dd2da8f8c8e818ede8edd)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1414          1589966788756 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589966788757 2020.05.20 12:26:28)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code acaeaafafafbabbafeaaeaf6fcaaa8aaa8aaa9abae)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589966788762 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589966788763 2020.05.20 12:26:28)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code acafaefbf6faf8baaca9b8f6f9aaa9abaeabaeaaa5)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589966788768 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589966788769 2020.05.20 12:26:28)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code bcbebee8ecebeca9ebb2ade6e9bab8bab9bbbebabe)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589966788784 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589966788785 2020.05.20 12:26:28)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code cccece999c9b9cd99bc2dd9699cac8cac9cbcecace)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589966788790 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589966788791 2020.05.20 12:26:28)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code cccecf99c99a9adbcfcad9969ecbc8cac5ca9aca99)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 4914          1589966788796 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589966788797 2020.05.20 12:26:28)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code cccecf99cc9b99dac8ced89699cac9cbcecacfca9f)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 143(_for 3 )
		(_inst carryPropLoop 0 144(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 143(_arch)))
		)
	)
	(_generate carryGenerate 0 147(_for 4 )
		(_inst carryGeneLoop 0 148(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 147(_arch)))
		)
	)
	(_inst p0c0_cal 0 157(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 159(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 161(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 167(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 169(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 171(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 173(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 175(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c3))
		)
	)
	(_inst c3_cal2 0 177(_ent gates or3_gate or_gate3)
		(_port
			((a)(c3))
			((b)(p2p1g0))
			((c)(p2p1p0c0))
			((d)(c(3)))
		)
	)
	(_inst p3g2_cal 0 179(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 183(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 185(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 187(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(3)))
			((b)(p3p2p1g0))
			((c)(p3g2))
			((d)(c4))
		)
	)
	(_inst c4_cal2 0 189(_ent gates or3_gate or_gate3)
		(_port
			((a)(c4))
			((b)(p3p2p1p0c0))
			((c)(p3p2g1))
			((d)(c(4)))
		)
	)
	(_generate summing 0 193(_for 5 )
		(_inst s 0 194(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 193(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c3 -1 0 140(_arch(_uni))))
		(_sig(_int c4 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 143(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 147(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 193(_scalar (_to i 0 i 3))))
		(_prcs
			(line__152(_arch 0 0 152(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__154(_arch 1 0 154(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589967561874 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589967561875 2020.05.20 12:39:21)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b1b7e4e4b5e6b6a7e3b7f7ebe1b7b5b7b5b7b4b6b3)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589967561881 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589967561882 2020.05.20 12:39:21)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b1b6e0e5b9e7e5a7b1b4a5ebe4b7b4b6b3b6b3b7b8)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589967561892 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589967561893 2020.05.20 12:39:21)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c1c79094c39691d496cfd09b94c7c5c7c4c6c3c7c3)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589967561896 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589967561897 2020.05.20 12:39:21)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c1c79094c39691d496cfd09b94c7c5c7c4c6c3c7c3)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589967561904 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589967561905 2020.05.20 12:39:21)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d1d78183868787c6d2d7c48b83d6d5d7d8d787d784)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1414          1589967573378 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589967573379 2020.05.20 12:39:33)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9d989293ccca9a8bcf9bdbc7cd9b999b999b989a9f)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589967573384 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589967573385 2020.05.20 12:39:33)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9d999692c0cbc98b9d9889c7c89b989a9f9a9f9b94)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589967573390 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589967573391 2020.05.20 12:39:33)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code ada8a6fafafafdb8faa3bcf7f8aba9aba8aaafabaf)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589967573394 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589967573395 2020.05.20 12:39:33)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code ada8a6fafafafdb8faa3bcf7f8aba9aba8aaafabaf)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589967573400 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589967573401 2020.05.20 12:39:33)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code ada8a7faaffbfbbaaeabb8f7ffaaa9aba4abfbabf8)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5273          1589967573406 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589967573407 2020.05.20 12:39:33)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code ada8a7faaafaf8bba9fab9f7f8aba8aaafabaeabfe)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_generate test 0 153(_for 5 )
		(_inst testLoop 0 154(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((c)(s(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 153(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 171(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 173(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 177(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 179(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 181(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c3))
		)
	)
	(_inst c3_cal2 0 183(_ent gates or3_gate or_gate3)
		(_port
			((a)(c3))
			((b)(p2p1g0))
			((c)(p2p1p0c0))
			((d)(c(3)))
		)
	)
	(_inst p3g2_cal 0 185(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 187(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 189(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 191(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 193(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(3)))
			((b)(p3p2g1))
			((c)(p3g2))
			((d)(c4))
		)
	)
	(_inst c4_cal2 0 195(_ent gates or3_gate or_gate3)
		(_port
			((a)(c4))
			((b)(p3p2p1p0c0))
			((c)(p3p2p1g0))
			((d)(c(4)))
		)
	)
	(_generate summing 0 199(_for 6 )
		(_inst si 0 200(_ent gates xor_gate xor_gate2)
			(_port
				((a)(s(_object 3)))
				((b)(c(_object 3)))
				((c)(sum(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 199(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int s 1 0 129(_arch(_uni))))
		(_sig(_int p0c0 -1 0 131(_arch(_uni))))
		(_sig(_int p1g0 -1 0 132(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 133(_arch(_uni))))
		(_sig(_int p2g1 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 135(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 136(_arch(_uni))))
		(_sig(_int p3g2 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 139(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 141(_arch(_uni))))
		(_sig(_int c3 -1 0 141(_arch(_uni))))
		(_sig(_int c4 -1 0 141(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~132 0 153(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 199(_scalar (_to i 0 i 3))))
		(_prcs
			(line__158(_arch 0 0 158(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__160(_arch 1 0 160(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589967692487 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589967692488 2020.05.20 12:41:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e3e5b4b1e5b4e4f5b1e5a5b9b3e5e7e5e7e5e6e4e1)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589967692493 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589967692494 2020.05.20 12:41:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e3e4b0b0e9b5b7f5e3e6f7b9b6e5e6e4e1e4e1e5ea)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589967692499 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589967692500 2020.05.20 12:41:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e3e5b0b0e3b4b3f6b4edf2b9b6e5e7e5e6e4e1e5e1)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589967692503 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589967692504 2020.05.20 12:41:32)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f2f4a1a2f3a5a2e7a5fce3a8a7f4f6f4f7f5f0f4f0)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589967692509 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589967692510 2020.05.20 12:41:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f2f4a0a2a6a4a4e5f1f4e7a8a0f5f6f4fbf4a4f4a7)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5325          1589967692515 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589967692516 2020.05.20 12:41:32)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code f2f4a0a2a3a5a7e4f6a5e6a8a7f4f7f5f0f4f1f4a1)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_generate test 0 153(_for 5 )
		(_inst testLoop 0 154(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((c)(s(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 153(_arch)))
		)
	)
	(_inst p0c0_cal 0 163(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 165(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 167(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal 0 169(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 171(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 173(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 175(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 177(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 179(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 181(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c3))
		)
	)
	(_inst c3_cal2 0 183(_ent gates or3_gate or_gate3)
		(_port
			((a)(c3))
			((b)(p2p1g0))
			((c)(p2p1p0c0))
			((d)(c(3)))
		)
	)
	(_inst p3g2_cal 0 185(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 187(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 189(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal1 0 191(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 193(_ent gates or3_gate or_gate3)
		(_port
			((a)(g(3)))
			((b)(p3p2g1))
			((c)(p3g2))
			((d)(c4))
		)
	)
	(_inst c4_cal2 0 195(_ent gates or3_gate or_gate3)
		(_port
			((a)(c4))
			((b)(p3p2p1p0c0))
			((c)(p3p2p1g0))
			((d)(c(4)))
		)
	)
	(_generate summing 0 199(_for 6 )
		(_inst si 0 200(_ent gates xor_gate xor_gate2)
			(_port
				((a)(s(_object 3)))
				((b)(c(_index 2)))
				((c)(sum(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 199(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int s 1 0 129(_arch(_uni))))
		(_sig(_int p0c0 -1 0 131(_arch(_uni))))
		(_sig(_int p1g0 -1 0 132(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 133(_arch(_uni))))
		(_sig(_int p2g1 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 135(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 136(_arch(_uni))))
		(_sig(_int p3g2 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 139(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 141(_arch(_uni))))
		(_sig(_int c3 -1 0 141(_arch(_uni))))
		(_sig(_int c4 -1 0 141(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~132 0 153(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 199(_scalar (_to i 0 i 3))))
		(_prcs
			(line__158(_arch 0 0 158(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__160(_arch 1 0 160(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 3 -1)
)
I 000063 55 1414          1589969285242 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589969285243 2020.05.20 13:08:05)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 91929f9f95c69687c397d7cbc19795979597949693)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589969285248 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589969285249 2020.05.20 13:08:05)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 91939b9e99c7c587919485cbc49794969396939798)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589969285254 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589969285255 2020.05.20 13:08:05)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code a0a3aaf7a3f7f0b5f7aeb1faf5a6a4a6a5a7a2a6a2)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589969285262 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589969285263 2020.05.20 13:08:05)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code b0b3bae4b3e7e0a5e7bea1eae5b6b4b6b5b7b2b6b2)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589969285268 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589969285269 2020.05.20 13:08:05)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b0b3bbe4e6e6e6a7b3b6a5eae2b7b4b6b9b6e6b6e5)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1414          1589969298972 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589969298973 2020.05.20 13:08:18)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 37396433356030216531716d673133313331323035)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589969298978 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589969298979 2020.05.20 13:08:18)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 37386032396163213732236d62313230353035313e)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589969298984 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589969298985 2020.05.20 13:08:18)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 37396032336067226039266d623133313230353135)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589969298988 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589969298989 2020.05.20 13:08:18)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 47491045431017521049561d124143414240454145)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589969298994 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589969298995 2020.05.20 13:08:18)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 47491145161111504441521d154043414e41114112)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000063 55 1414          1589969346872 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589969346873 2020.05.20 13:09:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 595b565b550e5e4f0b5f1f03095f5d5f5d5f5c5e5b)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589969346878 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589969346879 2020.05.20 13:09:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 595a525a590f0d4f595c4d030c5f5c5e5b5e5b5f50)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589969346884 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589969346885 2020.05.20 13:09:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 595b525a530e094c0e5748030c5f5d5f5c5e5b5f5b)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589969346888 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589969346889 2020.05.20 13:09:06)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 595b525a530e094c0e5748030c5f5d5f5c5e5b5f5b)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589969346894 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589969346895 2020.05.20 13:09:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 696b6369363f3f7e6a6f7c333b6e6d6f606f3f6f3c)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5125          1589969346900 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589969346901 2020.05.20 13:09:06)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 696b6369333e3c7f6d687d333c6f6c6e6b6f6a6f3a)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_inst p0c0_cal 0 158(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 160(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 162(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 166(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 168(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 170(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 176(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c(3)))
		)
	)
	(_inst c3_cal2 0 178(_ent gates or_gate or_gate2)
		(_port
			((a)(c(3)))
			((b)(p2p1g0))
			((c)(c3))
		)
	)
	(_inst c3_cal3 0 180(_ent gates or_gate or_gate2)
		(_port
			((a)(c3))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 182(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 184(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1p0c0_cal 0 186(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 188(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c4))
		)
	)
	(_inst c4_cal2 0 190(_ent gates or_gate or_gate2)
		(_port
			((a)(c4))
			((b)(p3p2g1))
			((c)(c(4)))
		)
	)
	(_inst c4_cal3 0 192(_ent gates or_gate or_gate2)
		(_port
			((a)(c(4)))
			((b)(p3p2p1g0))
			((c)(c4))
		)
	)
	(_inst c4_cal4 0 194(_ent gates or_gate or_gate2)
		(_port
			((a)(c4))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 196(_for 5 )
		(_inst s 0 197(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 196(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c3 -1 0 140(_arch(_uni))))
		(_sig(_int c4 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 196(_scalar (_to i 0 i 3))))
		(_prcs
			(line__153(_arch 0 0 153(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__155(_arch 1 0 155(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589969471443 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589969471444 2020.05.20 13:11:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code ece8bcbebabbebfabeeaaab6bceae8eae8eae9ebee)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589969471449 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589969471450 2020.05.20 13:11:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code ece9b8bfb6bab8faece9f8b6b9eae9ebeeebeeeae5)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589969471455 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589969471456 2020.05.20 13:11:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fcf8a8acacabace9abf2eda6a9faf8faf9fbfefafe)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589969471459 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589969471460 2020.05.20 13:11:11)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code fcf8a8acacabace9abf2eda6a9faf8faf9fbfefafe)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589969471465 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589969471466 2020.05.20 13:11:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code fcf8a9acf9aaaaebfffae9a6aefbf8faf5faaafaa9)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5255          1589969471471 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589969471472 2020.05.20 13:11:11)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0b0e080d0a5c5e1d0f0a1f515e0d0e0c090d080d58)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_inst p0c0_cal 0 158(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 160(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 162(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 166(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 168(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 170(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 176(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 178(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 180(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 182(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 184(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1p0c0_cal 0 186(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 188(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 190(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 192(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 194(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 196(_for 5 )
		(_inst s 0 197(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 196(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c31 -1 0 140(_arch(_uni))))
		(_sig(_int c32 -1 0 140(_arch(_uni))))
		(_sig(_int c41 -1 0 140(_arch(_uni))))
		(_sig(_int c42 -1 0 140(_arch(_uni))))
		(_sig(_int c43 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 196(_scalar (_to i 0 i 3))))
		(_prcs
			(line__153(_arch 0 0 153(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__155(_arch 1 0 155(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589969566254 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589969566255 2020.05.20 13:12:46)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 481f4c4b451f4f5e1a4e0e12184e4c4e4c4e4d4f4a)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589969566260 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589969566261 2020.05.20 13:12:46)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 481e484a491e1c5e484d5c121d4e4d4f4a4f4a4e41)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589969566266 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589969566267 2020.05.20 13:12:46)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 580f585b530f084d0f5649020d5e5c5e5d5f5a5e5a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589969566270 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589969566271 2020.05.20 13:12:46)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 580f585b530f084d0f5649020d5e5c5e5d5f5a5e5a)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589969566276 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589969566277 2020.05.20 13:12:46)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 580f595b060e0e4f5b5e4d020a5f5c5e515e0e5e0d)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5387          1589969566282 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589969566283 2020.05.20 13:12:46)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 580f595b030f0d4e5c574c020d5e5d5f5a5e5b5e0b)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_inst p0c0_cal 0 158(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 160(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 162(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 166(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 168(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 170(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 176(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 178(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 180(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 182(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 184(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 186(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 188(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 190(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 192(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 194(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 196(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 198(_for 5 )
		(_inst s 0 199(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 198(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c31 -1 0 140(_arch(_uni))))
		(_sig(_int c32 -1 0 140(_arch(_uni))))
		(_sig(_int c41 -1 0 140(_arch(_uni))))
		(_sig(_int c42 -1 0 140(_arch(_uni))))
		(_sig(_int c43 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 198(_scalar (_to i 0 i 3))))
		(_prcs
			(line__153(_arch 0 0 153(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__155(_arch 1 0 155(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589969683619 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589969683620 2020.05.20 13:14:43)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b8b8ededb5efbfaeeabefee2e8bebcbebcbebdbfba)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589969683625 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589969683626 2020.05.20 13:14:43)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c7c69692c99193d1c7c2d39d92c1c2c0c5c0c5c1ce)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589969683631 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589969683632 2020.05.20 13:14:43)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c7c79692c39097d290c9d69d92c1c3c1c2c0c5c1c5)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589969683635 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589969683636 2020.05.20 13:14:43)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code c7c79692c39097d290c9d69d92c1c3c1c2c0c5c1c5)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589969683641 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589969683642 2020.05.20 13:14:43)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d7d78785868181c0d4d1c28d85d0d3d1ded181d182)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5748          1589969683647 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589969683648 2020.05.20 13:14:43)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d7d78785838082c1d387c38d82d1d2d0d5d1d4d184)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_generate k 0 153(_for 5 )
		(_inst kLoop 0 154(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((c)(test(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 153(_arch)))
		)
	)
	(_inst p0c0_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 166(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 168(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 170(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 172(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 174(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 176(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 178(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 180(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 182(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 184(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 186(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 188(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 190(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 192(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 194(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 196(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 198(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 200(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 202(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 204(_for 6 )
		(_inst s 0 205(_ent gates xor_gate xor_gate2)
			(_port
				((a)(test(_object 3)))
				((b)(c(_object 3)))
				((c)(sum(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 204(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int test 1 0 129(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c31 -1 0 140(_arch(_uni))))
		(_sig(_int c32 -1 0 140(_arch(_uni))))
		(_sig(_int c41 -1 0 140(_arch(_uni))))
		(_sig(_int c42 -1 0 140(_arch(_uni))))
		(_sig(_int c43 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~132 0 153(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 204(_scalar (_to i 0 i 3))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__161(_arch 1 0 161(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589969947141 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589969947142 2020.05.20 13:19:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 232227262574243571256579732527252725262421)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589969947147 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589969947148 2020.05.20 13:19:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 23232327297577352326377976252624212421252a)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589969947153 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589969947154 2020.05.20 13:19:07)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3332333633646326643d2269663537353634313531)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589969947161 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589969947162 2020.05.20 13:19:07)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 3332333633646326643d2269663537353634313531)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589969947167 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589969947168 2020.05.20 13:19:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 333232366665652430352669613437353a35653566)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5387          1589969947173 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589969947174 2020.05.20 13:19:07)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 424343401315175446165618174447454044414411)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_inst p0c0_cal 0 160(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 162(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 166(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 168(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 170(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 176(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 178(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 180(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 182(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 184(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 186(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 188(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 190(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 192(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 194(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 196(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 198(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 200(_for 5 )
		(_inst s 0 201(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 200(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c31 -1 0 140(_arch(_uni))))
		(_sig(_int c32 -1 0 140(_arch(_uni))))
		(_sig(_int c41 -1 0 140(_arch(_uni))))
		(_sig(_int c42 -1 0 140(_arch(_uni))))
		(_sig(_int c43 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 200(_scalar (_to i 0 i 3))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__157(_arch 1 0 157(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000050 55 554           1589970435500 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1589970435501 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code ca999a9fcd9c9adf9c9edd909acdcecccfcc9fcc9c)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1589970435516 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1589970435517 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code da898a888a8ddbccde8d9c808cdcdbdddedcdfdc8f)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1589970435531 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1589970435532 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eab9bab9edbcbcffbcbefdb0baedeeecefecbfecbc)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1589970435542 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1589970435543 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code eab9eeb9eebdbaffbcbefdb0baedeeecefecebecbf)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1589970435556 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1589970435557 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code f9aafda9a5aea9eafaaebfa3affff8fefdfffcfff8)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1589970435567 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1589970435568 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 095a0e0f555e591a0d5e4f535f0f080e0d0f0c0f08)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1589970435578 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1589970435579 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 194a1e1e454e490a1c4e5f434f1f181e1d1f1c1f18)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1589970435590 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1589970435591 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 194a491f124d1b0f1e4d08424c1f1c1f4f1e1b1c4f)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1589970435601 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1589970435602 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 287b782d227a7f3d7e7c3f72782f2c2e2d2e7e2f2a)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1589970435607 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1589970435608 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 287b782d227a783d7e7c3f72782f2c2e2d2e7e2f2a)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1589970435613 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1589970435614 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 386b683c326a692d6e6c2f62683f3c3e3d3e6e3f3a)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1589970435620 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1589970435621 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 386a363d656f3a2f3a6f7e626e3e393f3c3e3d3f30)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1589970435628 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1589970435629 2020.05.20 13:27:15)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 47154945161111521113501d1740434142404f4111)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1589970435741 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589970435742 2020.05.20 13:27:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code b5e6b5e0b5e2b2a3e7b3f3efe5b3b1b3b1b3b0b2b7)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589970435751 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589970435752 2020.05.20 13:27:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c496c091c99290d2c4c1d09e91c2c1c3c6c3c6c2cd)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589970435763 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589970435764 2020.05.20 13:27:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d487d086d38384c183dac58e81d2d0d2d1d3d6d2d6)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589970435771 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589970435772 2020.05.20 13:27:15)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code d487d086d38384c183dac58e81d2d0d2d1d3d6d2d6)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589970435783 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589970435784 2020.05.20 13:27:15)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code e4b7e1b7b6b2b2f3e7e2f1beb6e3e0e2ede2b2e2b1)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 739           1589970435824 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1589970435825 2020.05.20 13:27:15)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 134010174644410541110a48421515154015451413)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1589970435842 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1589970435843 2020.05.20 13:27:15)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 22717025767574342a25367b25252024272425242b)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1589970435881 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1589970435882 2020.05.20 13:27:15)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 411240434916405741410218464743474247454417)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1589970435890 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1589970435891 2020.05.20 13:27:15)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 510250525906504751511208565753575257555407)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2759          1589970435931 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1589970435932 2020.05.20 13:27:15)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 70227171752626667c20662a287673767177747679)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2783          1589970435944 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1589970435945 2020.05.20 13:27:15)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 80d2818e85d6d6968cd496dad88683868187848689)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000063 55 1414          1589970444031 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589970444032 2020.05.20 13:27:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1e181f184e4919084c1858444e181a181a181b191c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589970444041 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589970444042 2020.05.20 13:27:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 1e191b1942484a081e1b0a444b181b191c191c1817)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589970444047 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589970444048 2020.05.20 13:27:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2d2b28297a7a7d387a233c77782b292b282a2f2b2f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589970444051 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589970444052 2020.05.20 13:27:24)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 2d2b28297a7a7d387a233c77782b292b282a2f2b2f)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589970444057 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589970444058 2020.05.20 13:27:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2d2b29292f7b7b3a2e2b38777f2a292b242b7b2b78)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5743          1589970444063 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589970444064 2020.05.20 13:27:24)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 2d2b29292a7a783b2a2b3977782b282a2f2b2e2b7e)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 145(_for 3 )
		(_inst carryPropLoop 0 146(_ent gates or_gate or_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 145(_arch)))
		)
	)
	(_generate carryGenerate 0 149(_for 4 )
		(_inst carryGeneLoop 0 150(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 149(_arch)))
		)
	)
	(_generate test 0 154(_for 5 )
		(_inst testLoop 0 155(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 2)))
				((b)(y(_object 2)))
				((c)(t(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 154(_arch)))
		)
	)
	(_inst p0c0_cal 0 165(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst c1_cal 0 167(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst p1g0_cal 0 169(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 171(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst c2_cal1 0 173(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 175(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst p2g1_cal 0 177(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 179(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 181(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst c3_cal1 0 183(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 185(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 187(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst p3g2_cal 0 189(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 191(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 193(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 195(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c4_cal1 0 197(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 199(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 201(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 203(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 205(_for 6 )
		(_inst s 0 206(_ent gates xor_gate xor_gate2)
			(_port
				((a)(t(_object 3)))
				((b)(c(_object 3)))
				((c)(sum(_object 3)))
			)
		)
		(_object
			(_cnst(_int i 6 0 205(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int t 1 0 129(_arch(_uni))))
		(_sig(_int p0c0 -1 0 131(_arch(_uni))))
		(_sig(_int p1g0 -1 0 132(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 133(_arch(_uni))))
		(_sig(_int p2g1 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 135(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 136(_arch(_uni))))
		(_sig(_int p3g2 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 139(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 140(_arch(_uni))))
		(_sig(_int c1 -1 0 141(_arch(_uni))))
		(_sig(_int c2 -1 0 141(_arch(_uni))))
		(_sig(_int c31 -1 0 141(_arch(_uni))))
		(_sig(_int c32 -1 0 141(_arch(_uni))))
		(_sig(_int c41 -1 0 141(_arch(_uni))))
		(_sig(_int c42 -1 0 141(_arch(_uni))))
		(_sig(_int c43 -1 0 141(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 145(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 149(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~132 0 154(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 205(_scalar (_to i 0 i 3))))
		(_prcs
			(line__160(_arch 0 0 160(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__162(_arch 1 0 162(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589971514284 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589971514285 2020.05.20 13:45:14)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code c8cb9c9cc59fcfde9ace8e9298cecccecccecdcfca)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589971514296 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589971514297 2020.05.20 13:45:14)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code d7d58785d98183c1d7d2c38d82d1d2d0d5d0d5d1de)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589971514311 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589971514312 2020.05.20 13:45:14)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code e7e4b7b4e3b0b7f2b0e9f6bdb2e1e3e1e2e0e5e1e5)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589971514336 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589971514337 2020.05.20 13:45:14)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code f7f4a7a7f3a0a7e2a0f9e6ada2f1f3f1f2f0f5f1f5)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589971514347 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589971514348 2020.05.20 13:45:14)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 06055600565050110500135c540102000f00500053)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5387          1589971514354 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589971514355 2020.05.20 13:45:14)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 06055600535153100256125c530003010400050055)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_inst p0c0_cal 0 160(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst p1g0_cal 0 162(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst p2g1_cal 0 166(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 168(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 170(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst p3g2_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 176(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 178(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c1_cal 0 182(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst c2_cal1 0 184(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 186(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst c3_cal1 0 188(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 190(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 192(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst c4_cal1 0 194(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 196(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 198(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 200(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 204(_for 5 )
		(_inst s 0 205(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 204(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c31 -1 0 140(_arch(_uni))))
		(_sig(_int c32 -1 0 140(_arch(_uni))))
		(_sig(_int c41 -1 0 140(_arch(_uni))))
		(_sig(_int c42 -1 0 140(_arch(_uni))))
		(_sig(_int c43 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 204(_scalar (_to i 0 i 3))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__157(_arch 1 0 157(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000063 55 1414          1589971849502 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1589971849503 2020.05.20 13:50:49)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 3a3b353e6e6d3d2c683c7c606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1589971849512 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1589971849513 2020.05.20 13:50:49)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 4a4a4148121c1e5c4a4f5e101f4c4f4d484d484c43)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1589971849523 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1589971849524 2020.05.20 13:50:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 4a4b4148181d1a5f1d445b101f4c4e4c4f4d484c48)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1589971849532 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1589971849533 2020.05.20 13:50:49)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5a5b5159080d0a4f0d544b000f5c5e5c5f5d585c58)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1589971849546 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1589971849547 2020.05.20 13:50:49)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 69686369363f3f7e6a6f7c333b6e6d6f606f3f6f3c)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5387          1589971849560 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1589971849561 2020.05.20 13:50:49)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 79787378232e2c6f7e7e6d232c7f7c7e7b7f7a7f2a)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_inst p0c0_cal 0 162(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst p1g0_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 166(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst p2g1_cal 0 168(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 170(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst p3g2_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 176(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 178(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 180(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c1_cal 0 184(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst c2_cal1 0 186(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 188(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst c3_cal1 0 190(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 192(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 194(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst c4_cal1 0 196(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 198(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 200(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 202(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 206(_for 5 )
		(_inst s 0 207(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 206(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c31 -1 0 140(_arch(_uni))))
		(_sig(_int c32 -1 0 140(_arch(_uni))))
		(_sig(_int c41 -1 0 140(_arch(_uni))))
		(_sig(_int c42 -1 0 140(_arch(_uni))))
		(_sig(_int c43 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 206(_scalar (_to i 0 i 3))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__157(_arch 1 0 157(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000050 55 554           1590005108777 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1590005108778 2020.05.20 23:05:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3c6c6139396a6c296a682b666c3b383a393a693a6a)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1590005108808 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1590005108809 2020.05.20 23:05:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5b0b0658080c5a4d5f0c1d010d5d5a5c5f5d5e5d0e)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1590005108835 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1590005108836 2020.05.20 23:05:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7b2b267a7f2d2d6e2d2f6c212b7c7f7d7e7d2e7d2d)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1590005108854 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1590005108855 2020.05.20 23:05:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8ada83848eddda9fdcde9dd0da8d8e8c8f8c8b8cdf)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1590005108882 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1590005108883 2020.05.20 23:05:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a9f9a0fef5fef9baaafeeff3ffafa8aeadafacafa8)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1590005108909 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1590005108910 2020.05.20 23:05:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code c999c09c959e99dacd9e8f939fcfc8cecdcfcccfc8)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1590005108936 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1590005108937 2020.05.20 23:05:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code e8b8e1bbb5bfb8fbedbfaeb2beeee9efeceeedeee9)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1590005108967 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1590005108968 2020.05.20 23:05:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 07575800025305110053165c520102015100050251)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1590005108997 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1590005108998 2020.05.20 23:05:08)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 17474811124540024143004d471013111211411015)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1590005109019 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1590005109020 2020.05.20 23:05:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 36666932326466236062216c663132303330603134)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1590005109051 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1590005109052 2020.05.20 23:05:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 55050a57520704400301420f055251535053035257)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1590005109066 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1590005109067 2020.05.20 23:05:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 65346465353267726732233f33636462616360626d)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1590005109093 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1590005109094 2020.05.20 23:05:09)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 84d5858ad6d2d291d2d093ded483808281838c82d2)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1590005109366 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1590005109367 2020.05.20 23:05:09)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 8eded981ded98998dc88c8d4de888a888a888b898c)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1590005109387 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1590005109388 2020.05.20 23:05:09)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 9dccce92c0cbc98b9d9889c7c89b989a9f9a9f9b94)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1590005109412 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1590005109413 2020.05.20 23:05:09)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code bdedeee9eaeaeda8eab3ace7e8bbb9bbb8babfbbbf)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1590005109432 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1590005109433 2020.05.20 23:05:09)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code cc9c9f999c9b9cd99bc2dd9699cac8cac9cbcecace)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1590005109463 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1590005109464 2020.05.20 23:05:09)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code ecbcbebfe9babafbefeaf9b6beebe8eae5eabaeab9)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5387          1590005109483 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1590005109484 2020.05.20 23:05:09)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 0b5b5a0d0a5c5e1d0c0c1f515e0d0e0c090d080d58)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_inst p0c0_cal 0 162(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst p1g0_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 166(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst p2g1_cal 0 168(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 170(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst p3g2_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 176(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 178(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 180(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c1_cal 0 184(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst c2_cal1 0 186(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 188(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst c3_cal1 0 190(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 192(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 194(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst c4_cal1 0 196(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 198(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 200(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 202(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 206(_for 5 )
		(_inst s 0 207(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 206(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c31 -1 0 140(_arch(_uni))))
		(_sig(_int c32 -1 0 140(_arch(_uni))))
		(_sig(_int c41 -1 0 140(_arch(_uni))))
		(_sig(_int c42 -1 0 140(_arch(_uni))))
		(_sig(_int c43 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 206(_scalar (_to i 0 i 3))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__157(_arch 1 0 157(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1590005109579 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1590005109580 2020.05.20 23:05:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 69393f6a363e3b7f3b6b7032386f6f6f3a6f3f6e69)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1590005109607 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1590005109608 2020.05.20 23:05:09)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 88d88f85d6dfde9e808f9cd18f8f8a8e8d8e8f8e81)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1590005109681 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1590005109682 2020.05.20 23:05:09)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code c6969293c991c7d0c6c6859fc1c0c4c0c5c0c2c390)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1590005109703 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1590005109704 2020.05.20 23:05:09)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code e6b6b2b5e9b1e7f0e6e6a5bfe1e0e4e0e5e0e2e3b0)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2759          1590005109777 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1590005109778 2020.05.20 23:05:09)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 34656131356262223864226e6c323732353330323d)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2783          1590005109803 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1590005109804 2020.05.20 23:05:09)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 43121641451515554f1755191b454045424447454a)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000050 55 554           1590005480038 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1590005480039 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e29297f7d282e6b282a69242e797a787b782b7828)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
I 000051 55 601           1590005480044 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1590005480045 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 7e29297f2a297f687a29382428787f797a787b782b)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
I 000050 55 598           1590005480050 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1590005480051 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8ddada838fdbdb98dbd99ad7dd8a898b888bd88bdb)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
I 000050 55 598           1590005480056 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1590005480057 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 8dda8e838cdadd98dbd99ad7dd8a898b888b8c8bd8)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
I 000050 55 640           1590005480062 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1590005480063 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 9dca9e929ccacd8e9ecadbc7cb9b9c9a999b989b9c)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
I 000050 55 681           1590005480075 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1590005480076 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code adfaaefaacfafdbea9faebf7fbabacaaa9aba8abac)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
I 000050 55 722           1590005480082 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1590005480083 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code adfaaefaacfafdbea8faebf7fbabacaaa9aba8abac)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
I 000049 55 598           1590005480089 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1590005480090 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code adfaf9fbfbf9afbbaaf9bcf6f8aba8abfbaaafa8fb)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
I 000049 55 640           1590005480095 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1590005480096 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcebe8e9edeeeba9eae8abe6ecbbb8bab9baeabbbe)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
I 000049 55 687           1590005480103 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1590005480104 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code bcebe8e9edeeeca9eae8abe6ecbbb8bab9baeabbbe)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
I 000049 55 729           1590005480110 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1590005480111 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cc9b98989d9e9dd99a98db969ccbc8cac9ca9acbce)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
I 000051 55 604           1590005480117 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1590005480118 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code cc9ac699ca9bcedbce9b8a969acacdcbc8cac9cbc4)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
I 000050 55 601           1590005480123 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1590005480124 2020.05.20 23:11:20)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code db8dd189df8d8dce8d8fcc818bdcdfdddedcd3dd8d)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
I 000063 55 1414          1590005480229 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1590005480230 2020.05.20 23:11:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 396e3c3d356e3e2f6b3f7f63693f3d3f3d3f3c3e3b)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000060 55 1763          1590005480235 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1590005480236 2020.05.20 23:11:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 491f484b491f1d5f494c5d131c4f4c4e4b4e4b4f40)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
I 000053 55 1913          1590005480241 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1590005480242 2020.05.20 23:11:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 491e484b431e195c1e4758131c4f4d4f4c4e4b4f4b)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
I 000055 55 1837          1590005480245 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1590005480246 2020.05.20 23:11:20)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 491e484b431e195c1e4758131c4f4d4f4c4e4b4f4b)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
I 000059 55 1079          1590005480251 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1590005480252 2020.05.20 23:11:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 491e494b161f1f5e4a4f5c131b4e4d4f404f1f4f1c)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000050 55 5387          1590005480257 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1590005480258 2020.05.20 23:11:20)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 580f585b030f0d4e5f5f4c020d5e5d5f5a5e5b5e0b)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_inst p0c0_cal 0 162(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst p1g0_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 166(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst p2g1_cal 0 168(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 170(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst p3g2_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 176(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 178(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 180(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c1_cal 0 184(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst c2_cal1 0 186(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 188(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst c3_cal1 0 190(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 192(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 194(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst c4_cal1 0 196(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 198(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 200(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 202(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 206(_for 5 )
		(_inst s 0 207(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 206(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c31 -1 0 140(_arch(_uni))))
		(_sig(_int c32 -1 0 140(_arch(_uni))))
		(_sig(_int c41 -1 0 140(_arch(_uni))))
		(_sig(_int c42 -1 0 140(_arch(_uni))))
		(_sig(_int c43 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 206(_scalar (_to i 0 i 3))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__157(_arch 1 0 157(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
I 000052 55 739           1590005480275 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1590005480276 2020.05.20 23:11:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 683f6f6b363f3a7e3a6a7133396e6e6e3b6e3e6f68)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
I 000055 55 1236          1590005480281 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1590005480282 2020.05.20 23:11:20)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code 683f3e6b363f3e7e606f7c316f6f6a6e6d6e6f6e61)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
I 000066 55 2052          1590005480314 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1590005480315 2020.05.20 23:11:20)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 97c0929899c096819797d4ce9091959194919392c1)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
I 000068 55 2058          1590005480320 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1590005480321 2020.05.20 23:11:20)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 97c0929899c096819797d4ce9091959194919392c1)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2759          1590005480364 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1590005480365 2020.05.20 23:11:20)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code c690c393c59090d0ca96d09c9ec0c5c0c7c1c2c0cf)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2783          1590005480380 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1590005480381 2020.05.20 23:11:20)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code d583d087d58383c3d981c38f8dd3d6d3d4d2d1d3dc)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
V 000050 55 554           1590009961458 not_gate2
(_unit VHDL(not_gate 0 4(not_gate2 0 10))
	(_version ve4)
	(_time 1590009961459 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 0c0a5d0a095a5c195a581b565c0b080a090a590a5a)
	(_ent
		(_time 1588675748846)
	)
	(_object
		(_port(_int a -1 0 5(_ent(_in))))
		(_port(_int b -1 0 6(_ent(_out))))
		(_prcs
			(line__12(_arch 0 0 12(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . not_gate2 1 -1)
)
V 000051 55 601           1590009961469 nand_gate2
(_unit VHDL(nand_gate 0 16(nand_gate2 0 23))
	(_version ve4)
	(_time 1590009961470 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1b1d4a1c484c1a0d1f4c5d414d1d1a1c1f1d1e1d4e)
	(_ent
		(_time 1588675826053)
	)
	(_object
		(_port(_int a -1 0 17(_ent(_in))))
		(_port(_int b -1 0 17(_ent(_in))))
		(_port(_int c -1 0 18(_ent(_out))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nand_gate2 1 -1)
)
V 000050 55 598           1590009961477 nor_gate2
(_unit VHDL(nor_gate 0 29(nor_gate2 0 36))
	(_version ve4)
	(_time 1590009961478 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 1b1d4a1c1f4d4d0e4d4f0c414b1c1f1d1e1d4e1d4d)
	(_ent
		(_time 1588676046773)
	)
	(_object
		(_port(_int a -1 0 30(_ent(_in))))
		(_port(_int b -1 0 30(_ent(_in))))
		(_port(_int c -1 0 31(_ent(_out))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . nor_gate2 1 -1)
)
V 000050 55 598           1590009961483 and_gate2
(_unit VHDL(and_gate 0 41(and_gate2 0 49))
	(_version ve4)
	(_time 1590009961484 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 2b2d2e2f2c7c7b3e7d7f3c717b2c2f2d2e2d2a2d7e)
	(_ent
		(_time 1588676046801)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int c -1 0 43(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate2 1 -1)
)
V 000050 55 640           1590009961499 and_gate3
(_unit VHDL(and3_gate 0 53(and_gate3 0 62))
	(_version ve4)
	(_time 1590009961500 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a3c3f3f3e6d6a29396d7c606c3c3b3d3e3c3f3c3b)
	(_ent
		(_time 1589570277288)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 54(_ent(_in))))
		(_port(_int d -1 0 55(_ent(_out))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate3 1 -1)
)
V 000050 55 681           1590009961511 and_gate4
(_unit VHDL(and4_gate 0 65(and_gate4 0 75))
	(_version ve4)
	(_time 1590009961512 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 3a3c3f3f3e6d6a293e6d7c606c3c3b3d3e3c3f3c3b)
	(_ent
		(_time 1589570277299)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 66(_ent(_in))))
		(_port(_int e -1 0 67(_ent(_out))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate4 1 -1)
)
V 000050 55 722           1590009961527 and_gate5
(_unit VHDL(and5_gate 0 77(and_gate5 0 88))
	(_version ve4)
	(_time 1590009961528 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 4a4c4f484e1d1a594f1d0c101c4c4b4d4e4c4f4c4b)
	(_ent
		(_time 1589570277311)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 78(_ent(_in))))
		(_port(_int d -1 0 78(_ent(_in))))
		(_port(_int e -1 0 78(_ent(_in))))
		(_port(_int f -1 0 79(_ent(_out))))
		(_prcs
			(line__90(_arch 0 0 90(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . and_gate5 1 -1)
)
V 000049 55 598           1590009961536 or_gate2
(_unit VHDL(or_gate 0 53(or_gate2 0 101))
	(_version ve4)
	(_time 1590009961537 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 5a5c0858090e584c5d0e4b010f5c5f5c0c5d585f0c)
	(_ent
		(_time 1588676270111)
	)
	(_object
		(_port(_int a -1 0 54(_ent(_in))))
		(_port(_int b -1 0 54(_ent(_in))))
		(_port(_int c -1 0 55(_ent(_out))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate2 1 -1)
)
V 000049 55 640           1590009961552 or_gate3
(_unit VHDL(or3_gate 0 65(or_gate3 0 114))
	(_version ve4)
	(_time 1590009961553 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 696f3b68623b3e7c3f3d7e33396e6d6f6c6f3f6e6b)
	(_ent
		(_time 1588678002753)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 66(_ent(_in))))
		(_port(_int d -1 0 67(_ent(_out))))
		(_prcs
			(line__116(_arch 0 0 116(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate3 1 -1)
)
V 000049 55 687           1590009961568 or_gate4
(_unit VHDL(or4_gate 0 113(or_gate4 0 127))
	(_version ve4)
	(_time 1590009961569 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 797f2b79722b296c2f2d6e23297e7d7f7c7f2f7e7b)
	(_ent
		(_time 1589570277348)
	)
	(_object
		(_port(_int a -1 0 114(_ent(_in))))
		(_port(_int b -1 0 114(_ent(_in))))
		(_port(_int c -1 0 114(_ent(_in))))
		(_port(_int d -1 0 114(_ent(_in))))
		(_port(_int e -1 0 115(_ent(_out))))
		(_prcs
			(line__129(_arch 0 0 129(_assignment(_trgt(4))(_sens(0)(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate4 1 -1)
)
V 000049 55 729           1590009961584 or_gate5
(_unit VHDL(or5_gate 0 125(or_gate5 0 140))
	(_version ve4)
	(_time 1590009961585 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 898fdb8682dbd89cdfdd9ed3d98e8d8f8c8fdf8e8b)
	(_ent
		(_time 1589570277363)
	)
	(_object
		(_port(_int a -1 0 126(_ent(_in))))
		(_port(_int b -1 0 126(_ent(_in))))
		(_port(_int c -1 0 126(_ent(_in))))
		(_port(_int d -1 0 126(_ent(_in))))
		(_port(_int e -1 0 126(_ent(_in))))
		(_port(_int f -1 0 127(_ent(_out))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . or_gate5 1 -1)
)
V 000051 55 604           1590009961601 xnor_gate2
(_unit VHDL(xnor_gate 0 65(xnor_gate2 0 153))
	(_version ve4)
	(_time 1590009961602 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code 989f9497c5cf9a8f9acfdec2ce9e999f9c9e9d9f90)
	(_ent
		(_time 1588676270140)
	)
	(_object
		(_port(_int a -1 0 66(_ent(_in))))
		(_port(_int b -1 0 66(_ent(_in))))
		(_port(_int c -1 0 67(_ent(_out))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xnor_gate2 1 -1)
)
V 000050 55 601           1590009961608 xor_gate2
(_unit VHDL(xor_gate 0 77(xor_gate2 0 166))
	(_version ve4)
	(_time 1590009961609 2020.05.21 00:26:01)
	(_source(\../src/Gates.vhd\))
	(_parameters tan)
	(_code a8afa4fff6fefebdfefcbff2f8afacaeadafa0aefe)
	(_ent
		(_time 1588676270168)
	)
	(_object
		(_port(_int a -1 0 78(_ent(_in))))
		(_port(_int b -1 0 78(_ent(_in))))
		(_port(_int c -1 0 79(_ent(_out))))
		(_prcs
			(line__168(_arch 0 0 168(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . xor_gate2 1 -1)
)
V 000063 55 1414          1590009961757 structural_full_adder1
(_unit VHDL(full_adder1 0 8(structural_full_adder1 0 15))
	(_version ve4)
	(_time 1590009961758 2020.05.21 00:26:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 34323730356333226632726e643230323032313336)
	(_ent
		(_time 1589098700553)
	)
	(_inst g1 0 18(_ent gates xor_gate xor_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n1))
		)
	)
	(_inst g2 0 19(_ent gates xor_gate xor_gate2)
		(_port
			((a)(n1))
			((b)(cin))
			((c)(sum))
		)
	)
	(_inst g3 0 20(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(y))
			((c)(n2))
		)
	)
	(_inst g4 0 21(_ent gates and_gate and_gate2)
		(_port
			((a)(x))
			((b)(cin))
			((c)(n3))
		)
	)
	(_inst g5 0 22(_ent gates and_gate and_gate2)
		(_port
			((a)(y))
			((b)(cin))
			((c)(n4))
		)
	)
	(_inst g6 0 23(_ent gates or3_gate or_gate3)
		(_port
			((a)(n2))
			((b)(n3))
			((c)(n4))
			((d)(cout))
		)
	)
	(_object
		(_port(_int x -1 0 9(_ent(_in))))
		(_port(_int y -1 0 9(_ent(_in))))
		(_port(_int cin -1 0 9(_ent(_in))))
		(_port(_int sum -1 0 10(_ent(_out))))
		(_port(_int cout -1 0 10(_ent(_out))))
		(_sig(_int n1 -1 0 16(_arch(_uni))))
		(_sig(_int n2 -1 0 16(_arch(_uni))))
		(_sig(_int n3 -1 0 16(_arch(_uni))))
		(_sig(_int n4 -1 0 16(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000060 55 1763          1590009961771 structural_Ripadder
(_unit VHDL(ripadder 0 28(structural_ripadder 0 38))
	(_version ve4)
	(_time 1590009961772 2020.05.21 00:26:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 44434346491210524441501e11424143464346424d)
	(_ent
		(_time 1589913336707)
	)
	(_generate gen1 0 43(_for 4 )
		(_inst g 0 44(_ent . full_adder1 structural_full_adder1)
			(_port
				((x)(x(_object 1)))
				((y)(y(_object 1)))
				((cin)(carry(_object 1)))
				((sum)(sum(_object 1)))
				((cout)(carry(_index 2)))
			)
		)
		(_object
			(_cnst(_int i 4 0 43(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 30(_array -2((_dto c 3 i 0)))))
		(_port(_int x 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 30(_array -2((_dto c 4 i 0)))))
		(_port(_int y 1 0 30(_ent(_in))))
		(_port(_int cin -2 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~124 0 32(_array -2((_dto c 5 i 0)))))
		(_port(_int sum 2 0 32(_ent(_out))))
		(_port(_int cout -2 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{n~downto~0}~13 0 39(_array -2((_dto c 6 i 0)))))
		(_sig(_int carry 3 0 39(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 43(_scalar (_to i 0 c 7))))
		(_prcs
			(line__41(_arch 0 0 41(_assignment(_alias((carry(0))(cin)))(_trgt(5(0)))(_sens(2)))))
			(line__42(_arch 1 0 42(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . structural_Ripadder 8 -1)
)
V 000053 55 1913          1590009961786 BCD_adder4_R
(_unit VHDL(bcd_adder 0 51(bcd_adder4_r 1 59))
	(_version ve4)
	(_time 1590009961787 2020.05.21 00:26:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 5452535753030441035a450e015250525153565256)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 66(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 2))
		)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 67(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 72(_ent . RipAdder structural_Ripadder)
		(_gen
			((n)(_code 3))
		)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 4))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 60(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 60(_arch(_uni))))
		(_sig(_int first_carry -1 1 61(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 62(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 63(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 64(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 1 68(_assignment(_trgt(7))(_sens(9)))))
			(line__70(_arch 1 1 70(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_R 5 -1)
)
V 000055 55 1837          1590009961799 BCD_adder4_CLA
(_unit VHDL(bcd_adder 0 51(bcd_adder4_cla 1 76))
	(_version ve4)
	(_time 1590009961800 2020.05.21 00:26:01)
	(_source(\../src/full_Adder.vhd\(\../src/Adders.vhd\)))
	(_parameters tan)
	(_code 6365646363343376346d7239366567656664616561)
	(_ent
		(_time 1588680745000)
	)
	(_inst FirstAddition 1 83(_ent . CLAadder CLAadder4)
		(_port
			((x)(a))
			((y)(b))
			((cin)(cin))
			((sum)(first_sum))
			((cout)(first_carry))
		)
	)
	(_inst correctionDetect 1 84(_ent . correctionDetection Detecttion_Circuit)
		(_port
			((sum_bit3)(first_sum(3)))
			((sum_bit2)(first_sum(2)))
			((sum_bit1)(first_sum(1)))
			((carry)(first_carry))
			((flag)(correctionFlag))
		)
	)
	(_inst SecondAddition 1 89(_ent . adder4 structural_adder4)
		(_port
			((x)(first_sum))
			((y)(usedInCorrection))
			((cin)(_code 2))
			((sum)(sum))
			((cout)(ignoredCout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 52(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 52(_ent(_in))))
		(_port(_int b 0 0 52(_ent(_in))))
		(_port(_int cin -1 0 53(_ent(_in))))
		(_port(_int sum 0 0 54(_ent(_out))))
		(_port(_int cout -1 0 55(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 77(_array -1((_dto i 3 i 0)))))
		(_sig(_int first_sum 1 1 77(_arch(_uni))))
		(_sig(_int first_carry -1 1 78(_arch(_uni))))
		(_sig(_int usedInCorrection 1 1 79(_arch(_uni))))
		(_sig(_int ignoredCout -1 1 80(_arch(_uni))))
		(_sig(_int correctionFlag -1 1 81(_arch(_uni))))
		(_prcs
			(line__85(_arch 0 1 85(_assignment(_trgt(7))(_sens(9)))))
			(line__87(_arch 1 1 87(_assignment(_trgt(4))(_sens(9)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33751810)
		(33686018)
	)
	(_model . BCD_adder4_CLA 3 -1)
)
V 000059 55 1079          1590009961816 Detecttion_Circuit
(_unit VHDL(correctiondetection 0 91(detecttion_circuit 0 103))
	(_version ve4)
	(_time 1590009961817 2020.05.21 00:26:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 737575722625256470756629217477757a75257526)
	(_ent
		(_time 1589550468284)
	)
	(_inst test1 0 106(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit2))
			((c)(n1))
		)
	)
	(_inst test2 0 107(_ent gates and_gate and_gate2)
		(_port
			((a)(sum_bit3))
			((b)(sum_bit1))
			((c)(n2))
		)
	)
	(_inst test3 0 108(_ent gates or3_gate or_gate3)
		(_port
			((a)(n1))
			((b)(n2))
			((c)(carry))
			((d)(flag))
		)
	)
	(_object
		(_port(_int sum_bit3 -1 0 92(_ent(_in))))
		(_port(_int sum_bit2 -1 0 92(_ent(_in))))
		(_port(_int sum_bit1 -1 0 92(_ent(_in))))
		(_port(_int carry -1 0 92(_ent(_in))))
		(_port(_int flag -1 0 93(_ent(_out))))
		(_sig(_int n1 -1 0 104(_arch(_uni))))
		(_sig(_int n2 -1 0 104(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000050 55 5387          1590009961822 CLAadder4
(_unit VHDL(claadder 0 108(claadder4 0 125))
	(_version ve4)
	(_time 1590009961823 2020.05.21 00:26:01)
	(_source(\../src/Adders.vhd\))
	(_parameters tan)
	(_code 737575722324266574746729267576747175707520)
	(_ent
		(_time 1589570886452)
	)
	(_generate carryPropagate 0 144(_for 3 )
		(_inst carryPropLoop 0 145(_ent gates xor_gate xor_gate2)
			(_port
				((a)(x(_object 0)))
				((b)(y(_object 0)))
				((c)(p(_object 0)))
			)
		)
		(_object
			(_cnst(_int i 3 0 144(_arch)))
		)
	)
	(_generate carryGenerate 0 148(_for 4 )
		(_inst carryGeneLoop 0 149(_ent gates and_gate and_gate2)
			(_port
				((a)(x(_object 1)))
				((b)(y(_object 1)))
				((c)(g(_object 1)))
			)
		)
		(_object
			(_cnst(_int i 4 0 148(_arch)))
		)
	)
	(_inst p0c0_cal 0 162(_ent gates and_gate and_gate2)
		(_port
			((a)(p(0)))
			((b)(c(0)))
			((c)(p0c0))
		)
	)
	(_inst p1g0_cal 0 164(_ent gates and_gate and_gate2)
		(_port
			((a)(p(1)))
			((b)(g(0)))
			((c)(p1g0))
		)
	)
	(_inst p1p0c0_cal1 0 166(_ent gates and_gate and_gate2)
		(_port
			((a)(p0c0))
			((b)(p(1)))
			((c)(p1p0c0))
		)
	)
	(_inst p2g1_cal 0 168(_ent gates and_gate and_gate2)
		(_port
			((a)(p(2)))
			((b)(g(1)))
			((c)(p2g1))
		)
	)
	(_inst p2p1g0_cal 0 170(_ent gates and_gate and_gate2)
		(_port
			((a)(p1g0))
			((b)(p(2)))
			((c)(p2p1g0))
		)
	)
	(_inst p2p1p0c0_cal 0 172(_ent gates and_gate and_gate2)
		(_port
			((a)(p1p0c0))
			((b)(p(2)))
			((c)(p2p1p0c0))
		)
	)
	(_inst p3g2_cal 0 174(_ent gates and_gate and_gate2)
		(_port
			((a)(p(3)))
			((b)(g(2)))
			((c)(p3g2))
		)
	)
	(_inst p3p2g1_cal 0 176(_ent gates and_gate and_gate2)
		(_port
			((a)(p2g1))
			((b)(p(3)))
			((c)(p3p2g1))
		)
	)
	(_inst p3p2p1g0_cal 0 178(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1g0))
			((b)(p(3)))
			((c)(p3p2p1g0))
		)
	)
	(_inst p3p2p1p0c0_cal 0 180(_ent gates and_gate and_gate2)
		(_port
			((a)(p2p1p0c0))
			((b)(p(3)))
			((c)(p3p2p1p0c0))
		)
	)
	(_inst c1_cal 0 184(_ent gates or_gate or_gate2)
		(_port
			((a)(p0c0))
			((b)(g(0)))
			((c)(c(1)))
		)
	)
	(_inst c2_cal1 0 186(_ent gates or_gate or_gate2)
		(_port
			((a)(g(1)))
			((b)(p1g0))
			((c)(c2))
		)
	)
	(_inst c2_cal2 0 188(_ent gates or_gate or_gate2)
		(_port
			((a)(c2))
			((b)(p1p0c0))
			((c)(c(2)))
		)
	)
	(_inst c3_cal1 0 190(_ent gates or_gate or_gate2)
		(_port
			((a)(g(2)))
			((b)(p2g1))
			((c)(c31))
		)
	)
	(_inst c3_cal2 0 192(_ent gates or_gate or_gate2)
		(_port
			((a)(c31))
			((b)(p2p1g0))
			((c)(c32))
		)
	)
	(_inst c3_cal3 0 194(_ent gates or_gate or_gate2)
		(_port
			((a)(c32))
			((b)(p2p1p0c0))
			((c)(c(3)))
		)
	)
	(_inst c4_cal1 0 196(_ent gates or_gate or_gate2)
		(_port
			((a)(g(3)))
			((b)(p3g2))
			((c)(c41))
		)
	)
	(_inst c4_cal2 0 198(_ent gates or_gate or_gate2)
		(_port
			((a)(c41))
			((b)(p3p2g1))
			((c)(c42))
		)
	)
	(_inst c4_cal3 0 200(_ent gates or_gate or_gate2)
		(_port
			((a)(c42))
			((b)(p3p2p1g0))
			((c)(c43))
		)
	)
	(_inst c4_cal4 0 202(_ent gates or_gate or_gate2)
		(_port
			((a)(c43))
			((b)(p3p2p1p0c0))
			((c)(c(4)))
		)
	)
	(_generate summing 0 206(_for 5 )
		(_inst s 0 207(_ent gates xor_gate xor_gate2)
			(_port
				((a)(p(_object 2)))
				((b)(c(_object 2)))
				((c)(sum(_object 2)))
			)
		)
		(_object
			(_cnst(_int i 5 0 206(_arch)))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 109(_array -1((_dto i 3 i 0)))))
		(_port(_int x 0 0 109(_ent(_in))))
		(_port(_int y 0 0 109(_ent(_in))))
		(_port(_int cin -1 0 110(_ent(_in))))
		(_port(_int sum 0 0 111(_ent(_out))))
		(_port(_int cout -1 0 112(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 126(_array -1((_dto i 3 i 0)))))
		(_sig(_int p 1 0 126(_arch(_uni))))
		(_sig(_int g 1 0 127(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 128(_array -1((_dto i 4 i 0)))))
		(_sig(_int c 2 0 128(_arch(_uni))))
		(_sig(_int p0c0 -1 0 130(_arch(_uni))))
		(_sig(_int p1g0 -1 0 131(_arch(_uni))))
		(_sig(_int p1p0c0 -1 0 132(_arch(_uni))))
		(_sig(_int p2g1 -1 0 133(_arch(_uni))))
		(_sig(_int p2p1g0 -1 0 134(_arch(_uni))))
		(_sig(_int p2p1p0c0 -1 0 135(_arch(_uni))))
		(_sig(_int p3g2 -1 0 136(_arch(_uni))))
		(_sig(_int p3p2g1 -1 0 137(_arch(_uni))))
		(_sig(_int p3p2p1g0 -1 0 138(_arch(_uni))))
		(_sig(_int p3p2p1p0c0 -1 0 139(_arch(_uni))))
		(_sig(_int c1 -1 0 140(_arch(_uni))))
		(_sig(_int c2 -1 0 140(_arch(_uni))))
		(_sig(_int c31 -1 0 140(_arch(_uni))))
		(_sig(_int c32 -1 0 140(_arch(_uni))))
		(_sig(_int c41 -1 0 140(_arch(_uni))))
		(_sig(_int c42 -1 0 140(_arch(_uni))))
		(_sig(_int c43 -1 0 140(_arch(_uni))))
		(_type(_int ~INTEGER~range~3~downto~0~13 0 144(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~3~downto~0~131 0 148(_scalar (_dto i 3 i 0))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 206(_scalar (_to i 0 i 3))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_alias((c(0))(cin)))(_trgt(7(0)))(_sens(2)))))
			(line__157(_arch 1 0 157(_assignment(_alias((cout)(c(4))))(_simpleassign BUF)(_trgt(4))(_sens(7(4))))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_part (7(4))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . CLAadder4 2 -1)
)
V 000052 55 739           1590009961882 D_FlipFlop1
(_unit VHDL(d_flipflop 0 5(d_flipflop1 0 11))
	(_version ve4)
	(_time 1590009961883 2020.05.21 00:26:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code b1b7b0e6e6e6e3a7e3b3a8eae0b7b7b7e2b7e7b6b1)
	(_ent
		(_time 1588692373773)
	)
	(_object
		(_port(_int d -1 0 6(_ent(_in))))
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int reset -1 0 6(_ent(_in))))
		(_port(_int q -1 0 7(_ent(_out))))
		(_prcs
			(line__13(_arch 0 0 13(_prcs(_trgt(3))(_sens(1)(0)(2))(_dssslsensitivity 1))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . D_FlipFlop1 1 -1)
)
V 000055 55 1236          1590009961905 register_n_bit
(_unit VHDL(n_bit_register 0 28(register_n_bit 0 36))
	(_version ve4)
	(_time 1590009961906 2020.05.21 00:26:01)
	(_source(\../src/Registers.vhd\))
	(_parameters tan)
	(_code d1d78180868687c7d9d6c588d6d6d3d7d4d7d6d7d8)
	(_ent
		(_time 1588692373801)
	)
	(_generate register_loop 0 38(_for 2 )
		(_inst D_FF 0 39(_ent . D_FlipFlop D_FlipFlop1)
			(_port
				((d)(d(_object 1)))
				((clk)(clk))
				((reset)(reset))
				((q)(q(_object 1)))
			)
		)
		(_object
			(_cnst(_int I 2 0 38(_arch)))
		)
	)
	(_object
		(_gen(_int n -1 0 29 \4\ (_ent gms((i 4)))))
		(_port(_int clk -2 0 30(_ent(_in))))
		(_port(_int reset -2 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~12 0 31(_array -2((_dto c 0 i 0)))))
		(_port(_int d 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{n-1~downto~0}~122 0 32(_array -2((_dto c 1 i 0)))))
		(_port(_int q 1 0 32(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~n-1~13 0 38(_scalar (_to i 0 c 2))))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_model . register_n_bit 3 -1)
)
V 000066 55 2052          1590009961946 Final_BCD_Adder_Circuit_R
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_r 0 14))
	(_version ve4)
	(_time 1590009961947 2020.05.21 00:26:01)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code f0f6f3a0f9a7f1e6f0f0b3a9f7f6f2f6f3f6f4f5a6)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 21(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 22(_ent . BCD_adder BCD_adder4_R)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 23(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 24(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 15(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 15(_arch(_uni))))
		(_sig(_int BCDInput 1 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 17(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 17(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 18(_arch(_uni))))
		(_prcs
			(line__20(_arch 0 0 20(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_R 3 -1)
)
V 000068 55 2058          1590009961953 Final_BCD_Adder_Circuit_CLA
(_unit VHDL(final_bcd_adder 0 5(final_bcd_adder_circuit_cla 0 29))
	(_version ve4)
	(_time 1590009961954 2020.05.21 00:26:01)
	(_source(\../src/Final_BDC_Adder.vhd\))
	(_parameters tan)
	(_code 000600060957011600004359070602060306040556)
	(_ent
		(_time 1589104320773)
	)
	(_inst input 0 36(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 1))
		)
		(_port
			((clk)(clk1))
			((reset)(reset))
			((d)(registerInput))
			((q)(BCDInput))
		)
	)
	(_inst adding 0 37(_ent . BCD_adder BCD_adder4_CLA)
		(_port
			((a)(BCDInput(d_8_5)))
			((b)(BCDInput(d_4_1)))
			((cin)(BCDInput(0)))
			((sum)(BCDSum))
			((cout)(BCDCarry))
		)
	)
	(_inst output 0 38(_ent . n_bit_register register_n_bit)
		(_gen
			((n)(_code 2))
		)
		(_port
			((clk)(clk2))
			((reset)(reset))
			((d)(BCDSum))
			((q)(sum))
		)
	)
	(_inst carry 0 39(_ent . D_FlipFlop D_FlipFlop1)
		(_port
			((d)(BCDCarry))
			((clk)(clk2))
			((reset)(reset))
			((q)(cout))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 6(_array -1((_dto i 3 i 0)))))
		(_port(_int a 0 0 6(_ent(_in))))
		(_port(_int b 0 0 6(_ent(_in))))
		(_port(_int cin -1 0 7(_ent(_in))))
		(_port(_int clk1 -1 0 7(_ent(_in))))
		(_port(_int clk2 -1 0 7(_ent(_in))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_port(_int sum 0 0 8(_ent(_out))))
		(_port(_int cout -1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 30(_array -1((_dto i 8 i 0)))))
		(_sig(_int registerInput 1 0 30(_arch(_uni))))
		(_sig(_int BCDInput 1 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 32(_array -1((_dto i 3 i 0)))))
		(_sig(_int BCDSum 2 0 32(_arch(_uni))))
		(_sig(_int BCDCarry -1 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((registerInput)(a)(b)(cin)))(_trgt(8))(_sens(0)(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Final_BCD_Adder_Circuit_CLA 3 -1)
)
I 000051 55 2759          1590009961995 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1590009961996 2020.05.21 00:26:01)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 2e292e2a7e787838227e387476282d282f292a2827)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2783          1590009962014 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1590009962015 2020.05.21 00:26:02)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 3e393e3b6e686828326a286466383d383f393a3837)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
I 000051 55 2759          1590011835525 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1590011835526 2020.05.21 00:57:15)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 9a94cf95cecccc8c96ca8cc0c29c999c9b9d9e9c93)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
I 000053 55 2783          1590011835540 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1590011835541 2020.05.21 00:57:15)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code aaa4fffdfefcfcbca6febcf0f2aca9acabadaeaca3)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(1))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
V 000051 55 2759          1590011884770 verAdder_R
(_unit VHDL(verification 0 8(veradder_r 0 17))
	(_version ve4)
	(_time 1590011884771 2020.05.21 00:58:04)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code fcfea9acaaaaaaeaf0aceaa6a4fafffafdfbf8faf5)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 27(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_R)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 18(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 19(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 19(_arch(_uni))))
		(_sig(_int adderCarry -1 0 20(_arch(_uni))))
		(_sig(_int test_in1 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 21(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 22(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 23(_arch(_uni))))
		(_file(_int outFile -2 0 32(_prcs 1)))
		(_var(_int l -3 0 33(_prcs 1)))
		(_var(_int sum_temp -4 0 34(_prcs 1)))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__30(_arch 1 0 30(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__98(_arch 2 0 98(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879921 116)
		(2108192)
		(540949792)
		(2112800)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1329811017 1128616530 2171220)
	)
	(_model . verAdder_R 3 -1)
)
V 000053 55 2783          1590011884778 verAdder_CLA
(_unit VHDL(verification 0 8(veradder_cla 0 105))
	(_version ve4)
	(_time 1590011884779 2020.05.21 00:58:04)
	(_source(\../src/Verification.vhd\))
	(_parameters tan usedpackagebody)
	(_code 0c0e5e0a5a5a5a1a00581a56540a0f0a0d0b080a05)
	(_ent
		(_time 1589548416725)
	)
	(_inst UNT 0 114(_ent . Final_BCD_Adder Final_BCD_Adder_Circuit_CLA)
		(_port
			((a)(test_in1))
			((b)(test_in2))
			((cin)(test_in3))
			((clk1)(clk1))
			((clk2)(clk2))
			((reset)(reset))
			((sum)(adderResult))
			((cout)(adderCarry))
		)
	)
	(_object
		(_port(_int clk1 -1 0 9(_ent(_in))))
		(_port(_int clk2 -1 0 9(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 106(_array -1((_dto i 4 i 0)))))
		(_sig(_int expectedResult 0 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 107(_array -1((_dto i 3 i 0)))))
		(_sig(_int adderResult 1 0 107(_arch(_uni))))
		(_sig(_int adderCarry -1 0 108(_arch(_uni))))
		(_sig(_int test_in1 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in2 1 0 109(_arch(_uni(_string \"0000"\)))))
		(_sig(_int test_in3 -1 0 110(_arch(_uni((i 2))))))
		(_sig(_int actualResult 0 0 111(_arch(_uni))))
		(_file(_int outFile -2 0 118(_prcs 1)))
		(_var(_int l -3 0 119(_prcs 1)))
		(_var(_int sum_temp -4 0 120(_prcs 1)))
		(_prcs
			(line__115(_arch 0 0 115(_assignment(_alias((actualResult)(adderCarry)(adderResult)))(_trgt(9))(_sens(4)(5)))))
			(line__117(_arch 1 0 117(_prcs(_wait_for)(_trgt(3)(6)(7)(8))(_sens(1))(_mon)(_read(3)(4)(5)(6)(7)(8)(9)))))
			(line__182(_arch 2 0 182(_assertion(_sens(3(4))(3(d_3_0))(4)(5))(_mon))))
		)
		(_subprogram
			(_ext WRITE(3 8))
			(_ext WRITE(1 24))
			(_ext WRITE(3 4))
			(_ext WRITELINE(1 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extstd.standard.STRING(2 STRING)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(std(standard))(ieee(STD_LOGIC_TEXTIO))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(1769104726 1633904998 1852795252 2020879922 116)
		(2108192)
		(540949792)
		(545029152)
		(540877088)
		(1297044256 1229476933 1461733198 1196314450 33)
		(1701736260 1868111916 1632444533 1749229689 543908709 543516756 1701603654 33)
		(1701078081 1970217074 1953853556 544434464 1868787305 1667592818 116)
	)
	(_model . verAdder_CLA 3 -1)
)
