
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017333    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001967    0.000983    0.000983 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022799    0.015816    0.039827    0.040811 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015832    0.000900    0.041711 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.021995    0.016268    0.044862    0.086573 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.016278    0.000701    0.087274 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.002051    0.011967    0.106843    0.194117 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.011967    0.000078    0.194195 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009413    0.038484    0.260509    0.454703 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.038484    0.000384    0.455087 v fanout76/A (sg13g2_buf_8)
     7    0.043747    0.021704    0.060897    0.515984 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.022176    0.002382    0.518366 v fanout75/A (sg13g2_buf_8)
     8    0.039431    0.019937    0.053758    0.572123 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.020664    0.002933    0.575056 v _146_/A2 (sg13g2_o21ai_1)
     4    0.022840    0.164750    0.140096    0.715153 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.164762    0.001174    0.716326 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008849    0.065294    0.094195    0.810521 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.065295    0.000316    0.810837 v _235_/A2 (sg13g2_o21ai_1)
     1    0.004359    0.059827    0.070987    0.881824 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.059828    0.000293    0.882118 ^ _239_/B (sg13g2_and3_1)
     1    0.004035    0.024593    0.088239    0.970357 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.024593    0.000161    0.970518 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.008208    0.061437    0.058116    1.028633 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.061490    0.001042    1.029675 v output4/A (sg13g2_buf_2)
     1    0.083442    0.093562    0.123445    1.153120 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.094218    0.006383    1.159503 v sine_out[0] (out)
                                              1.159503   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.159503   data arrival time
---------------------------------------------------------------------------------------------
                                              2.690497   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
