/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  reg [3:0] _02_;
  reg [10:0] _03_;
  wire [10:0] _04_;
  wire celloutsig_0_0z;
  wire [22:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire [4:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [8:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_14z;
  wire [23:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [26:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = ~(_00_ | celloutsig_0_26z);
  assign celloutsig_0_7z = ~((celloutsig_0_5z[1] | celloutsig_0_0z) & (celloutsig_0_4z[3] | celloutsig_0_1z[3]));
  assign celloutsig_0_18z = ~((celloutsig_0_11z | celloutsig_0_5z[0]) & (celloutsig_0_0z | celloutsig_0_17z[6]));
  assign celloutsig_0_0z = in_data[53] | ~(in_data[88]);
  assign celloutsig_0_43z = celloutsig_0_31z | celloutsig_0_14z;
  assign celloutsig_1_5z = in_data[150] | celloutsig_1_4z[8];
  assign celloutsig_1_4z = { in_data[126:116], celloutsig_1_2z, celloutsig_1_1z } + { celloutsig_1_0z[2:1], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_14z = in_data[106:104] + { celloutsig_1_13z[8:7], celloutsig_1_5z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= in_data[166:163];
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _03_ <= 11'h000;
    else _03_ <= in_data[36:26];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 4'h0;
    else _01_ <= { in_data[66:65], celloutsig_0_0z, celloutsig_0_0z };
  reg [10:0] _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _16_ <= 11'h000;
    else _16_ <= { in_data[18:10], celloutsig_0_26z, celloutsig_0_14z };
  assign { _04_[10:1], _00_ } = _16_;
  assign celloutsig_0_4z = { _01_[3], _01_ } & { celloutsig_0_1z[2], _01_ };
  assign celloutsig_1_6z = { in_data[169:154], celloutsig_1_2z } & { in_data[173:162], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = { in_data[170:165], celloutsig_1_3z, celloutsig_1_7z } / { 1'h1, celloutsig_1_4z[7:1] };
  assign celloutsig_1_18z = { in_data[118:108], celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_12z } === celloutsig_1_16z[22:7];
  assign celloutsig_0_24z = { celloutsig_0_9z, celloutsig_0_20z } === { celloutsig_0_20z[6:5], _01_, celloutsig_0_17z };
  assign celloutsig_0_26z = { celloutsig_0_6z[10:6], celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_0z } === { _03_[8:6], celloutsig_0_3z };
  assign celloutsig_0_11z = celloutsig_0_10z[17:9] >= { celloutsig_0_6z[9:6], celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_7z = { in_data[103], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_3z } && { celloutsig_1_6z[16:6], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_12z = { celloutsig_1_0z[8:3], celloutsig_1_10z, _02_, celloutsig_1_7z } && celloutsig_1_6z[14:0];
  assign celloutsig_0_44z = ! { in_data[70:69], celloutsig_0_26z, celloutsig_0_7z, _03_, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_31z };
  assign celloutsig_1_3z = ! in_data[189:178];
  assign celloutsig_0_8z = ! { in_data[51:47], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[147:139] < in_data[119:111];
  assign celloutsig_0_14z = { celloutsig_0_13z[2:1], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_11z } < { celloutsig_0_13z[4:1], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_19z = { celloutsig_1_16z[10:5], _02_, celloutsig_1_13z, celloutsig_1_8z } % { 1'h1, celloutsig_1_13z[2:1], celloutsig_1_16z };
  assign celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_0z, _01_, celloutsig_0_1z, celloutsig_0_5z } % { 1'h1, celloutsig_0_6z[9:0], celloutsig_0_6z };
  assign celloutsig_1_0z = in_data[179:170] % { 1'h1, in_data[117:109] };
  assign celloutsig_0_20z = { celloutsig_0_14z, celloutsig_0_17z } % { 1'h1, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_5z = - celloutsig_0_3z[4:1];
  assign celloutsig_1_13z = - { celloutsig_1_8z[5:3], celloutsig_1_11z };
  assign celloutsig_0_13z = - celloutsig_0_1z;
  assign celloutsig_0_17z = - in_data[15:9];
  assign celloutsig_0_15z = celloutsig_0_13z[5:1] !== celloutsig_0_4z;
  assign celloutsig_0_9z = { celloutsig_0_0z, _01_ } << { celloutsig_0_6z[10:7], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_4z[3:2], celloutsig_1_1z, celloutsig_1_7z } >> celloutsig_1_8z[5:2];
  assign celloutsig_0_3z = { celloutsig_0_1z[4:0], celloutsig_0_0z } <<< celloutsig_0_1z[5:0];
  assign celloutsig_0_1z = { in_data[80:75], celloutsig_0_0z } >>> { in_data[49:44], celloutsig_0_0z };
  assign celloutsig_1_16z = { celloutsig_1_6z[15:11], celloutsig_1_11z, celloutsig_1_14z, _02_, celloutsig_1_11z } - { celloutsig_1_6z[6:5], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_0_6z = in_data[87:76] - { celloutsig_0_4z[3:0], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_4z[9:4] ~^ celloutsig_1_0z[5:0];
  assign celloutsig_1_1z = ~((in_data[140] & in_data[145]) | in_data[115]);
  assign _04_[0] = _00_;
  assign { out_data[128], out_data[122:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z, celloutsig_0_44z };
endmodule
