[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of MCP6004-I/ST production of MICROCHIP TECHNOLOGY from the text:\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 1\nMCP6001/1R/1U/2/4\nFeatures\n• Available in 5-Lead SC-70 and 5-Lead SOT-23 \nPackages\n• Gain Bandwidth Product: 1 MHz (typical)\n• Rail-to-Rail Input/Output\n• Supply Voltage: 1.8V to 6.0V• Supply Current: I\nQ = 100 µA (typical)\n• Phase Margin: 90° (typical)\n• Temperature Range:\n- Industrial: -40°C to +85°C\n- Extended: -40°C to +125°C\n• Available in Single, Dual and Quad Packages\nApplications\n• Automotive\n• Portable Equipment\n• Photodiode Amplifier• Analog Filters\n• Notebooks and PDAs\n• Battery-Powered Systems\nDesign Aids\n• SPICE Macro Models\n•F i l t e r L a b® Software\n• Mindi™ Circuit Designer and Analog Simulator• Microchip Advanced Part Selector (MAPS)\n• Analog Demonstration and Evaluation Boards\n• Application Notes\nTypical ApplicationDescription\nThe Microchip Technology Inc. MCP6001/2/4 family of\noperational amplifiers (op amps) is specifically\ndesigned for general purpose applications. This familyhas a 1 MHz Gain Bandwidth Product (GBWP) and 90°\nphase margin (typical). It also maintains a 45° phase\nmargin (typical) with a 500 pF capacitive load. Thisfamily operates from a single-supply voltage as low as\n1.8V, while drawing 100 µA (typical) quiescent current.\nAdditionally, the MCP6001/2/4 supports rail-to-rail inputand output swing, with a Common-mode input voltage\nrange of V\nDD + 300 mV to VSS – 300 mV. This family of\nop amps is designed with Microchip’s advanced CMOSprocess.\nThe MCP6001/2/4 family is available in the industrial\nand extended temperature ranges, with a power supply\nrange of 1.8V to 6.0V.\nPackage Types\n R1VOUT\nR2VINVDD\n+\n–\nGain 1R1\nR2------+=\nNoninverting AmplifierMCP6001\nVREFVSS45\n454MCP6001\n1\n2\n35VDD\nVIN-VOUT\nVSS\nVIN+5-Lead SC70, SOT-23\nMCP6002\n8-Lead PDIP, SOIC, MSOP\nMCP6004\nVINA+VINA-\nVSS1\n2\n3\n414\n13\n12\n11VOUTA\n++\nVDDVOUTD\nVIND-\nVIND+\n10\n9\n85\n6\n7 VOUTBVINB-VINB+VINC+\nVINC-\nVOUTC++14-Lead PDIP, SOIC, TSSOPVINA+VINA-\nVSS1\n2\n3\n48\n7\n6\n5VOUTA\n+\n–VDD\nVOUTB\nVINB-\nVINB+MCP6001R\n5-Lead SOT-23\n1\n2\n3VSS\nVIN-VOUT\nVDD\nVIN+\nMCP6001U\n5-Lead SOT-23\n1\n2\n3VDD\nVOUTVIN+\nVSS\nVIN-\nMCP6002\nVINA+VINA-\nVSSVOUTB\nVINB-1\n2\n3\n48\n7\n6\n5VINB+VOUTA\nEP\n9VDD8-Lead 2x3 DFN*\n*Includes Exposed Thermal Pad (EP); see Table 3-1 .+\n– +\n–\n+\n–+–\n–\n– ––1 MHz, Low-Power Op Amp\nMCP6001/1R/1U/2/4\nDS20001733L-page 2 \uf0e3 2002-2020 Microchip Technology Inc.NOTES:\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 3MCP6001/1R/1U/2/4\n1.0 ELECTRICAL \nCHARACTERISTICS\nAbsolute Maximum Ratings †\nVDD–VSS........................................................................7.0V\nCurrent at Analog Input Pins (VIN+, VIN-)......................±2 mA\nAnalog Inputs (VIN+, VIN-)††.......... VSS–1 . 0 Vt oVDD+1 . 0 V\nAll Other Inputs and Outputs ......... VSS– 0.3V to VDD+0 . 3 V\nDifference Input Voltage ...................................... |VDD–VSS|\nOutput Short-Circuit Current ................................Continuous\nCurrent at Output and Supply Pins ............................±30 mAStorage Temperature ....................................-65°C to +150°C\nMaximum Junction Temperature (T\nJ)......................... .+150°C\nESD Protection On All Pins (HBM; MM) \uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf02e\uf0b3  4 kV; 200V† Notice:  Stresses above those listed under “Absolute\nMaximum Ratings” may cause permanent damage\nto the device. This is a stress rating only and func-\ntional operation of the device at those or any otherconditions above those indicated in the operational\nlistings of this specification is not implied. Exposure\nto maximum rating conditions for extended periodsmay affect device reliability.\n††See Section 4.1.2 “Input Voltage and Current \nLimits” .\nDC ELECTRICAL SPECIFICATIONS\nElectrical Characteristics:  Unless otherwise indicated, TA = +25°C, VDD = +1.8V to +5.5V, VSS = GND, VCM = VDD/2, VL = VDD/2, \nRL = 10 k\uf057\uf020to VL and VOUT\uf0bbVDD/2 (refer to Figure 1-1 ).\nParameters Sym Min Typ Max Units Conditions\nInput Offset\nInput Offset Voltage VOS -4.5 — +4.5 mV VCM = VSS (Note 1 )\nInput Offset Drift with Temperature \uf044VOS/\uf044TA —± 2 . 0— µ V / ° C TA= -40°C to +125°C,\nVCM = VSS\nPower Supply Rejection Ratio PSRR — 86 — dB VCM = VSS\nInput Bias Current and Impedance\nInput Bias Current: IB — ±1.0 — pA\nIndustrial Temperature IB —1 9— p A TA = +85°C\nExtended Temperature IB — 1100 — pA TA = +125°C\nInput Offset Current IOS — ±1.0 — pA\nCommon-Mode Input Impedance ZCM —1 013||6 — \uf057||pF\nDifferential Input Impedance ZDIFF —1 013||3 — \uf057||pF\nCommon-Mode\nCommon-Mode Input Range VCMR VSS –\uf0200.3 — VDD + 0.3 V\nCommon-Mode Rejection Ratio CMRR 60 76 — dB VCM = -0.3V to 5.3V, VDD = 5V\nOpen-Loop Gain\nDC Open-Loop Gain (Large Signal) AOL 88 112 — dB VOUT = 0.3V to VDD – 0.3V, \nVCM=VSS\nOutput\nMaximum Output Voltage Swing VOL, VOH VSS + 25 — VDD – 25 mV VDD = 5.5V,\n0.5V input overdrive\nOutput Short-Circuit Current ISC —± 6— m A VDD = 1.8V\n—± 2 3— m A VDD = 5.5V\nPower Supply\nSupply Voltage VDD 1.8 — 6.0 V Note 2\nQuiescent Current per Amplifier IQ 50 100 170 µA IO = 0, VDD = 5.5V, VCM = 5V\nNote 1: MCP6001/1R/1U/2/4 parts with date codes prior to December 2004 (week code 49) were tested to ±7 mV \nminimum/maximum limits.\n2:All parts with date codes November 2007 and later have been screened to ensure operation at VDD = 6.0V. However, the \nother minimum and maximum specificati ons are measured at 1.8V and 5.5V.\nMCP6001/1R/1U/2/4\nDS20001733L-page 4 \uf0e3 2002-2020 Microchip Technology Inc.AC ELECTRICAL SPECIFICATIONS\nTEMPERATURE SPECIFICATIONSElectrical Characteristics:  Unless otherwise indicated, TA = +25°C, VDD = +1.8 to 5.5V, VSS = GND, VCM = VDD/2,\nVL = VDD/2, VOUT\uf0bbVDD/2, RL = 10 k\uf057 to VL and CL = 60 pF (refer to Figure 1-1 ).\nParameters Sym Min Typ Max Units Conditions\nAC Response\nGain Bandwidth Product GBWP — 1.0 — MHz\nPhase Margin PM — 90 — ° G = +1 V/V\nSlew Rate SR — 0.6 — V/µsNoise\nInput Noise Voltage E\nni — 6.1 — µVp-p f = 0.1 Hz to 10 Hz\nInput Noise Voltage Density eni —2 8— n V / \uf0d6Hz f = 1 kHz\nInput Noise Current Density i ni —0 . 6—f A / \uf0d6Hz f = 1 kHz\nElectrical Characteristics:  Unless otherwise indicated, VDD = +1.8V to +5.5V and VSS = GND.\nParameters Sym Min Typ Max Units Conditions\nTemperature Ranges\nIndustrial Temperature Range TA -40 — +85 °C\nExtended Temperature Range TA -40 — +125 °C\nOperating Temperature Range TA -40 — +125 °C Note 1\nStorage Temperature Range TA -65 — +150 °C\nThermal Package Resistances\nThermal Resistance, 5-Lead SC70 \uf071JA — 331 — °C/W\nThermal Resistance, 5-Lead SOT-23 \uf071JA — 256 — °C/W\nThermal Resistance, 8-Lead PDIP \uf071JA —8 5— ° C / W\nThermal Resistance, 8-Lead SOIC (150 mil) \uf071JA — 163 — °C/W\nThermal Resistance, 8-Lead MSOP \uf071JA — 206 — °C/W\nThermal Resistance, 8-Lead DFN (2x3) \uf071JA —6 8— ° C / W\nThermal Resistance, 14-Lead PDIP \uf071JA —7 0— ° C / W\nThermal Resistance, 14-Lead SOIC \uf071JA — 120 — °C/W\nThermal Resistance, 14-Lead TSSOP \uf071JA — 100 — °C/W\nNote 1: The industrial temperature devices operate over this extended temperature range, but with reduced \nperformance. In any case, the internal Junction Temperature (T J) must not exceed the Absolute Maximum \nspecification of +150°C.\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 5MCP6001/1R/1U/2/4\n1.1 Test Circuits\nThe circuit used for most DC and AC tests is shown in\nFigure 1-1 . This circuit can independently set VCM and\nVOUT; see Equation 1-1 . Note that V CM is not the\ncircuit’s Common-mode voltage ((VP + VM)/2) and that\nVOST includes VOS plus the effects (on the input offset\nerror, V OST) of temperature, CMRR, PSRR and A OL.\nEQUATION 1-1: \nFIGURE 1-1: AC and DC Test Circuit for \nMost Specifications.GDMRFRG\uf0a4 =\nVCMVPVDD2\uf0a4 +\uf028\uf029 2\uf0a4 =\nVOUTVDD2\uf0a4\uf028\uf029 VPVM–\uf028\uf029 VOST1GDM+\uf028\uf029 ++ =\nWhere:\nGDM= Differential-Mode Gain (V/V)\nVCM= Op Amp’s Common-Mode\nInput Voltage(V)\nVOST = Op Amp’s Total Input Offset\nVoltage(mV)VOSTVIN–VIN+– =VDD\nRG RFVOUT VMCB2\nCL RL\nVLCB1\n100 k\uf057 100 k\uf057RG RF\nVDD/2 VP100 k\uf057 100 k\uf057\n60 pF 10 k\uf0571µ F 100 nF\nVIN-VIN+\nCF\n6.8 pFCF\n6.8 pF\nMCP600X+\n–\nMCP6001/1R/1U/2/4\nDS20001733L-page 6 \uf0e3 2002-2020 Microchip Technology Inc.NOTES:\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 7MCP6001/1R/1U/2/4\n2.0 TYPICAL PERFORMANCE CURVES\nNote:  Unless otherwise indicated, TA = +25°C, VDD = +1.8V to +5.5V, VSS = GND, VCM = VDD/2, VOUT\uf0bbVDD/2,\nVL = V DD/2, R L = 10 k\uf057\uf020to V L and C L = 60 pF.\nFIGURE 2-1: Input Offset Voltage.\nFIGURE 2-2: Input Offset Voltage Drift.\nFIGURE 2-3: Input Offset Quadratic \nTemp. Co.FIGURE 2-4: Input Offset Voltage vs. \nCommon-Mode Input Voltage at VDD = 1.8V.\nFIGURE 2-5: Input Offset Voltage vs. \nCommon-Mode Input Voltage at VDD = 5.5V.\nFIGURE 2-6: Input Offset Voltage vs. \nOutput Voltage.Note: The graphs and tables provided following this note are a statistical summary based on a limited number of\nsamples and are provided for informational purposes only. The performance characteristics listed hereinare not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified\noperating range (e.g., outside specified power supply range) and therefore outside the warranted range.\n0%2%4%6%8%10%12%14%16%18%20%\n5 - 4 - 3 - 2 - 1 012345\nInput Offset Voltage (mV)Percentage of Occurrences64,695 Samples\nVCM = VSS\n0%2%4%6%8%10%12%14%16%18%\n-12 -10 -8 -6 -4 -2 0 2 4 6 8 10 12\nInput Offset Voltage Drift;\nTC1 (µV/°C)Percentage of Occurrences2453 Samples\nTA = -40°C to +125°C\nVCM = VSS\n0%5%10%15%20%25%30%35%40%45%\n-0.02\n-0.01\n0.00\n0.010.020.030.04\n0.05\n0.060.07 Input Offset Quadratic Temp. Co.;\nTC2 (µV/°C2)Percentage of Occurrences2453 Samples\nTA = -40°C to +125°C\nVCM = VSS-700-600-500-400-300-200-1000\n-0.4\n-0.2\n0.00.2\n0.4\n0.6\n0.8\n1.01.21.4\n1.6\n1.82.02.2 Common Mode Input Voltage (V)Input Offset Voltage (µV)VDD = 1.8V\nTA = -40°C\nTA = +25°C\nTA = +85°C\nTA = +125°C\n-700-600-500-400-300-200-1000\n-0.5\n0.00.5\n1.0\n1.52.02.53.03.54.0\n4.5\n5.05.56.0Common Mode Input Voltage (V)Input Offset Voltage (µV)VDD = 5.5V\nTA = -40°C\nTA = +25°C\nTA = +85°C\nTA = +125°C\n-200-150-100-50050100150200\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nOutput Voltage (V)Input Offset Voltage (µV)VDD = 1.8V\nVCM = VSSVDD = 5.5V\nMCP6001/1R/1U/2/4\nDS20001733L-page 8 \uf0e3 2002-2020 Microchip Technology Inc.Note:  Unless otherwise indicated, TA = +25°C, VDD = +1.8V to +5.5V, VSS = GND, VCM = VDD/2, VOUT\uf0bbVDD/2,\nVL = V DD/2, R L = 10 k\uf057\uf020to V L and C L = 60 pF.\nFIGURE 2-7: Input Bias Current at +85°C.\nFIGURE 2-8: Input Bias Current at \n+125°C.\nFIGURE 2-9: CMRR, PSRR vs. Ambient \nTemperature.FIGURE 2-10: PSRR, CMRR vs. \nFrequency.\nFIGURE 2-11: Open-Loop Gain, Phase vs. \nFrequency.\nFIGURE 2-12: Input Noise Voltage Density \nvs. Frequency.0%2%4%6%8%10%12%14%\n0 3 6 9 12 15 18 21 24 27 30\nInput Bias Current (pA)Percentage of Occurrences1230 Samples\nVDD = 5.5V\nVCM = VDD\nTA = +85°C\n0%5%10%15%20%25%30%35%40%45%50%55%\n0\n150\n300\n450\n600\n750\n900\n1050\n1200\n1350\n1500\nInput Bias Current (pA)Percentage of Occurrences605 Samples\nVDD = 5.5V\nVCM = VDD\nTA = +125°C\n707580859095100\n-50 -25 0 25 50 75 100 125\nAmbient Temperature (°C)PSRR, CMRR (dB)PSRR (VCM = VSS)\nCMRR (VCM = -0.3V to +5.3V)VDD = 5.0V2030405060708090100\n1.E+01 1.E+02 1.E+03 1.E+04 1.E+05\nFrequency (Hz)PSRR, CMRR (dB)PSRR+\nCMRRPSRR–VCM = VSS\n10 100 1k 10k 100k\n-20020406080100120\n1.E-\n011.E+\n001.E+\n011.E+\n021.E+\n031.E+\n041.E+\n051.E+\n061.E+\n07Frequency (Hz)Open-Loop Gain (dB)\n-210-180-150-120-90-60-300\nOpen-Loop Phase (°)\n0.1 1 10 100 10k 100k 1M 10MPhase\nGain\n1kVCM = VSS\n101001,000\n1.E-01 1.E+0\n01.E+0\n11.E+0\n21.E+0\n31.E+0\n41.E+0\n5 Frequency (Hz)Input Noise Voltage Density \n(nV/\uf0d6Hz)\n0.1 10 1 100 10k 1k 100k\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 9MCP6001/1R/1U/2/4\nNote:  Unless otherwise indicated, TA = +25°C, VDD = +1.8V to +5.5V, VSS = GND, VCM = VDD/2, VOUT\uf0bbVDD/2,\nVL = V DD/2, R L = 10 k\uf057\uf020to V L and C L = 60 pF.\nFIGURE 2-13: Output Short-Circuit Current \nvs. Power Supply Voltage.\nFIGURE 2-14: Output Voltage Headroom \nvs. Output Current Magnitude.\nFIGURE 2-15: Quiescent Current vs. \nPower Supply Voltage.FIGURE 2-16: Small-Signal, Noninverting \nPulse Response.\nFIGURE 2-17: Large-Signal, Noninverting \nPulse Response.\nFIGURE 2-18: Slew Rate vs. Ambient \nTemperature.051015202530\n0 . 00 . 51 . 01 . 52 . 02 . 53 . 03 . 54 . 04 . 55 . 05 . 5\nPower Supply Voltage (V)Short Circuit Current\nMagnitude (mA)TA = -40°C\nTA = +25°C\nTA = +85°C\nTA = +125°C\n1101001,000\n1.E-05 1.E-04 1.E-03 1.E-02\nOutput Current Magnitude (A)Output Voltage Headroom\n(mV)VDD – VOH\n10µ 10m 1m 100µVOL – VSS\n020406080100120140160180\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nPower Supply Voltage (V)Quiescent Current\nper amplifier (µA)VCM = VDD - 0.5V\nTA = +125°C\nTA = +85°C\nTA = +25°C\nTA = -40°C-0.08-0.06-0.04-0.020.000.020.040.060.08\n0.E+00 1.E-06 2.E-06 3.E-06 4.E-06 5.E-06 6.E-06 7.E-06 8.E-06 9.E-06 1.E-05Time (1 µs/div)Output Voltage (20 mV/div)G = +1 V/V\n0.00.51.01.52.02.53.03.54.04.55.0\n0.E+00 1.E-05 2.E-05 3.E-05 4.E-05 5.E-05 6.E-05 7.E-05 8.E-05 9.E-05 1.E-04\nTime (10 µs/div)Output Voltage (V)G = +1 V/V\nVDD = 5.0V\n0.00.10.20.30.40.50.60.70.80.91.0\n-50 -25 0 25 50 75 100 125\nAmbient Temperature (°C)Slew Rate (V/µs)VDD = 5.5V\nVDD = 1.8V\nRising EdgeFalling Edge\nMCP6001/1R/1U/2/4\nDS20001733L-page 10 \uf0e3 2002-2020 Microchip Technology Inc.Note:  Unless otherwise indicated, TA = +25°C, VDD = +1.8V to +5.5V, VSS = GND, VCM = VDD/2, VOUT\uf0bbVDD/2,\nVL = V DD/2, R L = 10 k\uf057\uf020to V L and C L = 60 pF.\nFIGURE 2-19: Output Voltage Swing vs. \nFrequency.\nFIGURE 2-20: Measured Input Current vs. \nInput Voltage (below VSS).FIGURE 2-21: The MCP6001/2/4 Show No \nPhase Reversal.0.1110\n1.E+03 1.E+04 1.E+05 1.E+06\nFrequency (Hz)Output Voltage Swing (VP-P)\nVDD = 5.5V\n1k 10k 100k 1MVDD = 1.8V\n1.E-121.E-111.E-101.E-091.E-081.E-071.E-061.E-051.E-041.E-031.E-02\n-1.0 -0.9 -0.8 -0.7 -0.6 -0.5 -0.4 -0.3 -0.2 -0.1 0.0\nInput Voltage (V)Input Current Magnitude (A)+125°C\n+85°C\n+25°C\n-40°C10m\n1m\n100µ\n10µ\n1µ\n100n\n10n\n1n\n100p\n10p\n1p-10123456\n0.E+00 1.E-05 2.E-05 3.E-05 4.E-05 5.E-05 6.E-05 7.E-05 8.E-05 9.E-05 1.E-04\nTime (10 µs/div)Input, Output Voltages (V)VDD  = 5.0V\nG = +2 V/VVIN\nVOUT\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 11MCP6001/1R/1U/2/4\n3.0 PIN DESCRIPTIONS\nDescriptions of the pins are listed in Table 3-1 .\nTABLE 3-1: PIN FUNCTION TABLE\n3.1 Analog Outputs\nThe output pins are low-impedance voltage sources. \n3.2 Analog Inputs\nThe noninverting and inverting inputs are\nhigh-impedance CMOS inputs with low bias currents. \n3.3 Power Supply Pins\nThe positive power supply (VDD) is 1.8V to 6.0V higher\nthan the negative power supply (VSS). For normal\noperation, the other pins are at voltages between V SS\nand VDD. \nTypically, these parts are used in a single (positive)\nsupply configuration. In this case, VSS is connected to\nground and V DD is connected to the supply. V DD will\nneed bypass capacitors.3.4 Exposed Thermal Pad (EP)\nThere is an internal electrical connection between theExposed Thermal Pad (EP) and the V\nSS pin; they must\nbe connected to the same potential on the PrintedCircuit Board (PCB).MCP6001 MCP6001R MCP6001U MCP6002 MCP6004\nSymbol Description5-Lead \nSC70, \nSOT-235-Lead \nSOT-235-Lead \nSOT-238-Lead \nMSOP, \nPDIP , SOIC8-Lead \n2x3 \nDFN8-Lead \nPDIP, SOIC, \nTSSOP\n1 1 4 111 V\nOUT, VOUTA Analog Output (Op Amp A)\n4 4 3 222 VIN-, VINA- Inverting Input (Op Amp A)\n3 3 1 333 V IN+, V INA+ Noninverting Input (Op Amp A)\n5 2 5 884 VDD Positive Power Supply\n— — — 555 VINB+ Noninverting Input (Op Amp B)\n— — — 666 V INB- Inverting Input (Op Amp B)\n— — — 777 VOUTB Analog Output (Op Amp B)\n—— — — — 8VOUTC Analog Output (Op Amp C)\n—— — — — 9 VINC- Inverting Input (Op Amp C)\n—— — — — 1 0 VINC+ Noninverting Input (Op Amp C)\n25 2 4 4 1 1 VSS Negative Power Supply\n—— — — — 1 2 VIND+ Noninverting Input (Op Amp D)\n—— — — — 1 3VIND- Inverting Input (Op Amp D)\n—— — — — 1 4 VOUTD Analog Output (Op Amp D)\n— — — — 9 — EP Exposed Thermal Pad (EP); \nmust be connected to VSS.\nMCP6001/1R/1U/2/4\nDS20001733L-page 12 \uf0e3 2002-2020 Microchip Technology Inc.NOTES:\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 13MCP6001/1R/1U/2/4\n4.0 APPLICATION INFORMATION\nThe MCP6001/2/4 family of op amps is manufactured\nusing Microchip’s state-of-the-art CMOS process and\nis specifically designed for low-cost, low-power andgeneral purpose applications. The low supply voltage,\nlow quiescent current and wide bandwidth makes the\nMCP6001/2/4 ideal for battery-powered applications.These devices have high phase margin, which makes\nthem stable for larger capacitive load applications.\n4.1 Rail-to-Rail Inputs\n4.1.1 PHASE REVERSAL\nThe MCP6001/1R/1U/2/4 op amp is designed toprevent phase reversal when the input pins exceed the\nsupply voltages. Figure 2-21  shows the input voltage\nexceeding the supply voltage without any phase\nreversal\n.\n4.1.2 INPUT VOLTAGE AND CURRENT \nLIMITS\nThe ESD protection on the inputs can be depicted as\nshown in Figure 4-1 . This structure was chosen to\nprotect the input transistors and to minimize Input Bias\n(IB) current. The input ESD diodes clamp the inputs\nwhen they try to go more than one diode drop belowV\nSS. They also clamp any voltages that go too far\nabove VDD; their breakdown voltage is high enough to\nallow normal operation and low enough to bypass quickESD events within the specified limits.\nFIGURE 4-1: Simplified Analog Input ESD \nStructures.\nIn order to prevent damage and/or improper operation\nof these op amps, the circuit they are in must limit the\ncurrents and voltages at the VIN+ and VIN- pins (see\nAbsolute Maximum Ratings†  at the beginning of\nSection 1.0 “Electrical Characteristics” ). Figure 4-2\nshows the recommended approach to protecting theseinputs. The internal ESD diodes prevent the input pins\n(V\nIN+ and VIN-) from going too far below ground, and\nthe resistors, R1 and R2, limit the possible current\ndrawn out of the input pins. Diodes, D1 and D2, prevent\nthe input pins (V IN+ and VIN-) from going too far aboveVDD, and dump any currents onto VDD. When\nimplemented as shown, resistors, R 1 and R 2, also limit\nthe current through D1 and D2.\nFIGURE 4-2: Protecting the Analog \nInputs.\nIt is also possible to connect the diodes to the left of\nresistors, R 1 and R2. In this case, current through the\ndiodes, D1 and D2, needs to be limited by some other\nmechanism. The resistors then serve as inrush currentlimiters; the DC current into the input pins (V\nIN+ and\nVIN-) should be very small.\nA significant amount of current can flow out of the\ninputs when the Common-Mode Voltage (VCM) is below\nground (VSS); see Figure 2-20 . Applications that are\nhigh-impedance may need to limit the usable voltage\nrange.\n4.1.3 NORMAL OPERATION\nThe input stage of the MCP6001/1R/1U/2/4 op ampsuse two differential CMOS input stages in parallel. One\noperates at low Common-mode input voltage (V\nCM),\nwhile the other operates at high VCM. With this\ntopology, the device operates with VCM up to 0.3V\nabove VDD and 0.3V below VSS.\nThe transition between the two input stages occurs\nwhen VCM = VDD – 1.1V. For the best distortion and\ngain linearity, with noninverting gains, avoid this region\nof operation. \n4.2 Rail-to-Rail Output\nThe output voltage range of the MCP6001/2/4 op amps\nis VDD – 25 mV (minimum), and VSS + 25 mV\n(maximum) when RL = 10 k\uf057 is connected to VDD/2\nand V DD = 5.5V. Refer to Figure 2-14  for more\ninformation.Bond\nPad\nBond\nPad\nBond\nPadVDD\nVIN+\nVSSInput\nStageBond\nPadVIN-V1\nMCP600XR1VDD\nD1\nR1>VSS– (minimum expected V1)\n2m A\nR2>VSS– (minimum expected V2)\n2m AV2\nR2D2\nR3+\n–\nMCP6001/1R/1U/2/4\nDS20001733L-page 14 \uf0e3 2002-2020 Microchip Technology Inc.4.3 Capacitive Loads\nDriving large capacitive loads can cause stability\nproblems for voltage feedback op amps. As the loadcapacitance increases, the feedback loop’s phase\nmargin decreases and the closed-loop bandwidth is\nreduced. This produces gain peaking in the frequencyresponse, with overshoot and ringing in the step\nresponse. While a unity gain buffer (G = +1) is the most\nsensitive to capacitive loads, all gains show the samegeneral behavior.\nWhen driving large capacitive loads with these\nop amps (e.g., >100 pF when G = +1), a small series\nresistor at the output (R\nISO in Figure 4-3 ) improves the\nfeedback loop’s phase margin (stability) by making the\noutput load resistive at higher frequencies. The\nbandwidth will be generally lower than the bandwidthwith no capacitance load.\nFIGURE 4-3: Output Resistor, RISO, \nStabilizes Large Capacitive Loads.\nFigure 4-4  gives recommended RISO values for different\ncapacitive loads and gains. The x-axis is the normalizedload capacitance (C\nL/GN), where GN is the circuit’s noise\ngain. For noninverting gains, GN and the signal gain are\nequal. For inverting gains, GN is 1+|Signal Gain| (e.g.,\n-1 V/V gives G N = +2 V/V).\n \nFIGURE 4-4: Recommended RISO Values \nfor Capacitive Loads.After selecting RISO for your circuit, double-check the\nresulting frequency response peaking and step\nresponse overshoot. Modify RISO’s value until the\nresponse is reasonable. Bench evaluation andsimulations with the MCP6001/1R/1U/2/4 SPICE\nmacro model are very helpful.\n4.4 Supply Bypass\nWith this family of operational amplifiers, the power\nsupply pin (VDD for single supply) should have a local\nbypass capacitor (i.e., 0.01 µF to 0.1 µF) within 2 mm\nfor good high-frequency performance. It also needs a\nbulk capacitor (i.e., 1 µF or larger) within 100 mm toprovide large, slow currents. This bulk capacitor can be\nshared with nearby analog parts.\n4.5 Unused Op Amps\nAn unused op amp in a quad package (MCP6004)\nshould be configured as shown in Figure 4-5 . These\ncircuits prevent the output from toggling and causing\ncrosstalk. Circuit A sets the op amp at its minimum\nnoise gain. The resistor divider produces any desiredreference voltage within the output voltage range of the\nop amp; the op amp buffers that reference voltage.\nCircuit B uses the minimum number of componentsand operates as a comparator, but it may draw more\ncurrent.\nFIGURE 4-5: Unused Op Amps.VINRISO\nVOUT MCP600X\nCL–\n+\n101001000\n1.E-11 1.E-10 1.E-09 1.E-08Normalized Load Capacitance; C L/GN (F)Recommended RISO (Ω)\nGN = 1\nGN \uf0b3 2\n10p 10n 100pVDD = 5.0V\nRL = 100 k \x01\n1nVDDVDD¼ MCP6004 (A) ¼ MCP6004 (B)\nR1\nR2VDD\nVREF\nVREFVDDR2\nR1R2+------------------\uf0b7 =+\n––+\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 15MCP6001/1R/1U/2/4\n4.6 PCB Surface Leakage\nIn applications where low input bias current is critical,\nPrinted Circuit Board (PCB) surface leakage effectsneed to be considered. Surface leakage is caused by\nhumidity, dust or other contamination on the board.\nUnder low humidity conditions, a typical resistancebetween nearby traces is 10\n12\uf057. A 5V difference would\ncause 5 pA of current to flow, which is greater than the\nMCP6001/1R/1U/2/4 family’s bias current at +25°C(typically 1 pA).\nThe easiest way to reduce surface leakage is to use a\nguard ring around sensitive pins (or traces). The guard\nring is biased at the same voltage as the sensitive pin.An example of this type of layout is shown in\nFigure 4-6 .\nFIGURE 4-6: Example Guard Ring Layout \nfor Inverting Gain.\n1. Noninverting Gain and Unity Gain Buffer:\na. Connect the noninverting pin (VIN+) to the\ninput with a wire that does not touch the\nPCB surface.\nb. Connect the guard ring to the inverting input\npin (VIN-). This biases the guard ring to the\nCommon-mode input voltage.\n2. Inverting Gain and Transimpedance Gain\nAmplifiers (convert current to voltage, such asphoto detectors):\na. Connect the guard ring to the noninverting\ninput pin (V\nIN+). This biases the guard ring\nto the same reference voltage as the\nop amp (e.g., VDD/2 or ground).\nb. Connect the inverting pin (VIN-) to the input\nwith a wire that does not touch the PCBsurface.\n4.7 Application Circuits\n4.7.1 UNITY GAIN BUFFER\nThe rail-to-rail input and output capability of the\nMCP6001/2/4 op amp is ideal for unity gain buffer\napplications. The low quiescent current and widebandwidth makes the device suitable for a buffer\nconfiguration in an instrumentation amplifier circuit, as\nshown in Figure 4-7 .FIGURE 4-7: Instrumentation Amplifier \nwith Unity Gain Buffer Inputs.\n4.7.2 ACTIVE LOW-PASS FILTER\nThe MCP6001/2/4 op amp’s low input bias current\nmakes it possible for the designer to use larger resis-\ntors and smaller capacitors for active low-pass filterapplications. However, as the resistance increases, the\nnoise generated also increases. Parasitic capacitances\nand the large value resistors could also modify thefrequency response. These trade-offs need to beconsidered when selecting circuit elements.\nUsually, the op amp bandwidth is 100x the filter cutoff\nfrequency (or higher) for good performance. It is\npossible to have the op amp bandwidth 10x higher thanthe cutoff frequency, thus having a design that is more\nsensitive to component tolerances. \nFigure 4-8  shows a second-order Butterworth filter with\n100 kHz cutoff frequency and a gain of +1 V/V; theop amp bandwidth is only 10x higher than the cutoff\nfrequency. The component values were selected using\nMicrochip’s FilterLab\n® software.\nFIGURE 4-8: Active Second-Order \nLow-Pass Filter.Guard RingVSSVIN-VIN+VIN1R2\nMCP6002\nVIN2R2\nMCP6002\nVREFMCP6001 VOUTR1\nR11/2\n1/2\nVOUTVIN2VIN1–\uf028\uf029R1\nR2------\uf0b7 VREF+ =R1 = 20 k\uf057\nR2 = 10 k\uf057+\n++–\n–\n–\n14.3 k\uf057\nMCP6002\nVOUT53.6 k\uf057100 pF\nVIN\n33 pF+\n–\nMCP6001/1R/1U/2/4\nDS20001733L-page 16 \uf0e3 2002-2020 Microchip Technology Inc.4.7.3 PEAK DETECTOR\nThe MCP6001/2/4 op amp has a high input impedance,\nrail-to-rail input/output and low input bias current, whichmakes this device suitable for peak detector applica-\ntions. Figure 4-9  shows a peak detector circuit with\nclear and sample switches. The peak detection cycleuses a clock (CLK), as shown in Figure 4-9 . \nAt the rising edge of the CLK, the sample switch closes\nto begin sampling. The peak voltage stored on C\n1 is\nsampled to C2 for a sample time defined by tSAMP . At the\nend of the sample time (falling edge of sample signal),\nthe clear signal goes high and closes the clear switch.\nWhen the clear switch closes, C1 discharges through R1\nfor a time defined by t CLEAR . At the end of the clear time\n(falling edge of the clear signal), Op Amp A begins to\nstore the peak value of VIN on C1 for a time defined by\ntDETECT .\nIn order to define t SAMP  and tCLEAR , it is necessary to\ndetermine the capacitor charging and discharging\nperiod. The capacitor charging time is limited by theamplifier source current, while the discharging time (\n\uf074)\nis defined using R1 (\uf074 = R1C1). tDETECT  is the time that\nthe input signal is sampled on C1 and is dependent on\nthe input voltage change frequency.\nThe op amp output current limit, and the size of the\nstorage capacitors (both C1 and C2), could create\nslewing limitations as the Input Voltage (VIN) increases.\nCurrent through a capacitor is dependent on the size of\nthe capacitor and the rate of voltage change. From this\nrelationship, the rate of voltage change or the slew ratecan be determined. For example, with an op amp\nshort-circuit current of I SC = 25 mA and a load capacitor\nof C1 = 0.1 µF, then:\nEQUATION 4-1:\nThis voltage rate of change is less than theMCP6001/2/4 slew rate of 0.6 V/µs. When the input\nvoltage swings below the voltage across C\n1, D1\nbecomes reverse-biased. This opens the feedback\nloop and rails the amplifier. When the input voltage\nincreases, the amplifier recovers at its slew rate. Basedon the rate of voltage change shown in the above equa-\ntion, it takes an extended period of time to charge a\n0.1 µF capacitor. The capacitors need to be selected sothat the circuit is not limited by the amplifier slew rate.\nTherefore, the capacitors should be less than 40 µF\nand a stabilizing resistor (R\nISO) needs to be properly\nselected. (Refer to Section 4.3 “Capacitive Loads” .)\nFIGURE 4-9: Peak Detector with Clear and Sample CMOS Analog Switches.dVC1\ndt------------ -ISC\nC1-------- =\n25mA\n0.1\uf06dF-------------- - =\ndVC1\ndt------------ -2 5 0 mV\uf06ds\uf0a4 =ISCC1dVC1\ndt------------ - =\nVIN\nMCP6002VC1\nMCP6002D1\nOp Amp A\nOp Amp BVOUT\nMCP6001\nOp Amp CC2\nSample Signal\nClear SignalClearRISO\nSample\nCLKtSAMP\ntCLEAR\ntDETECTSwitchSwitch1/2\n1/2\nR1RISO VC2\nC1+\n+\n+\n–––\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 17MCP6001/1R/1U/2/4\n5.0 DESIGN AIDS\nMicrochip provides the basic design tools needed for\nthe MCP6001/1R/1U/2/4 family of op amps.\n5.1 SPICE Macro Model\nThe latest SPICE macro model for the\nMCP6001/1R/1U/2/4 op amps is available on theMicrochip website at www.microchip.com . The model\nwas written and tested in official OrCAD™ (Cadence\n®)\nowned PSpice®. For the other simulators, it may\nrequire translation.\nThe model covers a wide aspect of the op amp’s\nelectrical specifications. Not only does the model cover\nvoltage, current and resistance of the op amp, but italso covers the temperature and noise effects on the\nbehavior of the op amp. The model has not been\nverified outside of the specification range listed in theop amp data sheet. The model behaviors under these\nconditions can not be ensured that it will match the\nactual op amp performance. \nMoreover, the model is intended to be an initial design\ntool. Bench testing is a very important part of any\ndesign and cannot be replaced with simulations. Also,\nsimulation results using this macro model need to bevalidated by comparing them to the data sheet\nspecifications and characteristic curves.\n5.2 FilterLab® Software\nMicrochip’s FilterLab® software is an innovative\nsoftware tool that simplifies analog active filter (usingop amps) design. Available at no cost from the\nMicrochip website at www.microchip.com/filterlab , the\nFilterLab design tool provides full schematic diagramsof the filter circuit with component values. It also\noutputs the filter circuit in SPICE format, which can be\nused with the macro model to simulate actual filterperformance.\n5.3 Mindi™ Circuit Designer and \nAnalog Simulator\nMicrochip’s Mindi™ Circuit Designer and Analog Simula-\ntor aids in the design of various circuits useful for active\nfilter, amplifier and power management applications. It is\na free online circuit designer and simulator available fromthe Microchip website at www.microchip.com/mindi . This\ninteractive circuit designer and analog simulator enables\ndesigners to quickly generate circuit diagrams andsimulate circuits. Circuits developed using the Mindi Cir-\ncuit Designer and Analog Simulator can be downloaded\nto a personal computer or workstation.5.4 Microchip Advanced Part Selector \n(MAPS)\nMAPS is a software tool that helps semiconductor\nprofessionals efficiently identify Microchip devices that\nfit a particular design requirement. Available at no costfrom the Microchip website at www.microchip.com/\nmaps , the MAPS is an overall selection tool for\nMicrochip’s product portfolio that includes Analog,Memory, MCUs and DSCs. Using this tool you can\ndefine a filter to sort features for a parametric search of\ndevices and export side-by-side technical comparisonreports. Helpful links are also provided for Data Sheets,\nPurchase and Sampling of Microchip parts.\n5.5 Analog Demonstration and \nEvaluation Boards\nMicrochip offers a broad spectrum of Analog\nDemonstration and Evaluation Boards that are designed\nto help you achieve faster time to market. For a completelisting of these boards and their corresponding user’s\nguides and technical information, visit the Microchip\nwebsite at www.microchip.com/analogtools .\nSome boards that are especially useful are:• MCP6XXX Amplifier Evaluation Board 1\n• MCP6XXX Amplifier Evaluation Board 2\n• MCP6XXX Amplifier Evaluation Board 3\n• MCP6XXX Amplifier Evaluation Board 4• Active Filter Demo Board Kit\n• 5/6-Pin SOT-23 Evaluation Board, P/N VSUPEV2\n• 8-Pin SOIC/MSOP/TSSOP/ DIP Evaluation Board, \nP/N SOIC8EV\n• 14-Pin SOIC/TSSOP/DIP Evaluation Board,\nP/N SOIC14EV\nMCP6001/1R/1U/2/4\nDS20001733L-page 18 \uf0e3 2002-2020 Microchip Technology Inc.5.6 Application Notes\nThe following Microchip Analog Design Note and\nApplication Notes are available on the Microchipwebsite at www.microchip.com/appnotes  and are\nrecommended as supplemental reference resources.\n•ADN003:  “Select the Right Operational Amplifier \nfor your Filtering Circuits”  (DS21821)\n•AN722:  “Operational Amplifier Topologies and DC \nSpecifications”  (DS00722)\n•AN723:  “Operational Amplifier AC Specifications \nand Applications”  (DS00723)\n•AN884:  “Driving Capacitive Loads With Op Amps” \n(DS00884)•AN990:  “Analog Sensor Conditioning Circuits –\nAn Overview”  (DS00990)\n•AN1177:  “Op Amp Precision Design: DC Errors”  \n(DS01177)\n•AN1228:  “Op Amp Precision Design: Random \nNoise”  (DS01228)\n•AN1297 : “Microchip’s Op Amp SPICE Macro \nModels”  (DS01297)\nThese application notes and others are listed in the\ndesign guide:\n•“Signal Chain Design Guide”  (DS21825)\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 19MCP6001/1R/1U/2/4\n6.0 PACKAGING INFORMATION\n6.1 Package Marking Information\nXXXXXXXX\nXXXXXNNN\nYYWW8-Lead PDIP (300 mil) Example:\nMCP6002\nI/P256\n04325-Lead SC-70 (MCP6001) Example: (I-Temp)\n1 235 45-Lead SOT-23 (MCP6001/1R/1U) Example: (E-Temp)\nXXNN\n1 235 4\nCD25XXN (Front)\nYWW (Back)AA7 (Front)\n432 (Back)\nDeviceI-Temp \nCodeE-Temp \nCode\nMCP6001 AANN CDNN\nMCP6001R ADNN CENN\nMCP6001U AFNN CFNN\nNote: Applies to 5-Lead SOT-23.DeviceI-Temp \nCodeE-Temp \nCode\nMCP6001 AAN CDN\nNote: Applies to 5-Lead SC-70.\nOR OR\nXXNN AA74DeviceI-Temp \nCodeE-Temp \nCode\nMCP6001 AANN CDNN\nNote: Applies to 5-Lead SC-70.\nLegend: XX...X Customer-specific information\nY Year code (last digit of calendar year)\nYY Year code (last 2 digits of calendar year)WW Week code (week of January 1 is week ‘01’)\nNNN Alphanumeric traceability code\n  Pb-free JEDEC designator for Matte Tin (Sn)* This package is Pb-free. The Pb-free JEDEC designator (     )\ncan be found on the outer packaging for this package.\nNote : In the event the full Microchip part number cannot be marked on one line, it will\nbe carried over to the next line, thus limiting the number of available\ncharacters for customer-specific information.3e\n3eMCP6002\nI/P^^256\n0746OR3e\n8-Lead DFN (2 x 3) \nXXX\nYWW\nNNExample:\nABY944\n25\nMCP6001/1R/1U/2/4\nDS20001733L-page 20 \uf0e3 2002-2020 Microchip Technology Inc.Package Marking Information (Continued)\n8-Lead SOIC (150 mil) Example:\nXXXXXXXX\nXXXXYYWW\nNNNMCP6002I\nSN0432\n256OR\nOR\nOR\nORMCP6002I\nSN^^0746\n2563e\n3e3eXXXXXX8-Lead MSOP\nYWWNNN6002IExample:\n432256\nXXXXXXXXXXXXXX14-Lead PDIP (300 mil) (MCP6004)\nXXXXXXXXXXXXXX\nYYWWNNNMCP6004Example:\nI/P\n0432256\n3eMCP6004\nE/P\n0746256\nXXXXXXXXXX14-Lead SOIC (150 mil) (MCP6004)\nXXXXXXXXXX\nYYWWNNNMCP6004ISLExample:\n0432256MCP6004\nE/SL\n0746256\nXXXXXX14-Lead TSSOP (MCP6004)\nYYWW\nNNN6004STExample:\n0432\n2566004STE\n0432\n256\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 21MCP6001/1R/1U/2/4\n0.15 C\n0.15 C\n0.10 CAB\nC\nSEATING\nPLANE1 3\n4\n2X\nTOP VIEW\nSIDE VIEW\nMicrochip Technology Drawing  C04-061-LT Rev E Sheet 1 of 22XFor the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:5-Lead Plastic Small Outline Transistor (LT)  [SC70]\nD\nE E1e\ne\n5X b0.30 C5X TIPS\nEND VIEWBA\nN\nA\nA1A2\nLcNOTE 1\nMCP6001/1R/1U/2/4\nDS20001733L-page 22 \uf0e3 2002-2020 Microchip Technology Inc.Microchip Technology Drawing  C04-061-LT Rev E Sheet 2 of 2Number of Pins\nOverall Height\nTerminal WidthOverall Width\nTerminal LengthMolded Package WidthMolded Package ThicknessPitch\nStandoffUnits\nDimension Limits\nA1A\nbE1A2e\nLEN\n0.65 BSC\n0.100.150.80\n0.00\n-\n0.201.25 BSC-\n-\n2.10 BSCMILLIMETERS\nMIN NOM\n5\n0.460.401.10\n0.10MAX\nc - 0.08 0.26\nREF: Reference Dimension, usually without tolerance, for information purposes only.BSC: Basic Dimension. Theoretically exact value shown without tolerances.Lead Thickness5-Lead Plastic Small Outline Transistor (LT)  [SC70]\nFor the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nOverall Length D 2.00 BSC0.80 - 1.00\n1.Notes:\nPin 1 visual index feature may vary, but must be located within the hatched area.\n2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or\nprotrusions shall not exceed 0.15mm per side.\n3. Dimensioning and tolerancing per ASME Y14.5M\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 23MCP6001/1R/1U/2/4\nRECOMMENDED LAND PATTERN\nMicrochip Technology Drawing No. C04-2061-LT Rev E5-Lead Plastic Small Outline Transistor (LT)  [SC70]\n1 2\nBSC: Basic Dimension. Theoretically exact value shown without tolerances.Notes:\nDimensioning and tolerancing per ASME Y14.5M1.For the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nDimension LimitsUnits\nC Contact Pad Spacing\nContact Pad WidthContact Pitch\nXMILLIMETERS\n0.65 BSCMIN\nEMAX\nDistance Between PadsContact Pad Length\nGY0 . 9 5\nGx Distance Between Pads 0.20NOM\n0.452.20\n1.25XYE\nCGx\nG3\n45SILK SCREEN\nMCP6001/1R/1U/2/4\nDS20001733L-page 24 \uf0e3 2002-2020 Microchip Technology Inc.0.15 CD\n2X\nNOTE 112N\nTOP VIEW\nSIDE VIEW\nMicrochip Technology Drawing C04-091-OT Rev F Sheet 1 of 2For the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\n0.20 C\nCSEATING PLANEAA2\nA1e\nNX b B\n0.20 CA-B De1D\nE1E1/2E/2\nEDA0.20 C2X\n(DATUM D)\n(DATUM A-B)\nA\nA\nSEE SHEET 25-Lead Plastic Small Outline Transistor (OT)  [SOT23]\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 25MCP6001/1R/1U/2/4\nMicrochip Technology Drawing C04-091-OT Rev F Sheet 2 of 2For the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nc\nL\nL1T\nVIEW A-A\nSHEET 15-Lead Plastic Small Outline Transistor (OT)  [SOT23]\nprotrusions shall not exceed 0.25mm per side.1.\nBSC: Basic Dimension. Theoretically exact value shown without tolerances.2.Foot AngleNumber of Pins\nPitch\nOutside lead pitch\nOverall Height\nMolded Package Thickness\nStandoff\nOverall Width\nMolded Package Width\nOverall Length\nFoot Length\nFootprint\nLead Thickness\nLead Width\nNotes:L1\nI\nbcDimension Limits\nE\nE1\nD\nLe1\nA\nA2\nA1Units\nN\ne\n0°\n0.08\n0.20 --\n-10°\n0.26\n0.51MILLIMETERS\n0.95 BSC\n1.90 BSC\n0.300.90\n0.89\n-\n0.60 REF2.90 BSC\n-2.80 BSC\n1.60 BSC-\n--MIN\n5NOM\n1.45\n1.30\n0.15\n0.60MAX\nREF:  Reference Dimension, usually without tolerance, for information purposes only.Dimensions D and E1 do not include mold flash or protrusions. Mold flash or\nDimensioning and tolerancing per ASME Y14.5M\nMCP6001/1R/1U/2/4\nDS20001733L-page 26 \uf0e3 2002-2020 Microchip Technology Inc.RECOMMENDED LAND PATTERN5-Lead Plastic Small Outline Transistor (OT)  [SOT23]\nFor the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nBSC: Basic Dimension. Theoretically exact value shown without tolerances.Notes:\n1. Dimensioning and tolerancing per ASME Y14.5M\nMicrochip Technology Drawing No. C04-2091-OT Rev FDimension Limits\nContact Pad Length (X5)\nOverall WidthDistance Between PadsContact Pad Width (X5)Contact Pitch\nContact Pad Spacing\n3.901.10\nG\nZY\n1.700.60MAX MIN\nC\nXEUnits\nNOM\n0.95 BSC\n2.80MILLIMETERS\nDistance Between Pads GX 0.3515X\nY\nZC\nE\nGXG\n2SILK SCREEN\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 27MCP6001/1R/1U/2/4\n/g27/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g39/g88/g68/g79/g3/g41/g79/g68/g87/g15/g3/g49/g82/g3/g47/g72/g68/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g11/g48/g38/g12/g3/g177/g3/g21/g91/g22/g91/g19/g17/g28/g3/g80/g80/g3/g37/g82/g71/g92/g3/g62/g39/g41/g49/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g51/g76/g81/g3/g20/g3/g89/g76/g86/g88/g68/g79/g3/g76/g81/g71/g72/g91/g3/g73/g72/g68/g87/g88/g85/g72/g3/g80/g68/g92/g3/g89/g68/g85/g92/g15/g3/g69/g88/g87/g3/g80/g88/g86/g87/g3/g69/g72/g3/g79/g82/g70/g68/g87/g72/g71/g3/g90/g76/g87/g75/g76/g81/g3/g87/g75/g72/g3/g75/g68/g87/g70/g75/g72/g71/g3/g68/g85/g72/g68/g17\n/g21/g17 /g51/g68/g70/g78/g68/g74/g72/g3/g80/g68/g92/g3/g75/g68/g89/g72/g3/g82/g81/g72/g3/g82/g85/g3/g80/g82/g85/g72/g3/g72/g91/g83/g82/g86/g72/g71/g3/g87/g76/g72/g3/g69/g68/g85/g86/g3/g68/g87/g3/g72/g81/g71/g86/g17\n/g22/g17 /g51/g68/g70/g78/g68/g74/g72/g3/g76/g86/g3/g86/g68/g90/g3/g86/g76/g81/g74/g88/g79/g68/g87/g72/g71/g17/g23/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29 /g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17\n/g53/g40/g41/g29 /g53/g72/g73/g72/g85/g72/g81/g70/g72/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g15/g3/g88/g86/g88/g68/g79/g79/g92/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g15/g3/g73/g82/g85/g3/g76/g81/g73/g82/g85/g80/g68/g87/g76/g82/g81/g3/g83/g88/g85/g83/g82/g86/g72/g86/g3/g82/g81/g79/g92/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g48/g44/g47/g47/g44/g48/g40/g55/g40/g53/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g27\n/g51/g76/g87/g70/g75 /g72 /g19/g17/g24/g19/g3/g37/g54/g38/g50/g89/g72/g85/g68/g79/g79/g3/g43/g72/g76/g74/g75/g87 /g36 /g19/g17/g27/g19 /g19/g17/g28/g19 /g20/g17/g19/g19/g54/g87/g68/g81/g71/g82/g73/g73/g3 /g36/g20 /g19/g17/g19/g19 /g19/g17/g19/g21 /g19/g17/g19/g24/g38/g82/g81/g87/g68/g70/g87/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g22 /g19/g17/g21/g19/g3/g53/g40/g41/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g21/g17/g19/g19/g3/g37/g54/g38/g50/g89/g72/g85/g68/g79/g79/g3/g58/g76/g71/g87/g75 /g40 /g22/g17/g19/g19/g3/g37/g54/g38/g40/g91/g83/g82/g86/g72/g71/g3/g51/g68/g71/g3/g47/g72/g81/g74/g87/g75 /g39/g21 /g20/g17/g22/g19 /g177 /g20/g17/g24/g24/g40/g91/g83/g82/g86/g72/g71/g3/g51/g68/g71/g3/g58/g76/g71/g87/g75 /g40/g21 /g20/g17/g24/g19 /g177 /g20/g17/g26/g24/g38/g82/g81/g87/g68/g70/g87/g3/g58/g76/g71/g87/g75 /g69 /g19/g17/g21/g19 /g19/g17/g21/g24 /g19/g17/g22/g19\n/g38/g82/g81/g87/g68/g70/g87/g3/g47/g72/g81/g74/g87/g75 /g47 /g19/g17/g22/g19 /g19/g17/g23/g19 /g19/g17/g24/g19\n/g38/g82/g81/g87/g68/g70/g87/g16/g87/g82/g16/g40/g91/g83/g82/g86/g72/g71/g3/g51/g68/g71 /g46 /g19/g17/g21/g19 /g177 /g177D\nN\nE\nNOTE 1\n1 2EXPOSED PAD\nNOTE 1\n2 1\nD2KL\nE2Ne\nb\nA3 A1A\nNOTE 2BOTTOM VIEW TOP VIEW\n/g48/g76/g70/g85/g82/g70/g75/g76/g83 /g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74/g38/g19/g23/g16/g20/g21/g22/g38\nMCP6001/1R/1U/2/4\nDS20001733L-page 28 \uf0e3 2002-2020 Microchip Technology Inc.Note: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 29MCP6001/1R/1U/2/4\nBAFor the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nMicrochip Technology Drawing No. C04-018-P Rev E Sheet 1 of 28-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]\neBE\nA\nA1A2\nL\n8X b8X b1E1\ncC\nPLANE\n.010 C12ND\nNOTE 1\nTOP VIEW\nEND VIEW SIDE VIEWe\nMCP6001/1R/1U/2/4\nDS20001733L-page 30 \uf0e3 2002-2020 Microchip Technology Inc.Microchip Technology Drawing No. C04-018-P Rev E Sheet 2 of 2For the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:8-Lead Plastic Dual In-Line (P) - 300 mil Body [PDIP]\nUnits INCHES\nDimension Limits MIN NOM MAX\nNumber of Pins N 8\nPitch e .100 BSC\nTop to Seating Plane A - - .210\nMolded Package Thickness A2 .115 .130 .195\nBase to Seating Plane A1 .015Shoulder to Shoulder Width E .290 .310 .325\nMolded Package Width E1 .240 .250 .280\nOverall Length D .348 .365 .400\nTip to Seating Plane L .115 .130 .150\nLead Thickness c .008 .010 .015\nUpper Lead Width b1 .040 .060 .070\nLower Lead Width b .014 .018 .022\nOverall Row Spacing eB -- . 4 3 0\nBSC: Basic Dimension. Theoretically exact value shown without tolerances.3.1.\nprotrusions shall not exceed .010" per side.2.\n4.Notes:§--\nDimensions D and E1 do not include mold flash or protrusions.  Mold flash orPin 1 visual index feature may vary, but must be located within the hatched area.\n§ Significant Characteristic\nDimensioning and tolerancing per ASME Y14.5MeDATUM A DATUM A\neb\ne\n2b\ne\n2ALTERNATE LEAD DESIGN\n(NOTE 5)\n5. Lead design above seating plane may vary, based on assembly vendor.\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 31MCP6001/1R/1U/2/4\n0.25 CA–B D\nC\nSEATING\nPLANETOP VIEW\nSIDE VIEW\nVIEW A–A0.10 C\n0.10 C\nMicrochip Technology Drawing No. C04-057-SN Rev E Sheet 1 of 28XFor the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]\n1 2N\nh\nhA1A2AA\nBeD\nEE\n2E1\n2\nE1NOTE 5\nNOTE 5NX b0.10 CA–B2X\nH 0.23\n(L1)LR0.13\nR0.13\nVIEW CSEE VIEW CNOTE 1D\nMCP6001/1R/1U/2/4\nDS20001733L-page 32 \uf0e3 2002-2020 Microchip Technology Inc.Microchip Technology Drawing No. C04-057-SN Rev E Sheet 2 of 28-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC]\nFor the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nFoot Angle 0° - 8°\n15° - 5° Mold Draft Angle Bottom15° - 5° Mold Draft Angle Top0.51 - 0.31 b Lead Width0.25 - 0.17 c Lead Thickness1.27 - 0.40 L Foot Length0.50 - 0.25 h Chamfer (Optional)4.90 BSC D Overall Length3.90 BSC E1 Molded Package Width6.00 BSC E Overall Width0.25 - 0.10 A1 Standoff- - 1.25 A2 Molded Package Thickness1.75 - - A Overall Height1.27 BSC e Pitch8 N Number of PinsMAX NOM MIN Dimension LimitsMILLIMETERS Units\nprotrusions shall not exceed 0.15mm per side.3. Dimensions D and E1 do not include mold flash or protrusions.  Mold flash or\nREF: Reference Dimension, usually without tolerance, for information purposes only.BSC: Basic Dimension. Theoretically exact value shown without tolerances.1. Pin 1 visual index feature may vary, but must be located within the hatched area.\n2. § Significant Characteristic\n4. Dimensioning and tolerancing per ASME Y14.5MNotes:§\nFootprint L1 1.04 REF\n5. Datums A & B to be determined at Datum H.\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 33MCP6001/1R/1U/2/4\nRECOMMENDED LAND PATTERN\nMicrochip Technology Drawing C04-2057-SN Rev E8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm Body [SOIC]\nBSC: Basic Dimension. Theoretically exact value shown without tolerances.Notes:\nDimensioning and tolerancing per ASME Y14.5M1.For the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nDimension LimitsUnits\nC Contact Pad SpacingContact PitchMILLIMETERS\n1.27 BSCMIN\nEMAX\n5.40\nContact Pad Length (X8)Contact Pad Width (X8)\nY1X1\n1.550.60NOMEX1C\nY1SILK SCREEN\nMCP6001/1R/1U/2/4\nDS20001733L-page 34 \uf0e3 2002-2020 Microchip Technology Inc.Note: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 35MCP6001/1R/1U/2/4\nNote: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\nMCP6001/1R/1U/2/4\nDS20001733L-page 36 \uf0e3 2002-2020 Microchip Technology Inc.Note: For the most current package drawings, please see the Microchip Packaging Specification located at \nhttp://www.microchip.com/packaging\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 37MCP6001/1R/1U/2/4\n/g20/g23/g16/g47/g72/g68/g71/g3/g51/g79/g68/g86/g87/g76/g70/g3/g39/g88/g68/g79/g3/g44/g81/g16/g47/g76/g81/g72/g3/g11/g51/g12/g3/g177/g3/g22/g19/g19/g3/g80/g76/g79/g3/g37/g82/g71/g92/g3/g62/g51/g39/g44/g51/g64\n/g49/g82/g87/g72/g86/g29\n/g20/g17 /g51/g76/g81/g3/g20/g3/g89/g76/g86/g88/g68/g79/g3/g76/g81/g71/g72/g91/g3/g73/g72/g68/g87/g88/g85/g72/g3/g80/g68/g92/g3/g89/g68/g85/g92/g15/g3/g69/g88/g87/g3/g80/g88/g86/g87/g3/g69/g72/g3/g79/g82/g70/g68/g87/g72/g71/g3/g90/g76/g87/g75/g3/g87/g75/g72/g3/g75/g68/g87/g70/g75/g72/g71/g3/g68/g85/g72/g68/g17\n/g21/g17 /g134/g3/g54/g76/g74/g81/g76/g73/g76/g70/g68/g81/g87/g3/g38/g75/g68/g85/g68/g70/g87/g72/g85/g76/g86/g87/g76/g70/g17\n/g22/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g86/g3/g39/g3/g68/g81/g71/g3/g40/g20/g3/g71/g82/g3/g81/g82/g87/g3/g76/g81/g70/g79/g88/g71/g72/g3/g80/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g17/g3/g48/g82/g79/g71/g3/g73/g79/g68/g86/g75/g3/g82/g85/g3/g83/g85/g82/g87/g85/g88/g86/g76/g82/g81/g86/g3/g86/g75/g68/g79/g79/g3/g81/g82/g87/g3/g72/g91/g70/g72/g72/g71/g3/g17/g19/g20/g19/g5/g3/g83/g72/g85/g3/g86/g76/g71/g72/g17\n/g23/g17 /g39/g76/g80/g72/g81/g86/g76/g82/g81/g76/g81/g74/g3/g68/g81/g71/g3/g87/g82/g79/g72/g85/g68/g81/g70/g76/g81/g74/g3/g83/g72/g85/g3/g36/g54/g48/g40/g3/g60/g20/g23/g17/g24/g48/g17\n/g37/g54/g38/g29/g3/g37/g68/g86/g76/g70/g3/g39/g76/g80/g72/g81/g86/g76/g82/g81/g17/g3/g55/g75/g72/g82/g85/g72/g87/g76/g70/g68/g79/g79/g92/g3/g72/g91/g68/g70/g87/g3/g89/g68/g79/g88/g72/g3/g86/g75/g82/g90/g81/g3/g90/g76/g87/g75/g82/g88/g87/g3/g87/g82/g79/g72/g85/g68/g81/g70/g72/g86/g17/g49/g82/g87/g72/g29/g41/g82/g85/g3/g87/g75/g72/g3/g80/g82/g86/g87/g3/g70/g88/g85/g85/g72/g81/g87/g3/g83/g68/g70/g78/g68/g74/g72/g3/g71/g85/g68/g90/g76/g81/g74/g86/g15/g3/g83/g79/g72/g68/g86/g72/g3/g86/g72/g72/g3/g87/g75/g72/g3/g48/g76/g70/g85/g82/g70/g75/g76/g83/g3/g51/g68/g70/g78/g68/g74/g76/g81/g74/g3/g54/g83/g72/g70/g76/g73/g76/g70/g68/g87/g76/g82/g81/g3/g79/g82/g70/g68/g87/g72/g71/g3/g68/g87/g3\n/g75/g87/g87/g83/g29/g18/g18/g90/g90/g90/g17/g80/g76/g70/g85/g82/g70/g75/g76/g83/g17/g70/g82/g80/g18/g83/g68/g70/g78/g68/g74/g76/g81/g74\n/g56/g81/g76/g87/g86 /g44/g49/g38/g43/g40/g54\n/g39/g76/g80/g72/g81/g86/g76/g82/g81/g3/g47/g76/g80/g76/g87/g86 /g48/g44/g49 /g49/g50/g48 /g48/g36/g59\n/g49/g88/g80/g69/g72/g85/g3/g82/g73/g3/g51/g76/g81/g86 /g49 /g20/g23\n/g51/g76/g87/g70/g75 /g72 /g17/g20/g19/g19/g3/g37/g54/g38/g55/g82/g83/g3/g87/g82/g3/g54/g72/g68/g87/g76/g81/g74/g3/g51/g79/g68/g81/g72 /g36 /g177 /g177 /g17/g21/g20/g19\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g36/g21 /g17/g20/g20/g24 /g17/g20/g22/g19 /g17/g20/g28/g24\n/g37/g68/g86/g72/g3/g87/g82/g3/g54/g72/g68/g87/g76/g81/g74/g3/g51/g79/g68/g81/g72 /g36/g20 /g17/g19/g20/g24 /g177 /g177\n/g54/g75/g82/g88/g79/g71/g72/g85/g3/g87/g82/g3/g54/g75/g82/g88/g79/g71/g72/g85/g3/g58/g76/g71/g87/g75 /g40 /g17/g21/g28/g19 /g17/g22/g20/g19 /g17/g22/g21/g24\n/g48/g82/g79/g71/g72/g71/g3/g51/g68/g70/g78/g68/g74/g72/g3/g58/g76/g71/g87/g75 /g40/g20 /g17/g21/g23/g19 /g17/g21/g24/g19 /g17/g21/g27/g19/g50/g89/g72/g85/g68/g79/g79/g3/g47/g72/g81/g74/g87/g75 /g39 /g17/g26/g22/g24 /g17/g26/g24/g19 /g17/g26/g26/g24\n/g55/g76/g83/g3/g87/g82/g3/g54/g72/g68/g87/g76/g81/g74/g3/g51/g79/g68/g81/g72 /g47 /g17/g20/g20/g24 /g17/g20/g22/g19 /g17/g20/g24/g19\n/g47/g72/g68/g71/g3/g55/g75/g76/g70/g78/g81/g72/g86/g86 /g70 /g17/g19/g19/g27 /g17/g19/g20/g19 /g17/g19/g20/g24\n/g56/g83/g83/g72/g85/g3/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69/g20 /g17/g19/g23/g24 /g17/g19/g25/g19 /g17/g19/g26/g19\n/g47/g82/g90/g72/g85/g3/g47/g72/g68/g71/g3/g58/g76/g71/g87/g75 /g69 /g17/g19/g20/g23/g17/g19/g20/g27 /g17/g19/g21/g21/g50/g89/g72/g85/g68/g79/g79/g3/g53/g82/g90/g3/g54/g83/g68/g70/g76/g81/g74/g3/g3/g134 /g72/g37 /g177 /g177 /g17/g23/g22/g19N\nE1\nDNOTE 1\n12 3\nE\nc\neBA2\nLA\nA1\nb1\nbe\n/g48/g76/g70/g85/g82/g70/g75/g76/g83/g55/g72/g70/g75/g81/g82/g79/g82/g74/g92 /g39/g85/g68/g90/g76/g81/g74 /g38/g19/g23/g16/g19/g19/g24/g37\nMCP6001/1R/1U/2/4\nDS20001733L-page 38 \uf0e3 2002-2020 Microchip Technology Inc.Microchip Technology Drawing No. C04-065-SL Rev D Sheet 1 of 2For the most current package drawings, please see the Microchip Packaging S pecification located at\nhttp://www.microchip.com/packagingNote:14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]\n0.20 C\n0.25 CA–B D12N\n2X N/2 TIPS\nTOP VIEW\nSIDE VIEW\nVIEW A–AA\ne\nBED\nE\n2D\nE1E2\n2\nNX b\nA1A2AC\nSEATING\nPLANE\n0.10 C14X0.10 CA–B\n0.10 CD\nchh\nH\nSEE VIEW C\n(L1)LR0.13R0.13\nVIEW CNOTE 1 3\n0.10 CNOTE 5\nNOTE 52X\n2X\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 39MCP6001/1R/1U/2/4\nMicrochip Technology Drawing No. C04-065-SL Rev D Sheet 2 of 214-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]\nFor the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nFoot Angle 0° - 8°\n15° - 5° Mold Draft Angle Bottom15° - 5° Mold Draft Angle Top0.51 - 0.31 b Lead Width0.25 - 0.10 c Lead Thickness1.04 REF L1 Footprint0.50 - 0.25 h Chamfer (Optional)8.65 BSC D Overall Length3.90 BSC E1 Molded Package Width6.00 BSC E Overall Width0.25 - 0.10 A1 Standoff- - 1.25 A2 Molded Package Thickness1.75 - - A Overall Height1.27 BSC e Pitch14 N Number of PinsMAX NOM MIN Dimension LimitsMILLIMETERS Units\nFoot Length L 0.40 - 1.27§\nor protrusion, which shall not exceed 0.25 mm per side.3.\nREF: Reference Dimension, usually without tolerance, for information purposes only.BSC: Basic Dimension. Theoretically exact value shown without tolerances.1.\n2.\n4.Notes:\nDimension D does not include mold flash, protrusions or gate burrs, which shallPin 1 visual index feature may vary, but must be located within the hatched area.\n§ Significant Characteristic\nDimensioning and tolerancing per ASME Y14.5Mnot exceed 0.15 mm per end.  Dimensi on E1 does not include interlead flash\n5. Datums A & B to be determined at Datum H.Lead Angle 0° - -\nMCP6001/1R/1U/2/4\nDS20001733L-page 40 \uf0e3 2002-2020 Microchip Technology Inc.RECOMMENDED LAND PATTERN\nDimension LimitsUnits\nContact PitchMILLIMETERS\n1.27 BSCMIN\nEMAX\nContact Pad Length (X14)Contact Pad Width (X14)\nYX\n1.550.60NOM\nC Contact Pad Spacing 5.40\nBSC: Basic Dimension. Theoretically exact value shown without tolerances.Notes:\nDimensioning and tolerancing per ASME Y14.5M1.For the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nEXYCSILK SCREEN\nMicrochip Technology Drawing No. C04-2065-SL Rev D14-Lead Plastic Small Outline (SL) - Narrow, 3.90 mm Body [SOIC]\n1214\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 41MCP6001/1R/1U/2/4\nTOP VIEW\nVIEW A–ASIDE VIEW\nSheet 1 of 2Note:\nhttp://www.microchip.com/packagingFor the most current package drawings, please see the Microchip Packaging Specification located at14Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]\nMicrochip Technology Drawing C04-087 Rev DAB\nC\nSEATING\nPLANE0.20 CBA2X 7 TIPS\n0.10 C14X\n0.10 CBAA\nA12N\nSEE DETAIL BD\nEE\n2\nE1E1\n2\ne\nAA2\nA114X b\nMCP6001/1R/1U/2/4\nDS20001733L-page 42 \uf0e3 2002-2020 Microchip Technology Inc.For the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nREF: Reference Dimension, usually without tolerance, for information purposes only.BSC: Basic Dimension. Theoretically exact value shown without tolerances.Notes:\n1.\n2.Pin 1 visual index feature may vary, but must be located within the hatched area.\nDimensioning and tolerancing per ASME Y14.5M\nSheet 2 of 2H\nDETAIL Bc\nș1 L\n(L1)\n(ș3)(ș2)\nR1\nR2\nNumber of Terminals\nOverall Height\nTerminal WidthOverall Width\nTerminal LengthMolded Package WidthMolded Package ThicknessPitch\nStandoffUnits\nDimension Limits\nA1A\nbE1A2e\nLEN\n0.65 BSC\n1.00\n0.450.19–\n0.05\n–\n0.60–\n–MILLIMETERS\nMIN NOM\n14\n0.750.301.20\n0.15MAX\nL1 1.00 REF FootprintOverall Length D 5.00\nTerminal Thickness c 0 . 0 9–0 . 2 0\nR1\nR2\nș1– 0.09 – Lead Bend Radius\n– 0.09 – Lead Bend Radius\n– 0° 8° Foot Angle\nș2 12° REF Mold Draft Angle0.80 1.05\nș3 12° REF Mold Draft Angle6.40 BSC\n4.40\n–\n––\n–4.30 4.504.90 5.1014Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]\nMicrochip Technology Drawing C04-087 Rev D\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 43MCP6001/1R/1U/2/4\nRECOMMENDED LAND PATTERN\nDimension LimitsUnits\nContact PitchMILLIMETERS\n0.65 BSCMIN\nEMAX\nContact Pad Length (Xnn)Contact Pad Width (Xnn)\nYX\n1.450.45NOM\nC Contact Pad Spacing 5.90\nContact Pad to Contact Pad (Xnn) G 0.20\nBSC: Basic Dimension. Theoretically exact value shown without tolerances.Notes:\nDimensioning and tolerancing per ASME Y14.5M1.For the most current package drawings, please see the Microchip Packaging Specification located at\nhttp://www.microchip.com/packagingNote:\nC\nXYG\nESILK SCREEN14Lead Thin Shrink Small Outline Package [ST] 4.4 mm Body [TSSOP]\nMicrochip Technology Drawing C04-2087 Rev D\nMCP6001/1R/1U/2/4\nDS20001733L-page 44 \uf0e3 2002-2020 Microchip Technology Inc.NOTES:\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 45MCP6001/1R/1U/2/4\nAPPENDIX A: REVISION HISTORY\nRevision L (March 2020)\nThe following is the list of modifications:\n1. Updated package drawings for the 5-Lead \nSC-70 and 14-Lead TSSOP packages in\nSection 6.0 “Packaging Information” .\nRevision K (November 2019)\nThe following is the list of modifications:\n1. Updated Section 6.0 “Packaging \nInformation” .\nRevision J (November 2009)\nThe following is the list of modifications:\n1. Added new 2x3 DFN 8-Lead package on\npage 1.\n2. Updated the Temperature Specifications  table\nwith 2x3 DFN thermal resistance information.\n3. Updated Section 1.1 “Test Circuits” .\n4. Updated Figure 2-15 .\n5. Added the 2x3 DFN column to Table 3-1 .\n6. Added new Section 3.4 “Exposed Thermal\nPad (EP)” .\n7. Updated Section 5.1 “SPICE Macro Model” .\n8. Updated Section 5.5 “Analog Demonstration\nand Evaluation Boards” .\n9. Updated Section 5.6 “Application Notes” .\n10. Updated Section 6.1 “Package Marking\nInformation”  with the new 2x3 DFN package\nmarking information.\n11. Updated the package drawings.\n12. Updated the Product Identification System\nsection with new 2x3 DFN package information.\nRevision H (May 2008)\nThe following is the list of modifications:\n1.Section 5.0 “Design Aids” : Name change for\nMindi™ Simulation Tool.\n2.Package Types:  Correct device labeling error.\n3.Section 1.0 “Electrical Characteristics” , DC\nElectrical Specifications : Changed “Maximum\nOutput Voltage Swing” condition from 0.9V InputOverdrive to 0.5V Input Overdrive.\n4.Section 1.0 “Electrical Characteristics” , AC\nElectrical Specifications : Changed Phase\nMargin condition from G = +1 to G= +1 V/V.\n5.Section 5.0 “Design Aids” : Name change for\nMindi Simulation Tool.Revision G (November 2007)\nThe following is the list of modifications:\n1. Updated notes to Section 1.0 “Electrical\nCharacteristics” .\n2. Increased Absolute Maximum Voltage range at\ninput pins.\n3. Increased maximum operating supply voltage\n(VDD).\n4. Added test circuits.\n5. Added Figure 2-3  and Figure 2-20 .\n6. Added Section 4.1.1 “Phase Reversal” ,\nSection 4.1.2 “Input Voltage and Current\nLimits” , Section 4.1.3 “Normal Operation”\nand Section 4.5 “Unused Op Amps” .\n7. Updated Section 5.0 “Design Aids” ,\n8. Updated Section 6.0 “Packaging \nInformation” .\n9. Updated Package Outline Drawings.\nRevision F (March 2005)\nThe following is the list of modifications:\n1. Updated Section 6.0 “Packaging \nInformation”  to include old and new packaging \nexamples.\nRevision E (December 2004)\nThe following is the list of modifications:\n1. VOS specification reduced to ±4.5 mV from\n±7.0 mV for parts starting with date code\nYYWW = 0449\n2. Corrected package markings in Section 6.0\n“Packaging Information” .\n3. Added Appendix A: Revision History.\nRevision D (May 2003) \n• Undocumented changes.\nRevision C (December 2002) \n• Undocumented changes.\nRevision B (October 2002) \n• Undocumented changes.\nRevision A (June 2002)\n• Original data sheet release.\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 46MCP6001/1R/1U/2/4\nNOTES:\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 47MCP6001/1R/1U/2/4\nPRODUCT IDENTIFICATION SYSTEM\nTo order or obtain information, e. g., on pricing or delivery, refer to the factory or the listed sales office .\n   \nDevice: MCP6001T: Single Op Amp (Tape and Reel)\n(SC-70, SOT-23)\nMCP6001RT: Single Op Amp (Tape and Reel) (SOT-23)MCP6001UT: Single Op Amp (Tape and Reel) (SOT-23)\nMCP6002: Dual Op Amp\nMCP6002T: Dual Op Amp (Tape and Reel)\n(SOIC, MSOP)\nMCP6004: Quad Op Amp\nMCP6004T: Quad Op Amp (Tape and Reel)\n(SOIC, MSOP)\nTemperature Range: I = -40°C to +85°C\nE = -40°C to +125°C\nPackage: LT = Plastic Small Outline Transistor (SC-70), 5-Lead\n(MCP6001 only)\nOT = Plastic Small Outline Transistor (SOT-23), 5-Lead\n(MCP6001, MCP6001R, MCP6001U)\nMS = Plastic MSOP, 8-Lead\nMC = Plastic Dual Flat, 2x3x0.9 mm (DFN), 8-Lead\nP = Plastic DIP, 300 mil Body (PDIP), 8-Lead, 14-LeadSN = Plastic SOIC (3.90 mm body), 8-Lead\nSL = Plastic SOIC (3.90 body), 14-Lead\nST = Plastic TSSOP (4.4 mm body), 14-LeadPART NO. X /XX\nPackage Temperature\nRangeDeviceExamples:\na) MCP6001T-I/LT: Tape and Reel,\nIndustrial Temperature,5-Lead SC-70 Package.\nb) MCP6001T-I/OT: Tape and Reel,\nIndustrial Temperature,5-Lead SOT-23 Package.\nc) MCP6001RT-I/OT: Tape and Reel,\nIndustrial Temperature,5-Lead SOT-23 Package.\nd) MCP6001UT-E/OT: Tape and Reel,\nExtended Temperature,5-Lead SOT-23 Package.\na) MCP6002-I/MS: Industrial Temperature, \n8-Lead MSOP Package.\nb) MCP6002-I/P: Industrial Temperature, \n8-Lead PDIP Package.\nc) MCP6002-E/P: Extended Temperature, \n8-Lead PDIP Package.\nd) MCP6002-E/MC: Extended Temperature,\n8-Lead DFN Package.\ne) MCP6002-I/SN: Industrial Temperature, \n8-Lead SOIC Package.\nf) MCP6002T-I/MS: Tape and Reel,\nIndustrial Temperature,8-Lead MSOP Package.\ng) MCP6002T-E/MC: Tape and Reel,\nExtended Temperature,8-Lead DFN Package.\na) MCP6004-I/P: Industrial Temperature, \n14-Lead PDIP Package.\nb) MCP6004-I/SL: Industrial Temperature, \n14-Lead SOIC Package.\nc) MCP6004-E/SL: Extended Temperature, \n14-Lead SOIC Package.\nd) MCP6004-I/ST: Industrial Temperature, \n14-Lead TSSOP Package.\ne) MCP6004T-I/SL: Tape and Reel,\nIndustrial Temperature,14-Lead SOIC Package.\nf) MCP6004T-I/ST: Tape and Reel,\nIndustrial Temperature,14-Lead TSSOP Package.\nMCP6001/1R/1U/2/4\nDS20001733L-page 48 \uf0e3 2002-2020 Microchip Technology Inc.NOTES:\n\uf0e3 2002-2020 Microchip Technology Inc. DS20001733L-page 49Information contained in this publication regarding device\napplications and the like is provided only for your convenience\nand may be superseded by updates. It is your responsibility to\nensure that your application meets with your specifications.\nMICROCHIP MAKES NO REPRESENTATIONS OR\nWARRANTIES OF ANY KIND WHETHER EXPRESS OR\nIMPLIED, WRITTEN OR ORAL, STATUTORY OR\nOTHERWISE, RELATED TO THE INFORMATION,\nINCLUDING BUT NOT LIMITED TO ITS CONDITION,\nQUALITY, PERFORMANCE, MERCHANTABILITY OR\nFITNESS FOR PURPOSE . Microchip disclaims all liability\narising from this information and its use. Use of Microchip\ndevices in life support and/or safety applications is entirely at\nthe buyer’s risk, and the buyer agrees to defend, indemnify andhold harmless Microchip from any and all damages, claims,\nsuits, or expenses resulting from such use. No licenses are\nconveyed, implicitly or otherwise, under any Microchip\nintellectual property rights unless otherwise stated.Trademarks\nThe Microchip name and logo, the Microchip logo, Adaptec, \nAnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, \nflexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, \nLinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, \nProchip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, \nSST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in \nthe U.S.A. and other countries.\nAPT, ClockWorks, The Embedded Control Solutions Company, \nEtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, \nSmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, \nTimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.\nAdjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any \nCapacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, \nCryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial \nProgramming, ICSP , INICnet, Inter-Chip Connectivity, JitterBlocker, \nKleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, \nPICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple \nBlocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and \nZENA are trademarks of Microchip Technology Incorporated in the \nU.S.A. and other countries.\nSQTP is a service mark of Microchip Technology Incorporated in \nthe U.S.A.\nThe Adaptec logo, Frequency on Demand, Silicon Storage \nTechnology, and Symmcom are registered trademarks of Microchip \nTechnology Inc. in other countries.\nGestIC is a registered trademark of Microchip Technology Germany \nII GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries. \nAll other trademarks mentioned herein are property of their \nrespective companies.\n© 2002-2020, Microchip Technology Incorporated, All Rights \nReserved.\nISBN: 978-1-5224-5717-6Note the following details of the code protection feature on Microchip devices:\n• Microchip products meet the specification cont ained in their particular Microchip Data Sheet.\n• Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used i n the \nintended manner and under normal conditions.\n• There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our \nknowledge, require using the Microchip produc ts in a manner outside the operating specif ications contained in Microchip’s Data \nSheets. Most likely, the person doing so is  engaged in theft of intellectual property.\n• Microchip is willing to work with the customer who is concerned about the integrity of their code.• Neither Microchip nor any other semiconduc tor manufacturer can guarantee the security of their code. Code protection does not \nmean that we are guaranteeing the product as “unbreakable.”\nCode protection is constantly evolving. We at Microchip are co mmitted to continuously improvin g the code protection features of  our\nproducts. Attempts to break Microchip’s code  protection feature may be a violation of the Digital Millennium Copyright Act. If such acts\nallow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.\nFor information regarding Microchip’s Quality Management Systems, \nplease visit www.microchip.com/quality .\nDS20001733L-page 50 \uf0e3 2002-2020 Microchip Technology Inc.\nAMERICAS\nCorporate Office\n2355 West Chandler Blvd.\nChandler, AZ 85224-6199\nTel: 480-792-7200 \nFax: 480-792-7277Technical Support: \nhttp://www.microchip.com/\nsupportWeb Address: \nwww.microchip.com\nAtlanta\nDuluth, GA \nTel: 678-957-9614 \nFax: 678-957-1455\nAustin, TX\nTel: 512-257-3370 \nBoston\nWestborough, MA \nTel: 774-760-0087 Fax: 774-760-0088\nChicago\nItasca, IL \nTel: 630-285-0071 Fax: 630-285-0075\nDallas\nAddison, TX \nTel: 972-818-7423 Fax: 972-818-2924\nDetroit\nNovi, MI \nTel: 248-848-4000\nHouston, TX \nTel: 281-894-5983\nIndianapolis\nNoblesville, IN \nTel: 317-773-8323Fax: 317-773-5453\nTel: 317-536-2380\nLos Angeles\nMission Viejo, CA \nTel: 949-462-9523\nFax: 949-462-9608\nTel: 951-273-7800 \nRaleigh, NC \nTel: 919-844-7510\nNew York, NY \nTel: 631-435-6000\nSan Jose, CA \nTel: 408-735-9110\nTel: 408-436-4270\nCanada - Toronto\nTel: 905-695-1980 \nFax: 905-695-2078ASIA/PACIFIC\nAustralia - Sydney\nTel: 61-2-9868-6733\nChina - Beijing\nTel: 86-10-8569-7000 \nChina - Chengdu\nTel: 86-28-8665-5511\nChina - Chongqing\nTel: 86-23-8980-9588\nChina - Dongguan\nTel: 86-769-8702-9880 \nChina - Guangzhou\nTel: 86-20-8755-8029 \nChina - Hangzhou\nTel: 86-571-8792-8115 \nChina - Hong Kong SAR\nTel: 852-2943-5100 \nChina - Nanjing\nTel: 86-25-8473-2460\nChina - Qingdao\nTel: 86-532-8502-7355\nChina - Shanghai\nTel: 86-21-3326-8000 \nChina - Shenyang\nTel: 86-24-2334-2829\nChina - Shenzhen\nTel: 86-755-8864-2200 \nChina - Suzhou\nTel: 86-186-6233-1526 \nChina - Wuhan\nTel: 86-27-5980-5300\nChina - Xian\nTel: 86-29-8833-7252\nChina - Xiamen\nTel: 86-592-2388138 \nChina - Zhuhai\nTel: 86-756-3210040 ASIA/PACIFIC\nIndia - BangaloreTel: 91-80-3090-4444 \nIndia - New Delhi\nTel: 91-11-4160-8631\nIndia - Pune\nTel: 91-20-4121-0141\nJapan - Osaka\nTel: 81-6-6152-7160 \nJapan - Tokyo\nTel: 81-3-6880- 3770 \nKorea - Daegu\nTel: 82-53-744-4301\nKorea - Seoul\nTel: 82-2-554-7200\nMalaysia - Kuala Lumpur\nTel: 60-3-7651-7906\nMalaysia - Penang\nTel: 60-4-227-8870\nPhilippines - Manila\nTel: 63-2-634-9065\nSingapore\nTel: 65-6334-8870\nTaiwan - Hsin Chu\nTel: 886-3-577-8366\nTaiwan - Kaohsiung\nTel: 886-7-213-7830\nTaiwan - Taipei\nTel: 886-2-2508-8600 \nThailand - Bangkok\nTel: 66-2-694-1351\nVietnam - Ho Chi Minh\nTel: 84-28-5448-2100EUROPE\nAustria - WelsTel: 43-7242-2244-39\nFax: 43-7242-2244-393\nDenmark - Copenhagen\nTel: 45-4450-2828 \nFax: 45-4485-2829\nFinland - Espoo\nTel: 358-9-4520-820\nFrance - Paris\nTel: 33-1-69-53-63-20 \nFax: 33-1-69-30-90-79 \nGermany - Garching\nTel: 49-8931-9700\nGermany - Haan\nTel: 49-2129-3766400\nGermany - Heilbronn\nTel: 49-7131-72400\nGermany - Karlsruhe\nTel: 49-721-625370\nGermany - Munich\nTel: 49-89-627-144-0 \nFax: 49-89-627-144-44\nGermany - Rosenheim\nTel: 49-8031-354-560\nIsrael - Ra’anana \nTel: 972-9-744-7705\nItaly - Milan \nTel: 39-0331-742611 \nFax: 39-0331-466781\nItaly - Padova\nTel: 39-049-7625286 \nNetherlands - Drunen\nTel: 31-416-690399 \nFax: 31-416-690340\nNorway - Trondheim\nTel: 47-7288-4388\nPoland - Warsaw\nTel: 48-22-3325737 \nRomania - Bucharest\nTel: 40-21-407-87-50\nSpain - Madrid\nTel: 34-91-708-08-90\nFax: 34-91-708-08-91\nSweden - Gothenberg\nTel: 46-31-704-60-40\nSweden - Stockholm\nTel: 46-8-5090-4654\nUK - Wokingham\nTel: 44-118-921-5800\nFax: 44-118-921-5820Worldwide Sales and Service\n05/14/19\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Microchip:   \n\xa0 MCP6004-I/P\xa0 MCP6004-I/ST\xa0 MCP6004-I/SL\xa0 MCP6002-E/P\xa0 MCP6001T-I/LT\xa0 MCP6004T-I/ST\xa0 MCP6001T-I/OT\xa0\nMCP6004T-I/SL\xa0 MCP6002T-I/MS\xa0 MCP6002-I/P\xa0 MCP6001RT-I/OT\xa0 MCP6002-I/MS\xa0 MCP6002-I/SN\xa0 MCP6004-E/SL\xa0\nMCP6002-E/MC\xa0 MCP6002T-E/MC\n'}]
!==============================================================================!
### Component Summary: MCP6004-I/ST

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): 1.8V to 6.0V
- **Current Ratings**: 
  - Quiescent Current (I_Q): 100 µA (typical)
  - Output Short-Circuit Current: ±30 mA
- **Power Consumption**: 
  - Supply Current: 100 µA (typical)
- **Operating Temperature Range**: 
  - Industrial: -40°C to +85°C
  - Extended: -40°C to +125°C
- **Package Type**: 
  - 14-Lead TSSOP (Thin Shrink Small Outline Package)
- **Special Features**: 
  - Rail-to-Rail Input/Output
  - Gain Bandwidth Product: 1 MHz (typical)
  - High Phase Margin: 90° (typical)
  - Input Offset Voltage: ±4.5 mV (max)
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The MCP6004 is a quad operational amplifier (op-amp) designed for general-purpose applications. It features a rail-to-rail input and output, allowing it to operate effectively across a wide range of supply voltages. The device is built using Microchip's advanced CMOS technology, which ensures low power consumption and high performance. The op-amp has a typical gain bandwidth product of 1 MHz and a high phase margin, making it suitable for various applications that require stability with capacitive loads.

#### Typical Applications:
- **Automotive**: Used in sensor signal conditioning and control systems.
- **Portable Equipment**: Ideal for battery-powered devices due to low quiescent current.
- **Photodiode Amplifiers**: Suitable for applications involving light detection and measurement.
- **Analog Filters**: Can be used in active filter designs for signal processing.
- **Notebooks and PDAs**: Useful in portable computing devices for signal amplification.
- **Battery-Powered Systems**: Its low power consumption makes it ideal for energy-sensitive applications.

The MCP6004 is versatile and can be utilized in various electronic circuits requiring amplification, filtering, and signal conditioning, making it a valuable component in both consumer and industrial electronics.