Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_cpu_top_behav xil_defaultlib.tb_cpu_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 1 for port 'alu_out' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sim_1/new/cpu_top_tb.v:16]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 19 for port 'r2' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:47]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 19 for port 'r3' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:48]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 5 for port 'pc' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:57]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 19 for port 'reg_data1' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 19 for port 'reg_data2' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 19 for port 'data_in' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:91]
WARNING: [VRFC 10-3091] actual bit length 19 differs from formal bit length 2 for port 'instruction' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r1' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:110]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'r2' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:111]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 19 for port 'data_out' [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:112]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:56]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [C:/Users/surya/CPU_19_Bit/CPU_19_Bit.srcs/sources_1/new/cpu_top.v:79]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.instruction_memory
Compiling module xil_defaultlib.reg_file
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.fft_2_point
Compiling module xil_defaultlib.custom_instructions
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.tb_cpu_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_top_behav
