{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# DMA tutorial: DMA to stream interfaces\n",
    "\n",
    "This overlay consists of two DMAs and an AXI Stream FIFO (input and output AXI stream interfaces). The FIFO represents an accelerator. A single DMA could be used with a read and write channel enabled, but for demonstration purposes, two different DMAs will be used. \n",
    "\n",
    "* The first DMA with read channel enabled is connected from DDR to IP input stream (reading from DDR, and sending to AXI stream).\n",
    "* The second DMA has a write channel enabled and is connected to IP output stream to DDR (receiving from AXI stream, and writing to DDR memory).\n",
    "\n",
    "\n",
    "![](images/dma_stream_example.png)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 1. Downloading overlay\n",
    "The overlay can be downloaded automatically when instantiating an overlay class."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 205,
   "metadata": {},
   "outputs": [],
   "source": [
    "from pynq import Overlay, allocate\n",
    "from PIL import Image\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "%matplotlib inline"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 206,
   "metadata": {},
   "outputs": [],
   "source": [
    "overlay = Overlay(\"./bitstream/FinalProject2.bit\")\n",
    "image_path = \"reflect.jpg\"\n",
    "original_image = Image.open(image_path)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can check the IPs in this overlay. Notice the DMAs *axi_dma_from_pl_to_ps* and *axi_dma_from_pl_to_ps*."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 207,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "application/json": {
       "axi_dma_from_pl_to_ps": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xafb701b0>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "axi_dma_from_pl_to_ps",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI_LITE",
        "parameters": {
         "C_BASEADDR": "0x40400000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x4040FFFF",
         "C_INCLUDE_MM2S": "0",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "32",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "16",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "26",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "FinalProject_axi_dma_from_pl_to_ps_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "0",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "32",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "16",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "26",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 1077936128,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "axi_dma_from_ps_to_pl": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xafb701b0>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "axi_dma_from_ps_to_pl",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI_LITE",
        "parameters": {
         "C_BASEADDR": "0x40410000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x4041FFFF",
         "C_INCLUDE_MM2S": "1",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "0",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "32",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "16",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "26",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "FinalProject_axi_dma_from_ps_to_pl_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "1",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "0",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "32",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "16",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "26",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 1078001664,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xafb701b0>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "parameters": {
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "FALSE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "1",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "FinalProject_processing_system7_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "666.666687",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.158730",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "50.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
         "PCW_ARMPLL_CTRL_FBDIV": "40",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "50000000",
         "PCW_CLK1_FREQ": "10000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1333.333",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "33.333333",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "15",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "7",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "32",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1066.667",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "<Select>",
         "PCW_ENET0_GRP_MDIO_ENABLE": "0",
         "PCW_ENET0_GRP_MDIO_IO": "<Select>",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "0",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "0",
         "PCW_ENET0_RESET_IO": "<Select>",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "0",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "<Select>",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "0",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "0",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "0",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "0",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "0",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "0",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "0",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "8",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "4",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "FALSE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "0",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "DISABLED",
         "PCW_FTM_CTI_IN1": "DISABLED",
         "PCW_FTM_CTI_IN2": "DISABLED",
         "PCW_FTM_CTI_IN3": "DISABLED",
         "PCW_FTM_CTI_OUT0": "DISABLED",
         "PCW_FTM_CTI_OUT1": "DISABLED",
         "PCW_FTM_CTI_OUT2": "DISABLED",
         "PCW_FTM_CTI_OUT3": "DISABLED",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "0",
         "PCW_GPIO_MIO_GPIO_IO": "<Select>",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "0",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "48",
         "PCW_IO_IO_PLL_FREQMHZ": "1600.000",
         "PCW_IRQ_F2P_INTR": "0",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "<Select>",
         "PCW_MIO_0_IOTYPE": "<Select>",
         "PCW_MIO_0_PULLUP": "<Select>",
         "PCW_MIO_0_SLEW": "<Select>",
         "PCW_MIO_10_DIRECTION": "<Select>",
         "PCW_MIO_10_IOTYPE": "<Select>",
         "PCW_MIO_10_PULLUP": "<Select>",
         "PCW_MIO_10_SLEW": "<Select>",
         "PCW_MIO_11_DIRECTION": "<Select>",
         "PCW_MIO_11_IOTYPE": "<Select>",
         "PCW_MIO_11_PULLUP": "<Select>",
         "PCW_MIO_11_SLEW": "<Select>",
         "PCW_MIO_12_DIRECTION": "<Select>",
         "PCW_MIO_12_IOTYPE": "<Select>",
         "PCW_MIO_12_PULLUP": "<Select>",
         "PCW_MIO_12_SLEW": "<Select>",
         "PCW_MIO_13_DIRECTION": "<Select>",
         "PCW_MIO_13_IOTYPE": "<Select>",
         "PCW_MIO_13_PULLUP": "<Select>",
         "PCW_MIO_13_SLEW": "<Select>",
         "PCW_MIO_14_DIRECTION": "<Select>",
         "PCW_MIO_14_IOTYPE": "<Select>",
         "PCW_MIO_14_PULLUP": "<Select>",
         "PCW_MIO_14_SLEW": "<Select>",
         "PCW_MIO_15_DIRECTION": "<Select>",
         "PCW_MIO_15_IOTYPE": "<Select>",
         "PCW_MIO_15_PULLUP": "<Select>",
         "PCW_MIO_15_SLEW": "<Select>",
         "PCW_MIO_16_DIRECTION": "<Select>",
         "PCW_MIO_16_IOTYPE": "<Select>",
         "PCW_MIO_16_PULLUP": "<Select>",
         "PCW_MIO_16_SLEW": "<Select>",
         "PCW_MIO_17_DIRECTION": "<Select>",
         "PCW_MIO_17_IOTYPE": "<Select>",
         "PCW_MIO_17_PULLUP": "<Select>",
         "PCW_MIO_17_SLEW": "<Select>",
         "PCW_MIO_18_DIRECTION": "<Select>",
         "PCW_MIO_18_IOTYPE": "<Select>",
         "PCW_MIO_18_PULLUP": "<Select>",
         "PCW_MIO_18_SLEW": "<Select>",
         "PCW_MIO_19_DIRECTION": "<Select>",
         "PCW_MIO_19_IOTYPE": "<Select>",
         "PCW_MIO_19_PULLUP": "<Select>",
         "PCW_MIO_19_SLEW": "<Select>",
         "PCW_MIO_1_DIRECTION": "<Select>",
         "PCW_MIO_1_IOTYPE": "<Select>",
         "PCW_MIO_1_PULLUP": "<Select>",
         "PCW_MIO_1_SLEW": "<Select>",
         "PCW_MIO_20_DIRECTION": "<Select>",
         "PCW_MIO_20_IOTYPE": "<Select>",
         "PCW_MIO_20_PULLUP": "<Select>",
         "PCW_MIO_20_SLEW": "<Select>",
         "PCW_MIO_21_DIRECTION": "<Select>",
         "PCW_MIO_21_IOTYPE": "<Select>",
         "PCW_MIO_21_PULLUP": "<Select>",
         "PCW_MIO_21_SLEW": "<Select>",
         "PCW_MIO_22_DIRECTION": "<Select>",
         "PCW_MIO_22_IOTYPE": "<Select>",
         "PCW_MIO_22_PULLUP": "<Select>",
         "PCW_MIO_22_SLEW": "<Select>",
         "PCW_MIO_23_DIRECTION": "<Select>",
         "PCW_MIO_23_IOTYPE": "<Select>",
         "PCW_MIO_23_PULLUP": "<Select>",
         "PCW_MIO_23_SLEW": "<Select>",
         "PCW_MIO_24_DIRECTION": "<Select>",
         "PCW_MIO_24_IOTYPE": "<Select>",
         "PCW_MIO_24_PULLUP": "<Select>",
         "PCW_MIO_24_SLEW": "<Select>",
         "PCW_MIO_25_DIRECTION": "<Select>",
         "PCW_MIO_25_IOTYPE": "<Select>",
         "PCW_MIO_25_PULLUP": "<Select>",
         "PCW_MIO_25_SLEW": "<Select>",
         "PCW_MIO_26_DIRECTION": "<Select>",
         "PCW_MIO_26_IOTYPE": "<Select>",
         "PCW_MIO_26_PULLUP": "<Select>",
         "PCW_MIO_26_SLEW": "<Select>",
         "PCW_MIO_27_DIRECTION": "<Select>",
         "PCW_MIO_27_IOTYPE": "<Select>",
         "PCW_MIO_27_PULLUP": "<Select>",
         "PCW_MIO_27_SLEW": "<Select>",
         "PCW_MIO_28_DIRECTION": "<Select>",
         "PCW_MIO_28_IOTYPE": "<Select>",
         "PCW_MIO_28_PULLUP": "<Select>",
         "PCW_MIO_28_SLEW": "<Select>",
         "PCW_MIO_29_DIRECTION": "<Select>",
         "PCW_MIO_29_IOTYPE": "<Select>",
         "PCW_MIO_29_PULLUP": "<Select>",
         "PCW_MIO_29_SLEW": "<Select>",
         "PCW_MIO_2_DIRECTION": "<Select>",
         "PCW_MIO_2_IOTYPE": "<Select>",
         "PCW_MIO_2_PULLUP": "<Select>",
         "PCW_MIO_2_SLEW": "<Select>",
         "PCW_MIO_30_DIRECTION": "<Select>",
         "PCW_MIO_30_IOTYPE": "<Select>",
         "PCW_MIO_30_PULLUP": "<Select>",
         "PCW_MIO_30_SLEW": "<Select>",
         "PCW_MIO_31_DIRECTION": "<Select>",
         "PCW_MIO_31_IOTYPE": "<Select>",
         "PCW_MIO_31_PULLUP": "<Select>",
         "PCW_MIO_31_SLEW": "<Select>",
         "PCW_MIO_32_DIRECTION": "<Select>",
         "PCW_MIO_32_IOTYPE": "<Select>",
         "PCW_MIO_32_PULLUP": "<Select>",
         "PCW_MIO_32_SLEW": "<Select>",
         "PCW_MIO_33_DIRECTION": "<Select>",
         "PCW_MIO_33_IOTYPE": "<Select>",
         "PCW_MIO_33_PULLUP": "<Select>",
         "PCW_MIO_33_SLEW": "<Select>",
         "PCW_MIO_34_DIRECTION": "<Select>",
         "PCW_MIO_34_IOTYPE": "<Select>",
         "PCW_MIO_34_PULLUP": "<Select>",
         "PCW_MIO_34_SLEW": "<Select>",
         "PCW_MIO_35_DIRECTION": "<Select>",
         "PCW_MIO_35_IOTYPE": "<Select>",
         "PCW_MIO_35_PULLUP": "<Select>",
         "PCW_MIO_35_SLEW": "<Select>",
         "PCW_MIO_36_DIRECTION": "<Select>",
         "PCW_MIO_36_IOTYPE": "<Select>",
         "PCW_MIO_36_PULLUP": "<Select>",
         "PCW_MIO_36_SLEW": "<Select>",
         "PCW_MIO_37_DIRECTION": "<Select>",
         "PCW_MIO_37_IOTYPE": "<Select>",
         "PCW_MIO_37_PULLUP": "<Select>",
         "PCW_MIO_37_SLEW": "<Select>",
         "PCW_MIO_38_DIRECTION": "<Select>",
         "PCW_MIO_38_IOTYPE": "<Select>",
         "PCW_MIO_38_PULLUP": "<Select>",
         "PCW_MIO_38_SLEW": "<Select>",
         "PCW_MIO_39_DIRECTION": "<Select>",
         "PCW_MIO_39_IOTYPE": "<Select>",
         "PCW_MIO_39_PULLUP": "<Select>",
         "PCW_MIO_39_SLEW": "<Select>",
         "PCW_MIO_3_DIRECTION": "<Select>",
         "PCW_MIO_3_IOTYPE": "<Select>",
         "PCW_MIO_3_PULLUP": "<Select>",
         "PCW_MIO_3_SLEW": "<Select>",
         "PCW_MIO_40_DIRECTION": "<Select>",
         "PCW_MIO_40_IOTYPE": "<Select>",
         "PCW_MIO_40_PULLUP": "<Select>",
         "PCW_MIO_40_SLEW": "<Select>",
         "PCW_MIO_41_DIRECTION": "<Select>",
         "PCW_MIO_41_IOTYPE": "<Select>",
         "PCW_MIO_41_PULLUP": "<Select>",
         "PCW_MIO_41_SLEW": "<Select>",
         "PCW_MIO_42_DIRECTION": "<Select>",
         "PCW_MIO_42_IOTYPE": "<Select>",
         "PCW_MIO_42_PULLUP": "<Select>",
         "PCW_MIO_42_SLEW": "<Select>",
         "PCW_MIO_43_DIRECTION": "<Select>",
         "PCW_MIO_43_IOTYPE": "<Select>",
         "PCW_MIO_43_PULLUP": "<Select>",
         "PCW_MIO_43_SLEW": "<Select>",
         "PCW_MIO_44_DIRECTION": "<Select>",
         "PCW_MIO_44_IOTYPE": "<Select>",
         "PCW_MIO_44_PULLUP": "<Select>",
         "PCW_MIO_44_SLEW": "<Select>",
         "PCW_MIO_45_DIRECTION": "<Select>",
         "PCW_MIO_45_IOTYPE": "<Select>",
         "PCW_MIO_45_PULLUP": "<Select>",
         "PCW_MIO_45_SLEW": "<Select>",
         "PCW_MIO_46_DIRECTION": "<Select>",
         "PCW_MIO_46_IOTYPE": "<Select>",
         "PCW_MIO_46_PULLUP": "<Select>",
         "PCW_MIO_46_SLEW": "<Select>",
         "PCW_MIO_47_DIRECTION": "<Select>",
         "PCW_MIO_47_IOTYPE": "<Select>",
         "PCW_MIO_47_PULLUP": "<Select>",
         "PCW_MIO_47_SLEW": "<Select>",
         "PCW_MIO_48_DIRECTION": "<Select>",
         "PCW_MIO_48_IOTYPE": "<Select>",
         "PCW_MIO_48_PULLUP": "<Select>",
         "PCW_MIO_48_SLEW": "<Select>",
         "PCW_MIO_49_DIRECTION": "<Select>",
         "PCW_MIO_49_IOTYPE": "<Select>",
         "PCW_MIO_49_PULLUP": "<Select>",
         "PCW_MIO_49_SLEW": "<Select>",
         "PCW_MIO_4_DIRECTION": "<Select>",
         "PCW_MIO_4_IOTYPE": "<Select>",
         "PCW_MIO_4_PULLUP": "<Select>",
         "PCW_MIO_4_SLEW": "<Select>",
         "PCW_MIO_50_DIRECTION": "<Select>",
         "PCW_MIO_50_IOTYPE": "<Select>",
         "PCW_MIO_50_PULLUP": "<Select>",
         "PCW_MIO_50_SLEW": "<Select>",
         "PCW_MIO_51_DIRECTION": "<Select>",
         "PCW_MIO_51_IOTYPE": "<Select>",
         "PCW_MIO_51_PULLUP": "<Select>",
         "PCW_MIO_51_SLEW": "<Select>",
         "PCW_MIO_52_DIRECTION": "<Select>",
         "PCW_MIO_52_IOTYPE": "<Select>",
         "PCW_MIO_52_PULLUP": "<Select>",
         "PCW_MIO_52_SLEW": "<Select>",
         "PCW_MIO_53_DIRECTION": "<Select>",
         "PCW_MIO_53_IOTYPE": "<Select>",
         "PCW_MIO_53_PULLUP": "<Select>",
         "PCW_MIO_53_SLEW": "<Select>",
         "PCW_MIO_5_DIRECTION": "<Select>",
         "PCW_MIO_5_IOTYPE": "<Select>",
         "PCW_MIO_5_PULLUP": "<Select>",
         "PCW_MIO_5_SLEW": "<Select>",
         "PCW_MIO_6_DIRECTION": "<Select>",
         "PCW_MIO_6_IOTYPE": "<Select>",
         "PCW_MIO_6_PULLUP": "<Select>",
         "PCW_MIO_6_SLEW": "<Select>",
         "PCW_MIO_7_DIRECTION": "<Select>",
         "PCW_MIO_7_IOTYPE": "<Select>",
         "PCW_MIO_7_PULLUP": "<Select>",
         "PCW_MIO_7_SLEW": "<Select>",
         "PCW_MIO_8_DIRECTION": "<Select>",
         "PCW_MIO_8_IOTYPE": "<Select>",
         "PCW_MIO_8_PULLUP": "<Select>",
         "PCW_MIO_8_SLEW": "<Select>",
         "PCW_MIO_9_DIRECTION": "<Select>",
         "PCW_MIO_9_IOTYPE": "<Select>",
         "PCW_MIO_9_PULLUP": "<Select>",
         "PCW_MIO_9_SLEW": "<Select>",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_MIO_TREE_SIGNALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "50",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.089",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.075",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.025",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "0.014",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "8",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "part0",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "0",
         "PCW_QSPI_GRP_FBCLK_IO": "<Select>",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "0",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "<Select>",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_QSPI_PERIPHERAL_ENABLE": "0",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "<Select>",
         "PCW_SD0_GRP_CD_ENABLE": "0",
         "PCW_SD0_GRP_CD_IO": "<Select>",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "0",
         "PCW_SD0_SD0_IO": "<Select>",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "1",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "100",
         "PCW_SDIO_PERIPHERAL_VALID": "0",
         "PCW_SINGLE_QSPI_DATA_MODE": "<Select>",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "50",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "50",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "0",
         "PCW_UART0_UART0_IO": "<Select>",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "1",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "0",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "533.333374",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.25",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "1024 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "0.0",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "8 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J128M8 JP-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "14",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "30.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.75",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "0",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "0",
         "PCW_USB0_RESET_IO": "<Select>",
         "PCW_USB0_USB0_IO": "<Select>",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "0",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "<Select>",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "0",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "1",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'axi_dma_from_pl_to_ps': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xafb701b0>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_from_pl_to_ps',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x40400000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x4040FFFF',\n",
       "   'C_INCLUDE_MM2S': '0',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'FinalProject_axi_dma_from_pl_to_ps_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '32',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '0',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 1077936128,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'axi_dma_from_ps_to_pl': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xafb701b0>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_from_ps_to_pl',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x40410000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x4041FFFF',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '0',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '26',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'FinalProject_axi_dma_from_ps_to_pl_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '32',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '0',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '26',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 1078001664,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'processing_system7_0': {'device': <pynq.pl_server.device.XlnkDevice at 0xafb701b0>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'parameters': {'C_BASEADDR': '0x00000000',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '1',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'Component_Name': 'FinalProject_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '666.666687',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.158730',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '50.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '666.666666',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '40',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CLK0_FREQ': '50000000',\n",
       "   'PCW_CLK1_FREQ': '10000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1333.333',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '33.333333',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '15',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '7',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '32',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1066.667',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_ENET0_IO': '<Select>',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET0_RESET_ENABLE': '0',\n",
       "   'PCW_ENET0_RESET_IO': '<Select>',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_ENET_RESET_ENABLE': '0',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_SELECT': '<Select>',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '0',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_ENET0': '0',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '0',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_QSPI': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_SDIO0': '0',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_UART0': '0',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_USB0': '0',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '4',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_FTM_CTI_IN0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_IN3': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT0': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT1': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT2': 'DISABLED',\n",
       "   'PCW_FTM_CTI_OUT3': 'DISABLED',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_I2C_RESET_ENABLE': '0',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '48',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1600.000',\n",
       "   'PCW_IRQ_F2P_INTR': '0',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_MIO_0_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_0_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_0_PULLUP': '<Select>',\n",
       "   'PCW_MIO_0_SLEW': '<Select>',\n",
       "   'PCW_MIO_10_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_10_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_10_PULLUP': '<Select>',\n",
       "   'PCW_MIO_10_SLEW': '<Select>',\n",
       "   'PCW_MIO_11_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_11_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_11_PULLUP': '<Select>',\n",
       "   'PCW_MIO_11_SLEW': '<Select>',\n",
       "   'PCW_MIO_12_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_12_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_12_PULLUP': '<Select>',\n",
       "   'PCW_MIO_12_SLEW': '<Select>',\n",
       "   'PCW_MIO_13_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_13_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_13_PULLUP': '<Select>',\n",
       "   'PCW_MIO_13_SLEW': '<Select>',\n",
       "   'PCW_MIO_14_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_14_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_14_PULLUP': '<Select>',\n",
       "   'PCW_MIO_14_SLEW': '<Select>',\n",
       "   'PCW_MIO_15_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_15_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_15_PULLUP': '<Select>',\n",
       "   'PCW_MIO_15_SLEW': '<Select>',\n",
       "   'PCW_MIO_16_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_16_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_16_PULLUP': '<Select>',\n",
       "   'PCW_MIO_16_SLEW': '<Select>',\n",
       "   'PCW_MIO_17_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_17_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_17_PULLUP': '<Select>',\n",
       "   'PCW_MIO_17_SLEW': '<Select>',\n",
       "   'PCW_MIO_18_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_18_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_18_PULLUP': '<Select>',\n",
       "   'PCW_MIO_18_SLEW': '<Select>',\n",
       "   'PCW_MIO_19_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_19_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_19_PULLUP': '<Select>',\n",
       "   'PCW_MIO_19_SLEW': '<Select>',\n",
       "   'PCW_MIO_1_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_1_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_1_PULLUP': '<Select>',\n",
       "   'PCW_MIO_1_SLEW': '<Select>',\n",
       "   'PCW_MIO_20_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_20_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_20_PULLUP': '<Select>',\n",
       "   'PCW_MIO_20_SLEW': '<Select>',\n",
       "   'PCW_MIO_21_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_21_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_21_PULLUP': '<Select>',\n",
       "   'PCW_MIO_21_SLEW': '<Select>',\n",
       "   'PCW_MIO_22_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_22_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_22_PULLUP': '<Select>',\n",
       "   'PCW_MIO_22_SLEW': '<Select>',\n",
       "   'PCW_MIO_23_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_23_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_23_PULLUP': '<Select>',\n",
       "   'PCW_MIO_23_SLEW': '<Select>',\n",
       "   'PCW_MIO_24_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_24_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_24_PULLUP': '<Select>',\n",
       "   'PCW_MIO_24_SLEW': '<Select>',\n",
       "   'PCW_MIO_25_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_25_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_25_PULLUP': '<Select>',\n",
       "   'PCW_MIO_25_SLEW': '<Select>',\n",
       "   'PCW_MIO_26_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_26_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_26_PULLUP': '<Select>',\n",
       "   'PCW_MIO_26_SLEW': '<Select>',\n",
       "   'PCW_MIO_27_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_27_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_27_PULLUP': '<Select>',\n",
       "   'PCW_MIO_27_SLEW': '<Select>',\n",
       "   'PCW_MIO_28_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_28_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_28_PULLUP': '<Select>',\n",
       "   'PCW_MIO_28_SLEW': '<Select>',\n",
       "   'PCW_MIO_29_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_29_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_29_PULLUP': '<Select>',\n",
       "   'PCW_MIO_29_SLEW': '<Select>',\n",
       "   'PCW_MIO_2_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_2_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_2_PULLUP': '<Select>',\n",
       "   'PCW_MIO_2_SLEW': '<Select>',\n",
       "   'PCW_MIO_30_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_30_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_30_PULLUP': '<Select>',\n",
       "   'PCW_MIO_30_SLEW': '<Select>',\n",
       "   'PCW_MIO_31_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_31_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_31_PULLUP': '<Select>',\n",
       "   'PCW_MIO_31_SLEW': '<Select>',\n",
       "   'PCW_MIO_32_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_32_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_32_PULLUP': '<Select>',\n",
       "   'PCW_MIO_32_SLEW': '<Select>',\n",
       "   'PCW_MIO_33_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_33_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_33_PULLUP': '<Select>',\n",
       "   'PCW_MIO_33_SLEW': '<Select>',\n",
       "   'PCW_MIO_34_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_34_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_34_PULLUP': '<Select>',\n",
       "   'PCW_MIO_34_SLEW': '<Select>',\n",
       "   'PCW_MIO_35_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_35_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_35_PULLUP': '<Select>',\n",
       "   'PCW_MIO_35_SLEW': '<Select>',\n",
       "   'PCW_MIO_36_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_36_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_36_PULLUP': '<Select>',\n",
       "   'PCW_MIO_36_SLEW': '<Select>',\n",
       "   'PCW_MIO_37_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_37_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_37_PULLUP': '<Select>',\n",
       "   'PCW_MIO_37_SLEW': '<Select>',\n",
       "   'PCW_MIO_38_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_38_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_38_PULLUP': '<Select>',\n",
       "   'PCW_MIO_38_SLEW': '<Select>',\n",
       "   'PCW_MIO_39_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_39_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_39_PULLUP': '<Select>',\n",
       "   'PCW_MIO_39_SLEW': '<Select>',\n",
       "   'PCW_MIO_3_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_3_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_3_PULLUP': '<Select>',\n",
       "   'PCW_MIO_3_SLEW': '<Select>',\n",
       "   'PCW_MIO_40_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_40_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_40_PULLUP': '<Select>',\n",
       "   'PCW_MIO_40_SLEW': '<Select>',\n",
       "   'PCW_MIO_41_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_41_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_41_PULLUP': '<Select>',\n",
       "   'PCW_MIO_41_SLEW': '<Select>',\n",
       "   'PCW_MIO_42_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_42_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_42_PULLUP': '<Select>',\n",
       "   'PCW_MIO_42_SLEW': '<Select>',\n",
       "   'PCW_MIO_43_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_43_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_43_PULLUP': '<Select>',\n",
       "   'PCW_MIO_43_SLEW': '<Select>',\n",
       "   'PCW_MIO_44_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_44_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_44_PULLUP': '<Select>',\n",
       "   'PCW_MIO_44_SLEW': '<Select>',\n",
       "   'PCW_MIO_45_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_45_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_45_PULLUP': '<Select>',\n",
       "   'PCW_MIO_45_SLEW': '<Select>',\n",
       "   'PCW_MIO_46_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_46_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_46_PULLUP': '<Select>',\n",
       "   'PCW_MIO_46_SLEW': '<Select>',\n",
       "   'PCW_MIO_47_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_47_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_47_PULLUP': '<Select>',\n",
       "   'PCW_MIO_47_SLEW': '<Select>',\n",
       "   'PCW_MIO_48_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_48_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_48_PULLUP': '<Select>',\n",
       "   'PCW_MIO_48_SLEW': '<Select>',\n",
       "   'PCW_MIO_49_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_49_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_49_PULLUP': '<Select>',\n",
       "   'PCW_MIO_49_SLEW': '<Select>',\n",
       "   'PCW_MIO_4_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_4_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_4_PULLUP': '<Select>',\n",
       "   'PCW_MIO_4_SLEW': '<Select>',\n",
       "   'PCW_MIO_50_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_50_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_50_PULLUP': '<Select>',\n",
       "   'PCW_MIO_50_SLEW': '<Select>',\n",
       "   'PCW_MIO_51_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_51_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_51_PULLUP': '<Select>',\n",
       "   'PCW_MIO_51_SLEW': '<Select>',\n",
       "   'PCW_MIO_52_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_52_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_52_PULLUP': '<Select>',\n",
       "   'PCW_MIO_52_SLEW': '<Select>',\n",
       "   'PCW_MIO_53_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_53_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_53_PULLUP': '<Select>',\n",
       "   'PCW_MIO_53_SLEW': '<Select>',\n",
       "   'PCW_MIO_5_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_5_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_5_PULLUP': '<Select>',\n",
       "   'PCW_MIO_5_SLEW': '<Select>',\n",
       "   'PCW_MIO_6_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_6_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_6_PULLUP': '<Select>',\n",
       "   'PCW_MIO_6_SLEW': '<Select>',\n",
       "   'PCW_MIO_7_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_7_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_7_PULLUP': '<Select>',\n",
       "   'PCW_MIO_7_SLEW': '<Select>',\n",
       "   'PCW_MIO_8_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_8_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_8_PULLUP': '<Select>',\n",
       "   'PCW_MIO_8_SLEW': '<Select>',\n",
       "   'PCW_MIO_9_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_9_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_9_PULLUP': '<Select>',\n",
       "   'PCW_MIO_9_SLEW': '<Select>',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '50',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.089',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.075',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.025',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '0.014',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'part0',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_QSPI_QSPI_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD0_SD0_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '50',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '50',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART0_UART0_IO': '<Select>',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '533.333374',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '32 Bit',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '1024 MBits',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '8 Bits',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '533.333333',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J128M8 JP-125',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '14',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '30.0',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.75',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB0_RESET_ENABLE': '0',\n",
       "   'PCW_USB0_RESET_IO': '<Select>',\n",
       "   'PCW_USB0_USB0_IO': '<Select>',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB_RESET_ENABLE': '0',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_USB_RESET_SELECT': '<Select>',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '0',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '1',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'preset': 'None'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5'}}"
      ]
     },
     "execution_count": 207,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "overlay.ip_dict"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 2. Create DMA instances\n",
    "\n",
    "Using the labels for the DMAs listed above, we can create two DMA objects."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 208,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pynq.lib.dma\n",
    "\n",
    "dma_send = overlay.axi_dma_from_ps_to_pl\n",
    "dma_recv = overlay.axi_dma_from_pl_to_ps"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 3. Read DMA\n",
    "We will read some data from memory, and write to FIFO in the following cells.\n",
    "\n",
    "The first step is to allocate the buffer. pynq.allocate will be used to allocate the buffer, and NumPy will be used to specify the type of the buffer. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 209,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'pynq.buffer.PynqBuffer'>\n"
     ]
    }
   ],
   "source": [
    "from pynq import allocate\n",
    "import numpy as np\n",
    "\n",
    "data_size = 2560\n",
    "input_buffer = allocate(shape=(data_size,), dtype=np.uint32)\n",
    "print(type(input_buffer))\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The array can be used like any other NumPy array. We can write some test data to the array. Later the data will be transferred by the DMA to the FIFO. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 210,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Max size of the first dimension: 40\n",
      "Max size of the second dimension: 64\n",
      "(40, 64, 3)\n",
      "Image Array 1 [[68 70 71 ... 69 61 51]\n",
      " [75 78 79 ... 72 68 64]\n",
      " [76 82 87 ... 84 85 79]\n",
      " ...\n",
      " [40 44 46 ... 41 38 32]\n",
      " [33 38 40 ... 36 33 28]\n",
      " [25 30 33 ... 28 26 19]]\n",
      "Image Array 2 [[130 136 144 ... 143 136 129]\n",
      " [139 144 151 ... 142 139 136]\n",
      " [146 152 157 ... 150 145 137]\n",
      " ...\n",
      " [110 114 118 ... 112 108 102]\n",
      " [103 108 113 ... 106 103  95]\n",
      " [ 95 100 106 ...  98  93  86]]\n",
      "Image Array 3 [[207 214 223 ... 232 217 204]\n",
      " [211 218 227 ... 227 217 210]\n",
      " [206 214 226 ... 226 218 210]\n",
      " ...\n",
      " [208 212 216 ... 200 196 190]\n",
      " [199 204 208 ... 194 189 182]\n",
      " [190 195 201 ... 186 180 173]]\n",
      "32-Bit Colorpixel [[4489935 4622550 4690143 ... 4558824 4032729 3375564]\n",
      " [4950995 5148890 5216227 ... 4755171 4492249 4229330]\n",
      " [5018318 5413078 5742050 ... 5543650 5607898 5212626]\n",
      " ...\n",
      " [2649808 2912980 3045080 ... 2715848 2518212 2123454]\n",
      " [2189255 2518220 2650576 ... 2386626 2189245 1859510]\n",
      " [1662910 1991875 2190025 ... 1860282 1727924 1267373]]\n",
      "32-Bit Colorpixel Shape (40, 64)\n",
      "[4489935 4622550 4690143 ... 1860282 1727924 1267373]\n",
      "<class 'pynq.buffer.PynqBuffer'>\n",
      "[4489935 4622550 4690143 ... 1860282 1727924 1267373]\n",
      "[4489935 4622550 4690143 ... 1860282 1727924 1267373]\n",
      "(2560,)\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAXQAAAD0CAYAAACLpN0/AAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4xLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvAOZPmwAAIABJREFUeJztnXmMXed53p/37nc2DmchNSIpkZKozbJEKbQcL20cOXYVx6jtwg3iBoGDulACJICDBm3sFGiSogVSIIkboIULpXbsFt5SO64dN5uiqFHcxJIpi9ZGySJFUtyH5Mxwlrvf8/aPuUo5fJ4j3uGQQ/Hk/QGDmXnnLN/3ne9898x53sXcHUEQBMG1T+5qNyAIgiC4PMSCHgRBkBFiQQ+CIMgIsaAHQRBkhFjQgyAIMkIs6EEQBBkhFvQgCIKMEAt6EARBRljTgm5mD5rZS2a238w+cbkaFQRBEKweu9RIUTPLA/gBgPcAOArguwA+4u4vXL7mBUEQBP1SWMO+9wPY7+6vAICZfRnABwCkLuilwY1eGZ1aYTMT/yTkUv5xMGESNr2r3tDE55k6piNhW9qHoTxVvq/zWMox1fkhtjU5IGo89Rj3//HOW6btq8dTHbLPiwnAVtHSvljVtez3mGnzWB20v/54SoPSZg2duq+z9Lbt92Gv7+vb9+4pB5U3TEqj+H5J5LZ8X6aPkthfHVK0M3Fx/wJw7/a1be34vjPuPpnSsL9jLQv6FgBHzvv9KIC3vt4OldEpvPXnv7jCliuVaTurVOX+VubBz4seqM+DUlKUx8yLcc7nxGTwJtnawgYAiZgP+fww2Qo57k/OO/KY3c4i2UxsWyiUyOYYYFvC2y1vy21KxI3t4HMneX1z5cQFUWPkyphCLulvsSn0u1B29bjDeC6YsMmFIdHzGMbbeq5Ntq6Yx46KPGSnKx44xKKWM15A1D0AALmEt1UfpOr6ttSCmugTFcQHX07Nw664h8W9CgCW5/ulJa6b2waxs14WLRFzvi1sop2tbkses9E8R7Zac4FsT/3a7sPyABdwxUVRM3vIzPaY2Z720tyVPl0QBMHfW9ayoB8DsO2837f2bCtw94fdfbe77y4Ojq7hdEEQBMHrsZZXLt8FsNPMdmB5If8pAP/s9XbI5Qzl6spT5ovcBCun/MtTEv+a5cW/kOLfwgJ4OwDIi9cJRfEqo1zk1wH5ov487Ih3YK02/xuVdHh/9boHAEy8IbE8/2vXEbu3m9wfS3lfXVTnz/HYeZ5fEeTz+pittthfvG5SzxdaEwC8oN5H8LYubOpVar7Mr/4AIBFzwcX1XY1vgYvXHmqM1ezqel0es1AQr+9yqu9ijFJeN5kYqLx4HaGuUSkvXrOlvHLJKR1LvYYRG6ZpCh3x6lG+LhJtV9cXAKzQnz6VE/dQt8P3CwCIt8jIl/Xr0H645AXd3Ttm9osA/gzLLxA/6+7PX3JLgiAIgjWxlid0uPsfA/jjy9SWIAiCYA1EpGgQBEFGiAU9CIIgI6zplcuqMYeVV4oDhRKrAsWiVpjyBeVXy2JDTog5pRRRtCgc+ytdPuaIELKGC9q3FMb2lhBfml1uZ1sGOgCtHAugDSEsNhO2FYTfczFFbCyVuO2WLJEtSdjPN83nO1dif+yuaGe7y23qpoi3LSGGJWBhsws+dyLGA2mCnbAlIhhOCpA69EG5oQPimCropCWuBQDk8yJwTflyi24maY91oqFqfyUimhBa1X0JAC7EdBN9N9UeFZgIoJ1T8RhMWawLaQGDXlTxA7ztgJibxZRjWpu3bTXkpn0RT+hBEAQZIRb0IAiCjBALehAEQUaIBT0IgiAjxIIeBEGQEdbVy8UMKBZWqr0X/g4AlYIORVaeBCp7XE6G/utjFoWXzNgQf85Vkhrb2pwpDQDKIn1dsSqy5BXZVk8JO14S2draBfbgqHeEar7Ex+y0tZReMB6nvPB8yedEpseU0H+IsOeOyMbXFd4BnZRUym1h74hr2XZ2NVGJGhORSQ/QYe1p6QguxKHHOFGZEYUXRFd4YAyJFBQA0E3EGIvslTlxy+fT+iO8UsT0kq4veeH9kZeh80CiUiEILxeVpiM963F/KaOLnf6yRwJAOyfSQ4iMq6UCz7lKSjR/R6Q4aHV0Ftd+iCf0IAiCjBALehAEQUaIBT0IgiAjxIIeBEGQEdZVFM1ZDoOFlUJgUYQsl1JKmZkQT2StTVE6K7X2oLEA0RCiRKdxmmz1+ll5yIIQMEtFFjDLQihNyvozVgm9FSGqVvIjZGuK8ne1lIprrTaLa/W2KL8nSuJBiH3LdhaJciKVQVGkMjCRLx8ACio3vjimuRJKRQ78lNz2Sh8ruGinmnNJSmoIVevThGgucgckKeJ+U4jpShB24Vig6m8CQFcIfsqJIC9ysavc54UUsbEjUmUAfO4BIdinFPmD0o4LOR7jcwt8LRLTufFVGoqmyGOfF9u1U9YfE3njC9W0Xl2ceEIPgiDICLGgB0EQZIRY0IMgCDLCmt6hm9khAAsAugA67r77cjQqCIIgWD2XQxT9UXc/08+GOTgqFwieRRFdWLQUcU3YHSzSWE7YUo5ZyAsBtMs5p/NChPNEiydLi3z+2bl5siXn2Fas6mi6QoUFrrmzM2QbHpkg29DQFNsqG+R5VM7nthABWx2R41weEajVlAjYXyRfWg7tghDy8qJwdVEI7Cby6ndSovNMRDwWEhX2J84j2gMABfD+hbwoaiwKoDc6ukh0IqoNJyLytisiYttCxAeAlshpropuq8hKlctd5WwHgKY4T6fLUbYDQtAtpQi6BVHMuiDWgAFxfTui7QDQFAJ7rigKtbd5PF0UGwe0U0d1QG7aF/HKJQiCICOsdUF3AH9uZk+Z2UOXo0FBEATBpbHWVy7vdPdjZrYJwCNm9qK7P37+Br2F/iEAGBrnf/2DIAiCy8OantDd/Vjv+zSArwO4X2zzsLvvdvfdlaGNazldEARB8Dpc8hO6mQ0CyLn7Qu/n9wL4d6+3Ty4HDFdXigAFIVoV87pZSmjR+TNZlMiJiFAAMBF516zzebqq0HFBqxd1sKi6AE612+nwuUtCzAGAqogaLIyqlLy8fwcspOWaKVGMdRFx2OJtkzy3Jz/AEakAUB3gceo4t7ObKJsWqPIdblMBnOJ4WEQ2VhKeC4PFFCFezK+2sxieyHS++piuCoGLotsmBMgB0yl5SyI1rRIG22I8k5S0tkrGE5mQ0WyKFLKiQHaxrJ0Imh0ej3pTFQEXhdI7uhL3WZE6GC1ufFkVmc/re6MtlksTKaxNpJbeMKzz5zaW+N5spaS27oe1vHLZDODrvdzQBQBfdPc/XcPxgiAIgjVwyQu6u78C4J7L2JYgCIJgDYTbYhAEQUaIBT0IgiAjxIIeBEGQEdY1H3opn+D6kZWeCDkRHp1L8Q5QXiFNEQrdFV4MLjxfACARIduDw+yVkQivDKX4A0AywKp9ucTHHBQ5uAerWrWvlMWlEt4nEN4fxS6PRy4lUL/d6C80XBV0rujIbnRFHmvkuD9F4wMUUp45yh1uf1WEV5e7nF5BFfwupeXLFxWl8yILt4tc7i5yXQMpxbC7Ii+3um4pOdbLFeHlIjxvyuLcpbLOv12sDpGttsRtmqlx5g8XefWHCjrdxJDI19+psAdXToznYld76ORawmNKXI5yh+fC4JDwHgNQFfdbriTmoUgTsmkT1ykAgDMz7NFy4pSoNdAn8YQeBEGQEWJBD4IgyAixoAdBEGSEWNCDIAgywrqKogU0MIGXVthyoiCrCqcFgNwgiyeNDu/fsUGyLTRTCr8Km4twb0+E6FXS4bwjQyz+KEG3OqCK+OoUBS5yRndFDm1VaBki13ejwWIQACQiV/jgRk6q1hGCW1sUKgZ0oWUVUl8VIeiWkqJgUOSxroprpPYvl3ncXOR8B4BEjHutxmM3OiqKc9d1CHdZ1ADwJqeLeOaZp8m2bds2ecyBLXyNFhZZEFYMDem+N2qzZOtFhq8gaQjxVojM3bq+ll2RKqNcEM4SXRZfx8s6/UZV2BORT32D0GlbDV38fbMohr15fIxslZzIh97Weezb81x8vtUMUTQIguDvPbGgB0EQZIRY0IMgCDJCLOhBEAQZYV1F0aW5aTzxjd9dYStXWLwolXWk1g033022kYkdZKuObCFbuaBzdTeNBbK2yKWsxLENg1oUNVHgdnSIBdCF+RNky4nc5QAwuEHkY09ENJ3IgX3uHOdir4xoMakldM16k6XjmhiPpKCnU1cIta0W718QYlIhJU95RRRQbs9xP0sisnJxia9PNSW3vSqAXCxxm87Ns2BXyGshvt7gNr38g2fJduTQS2TbefN2ecyqEHqf/t53yLbvJT7m+3/iQ/KY+SIfs9thsbNUElG/wt2gKCK4AWC4Kgpkd1kYHBIR2LUmF0oHALTm2Cba2WoskG0k5b72Gt+bS4d5PBMRKbpY12Hl9QUxnomOFu+HeEIPgiDICLGgB0EQZIRY0IMgCDJCLOhBEAQZ4aKiqJl9FsD7AUy7+1092xiArwDYDuAQgJ90dw4ru4C8NzHefGWFrTnHUWLXT07K/SuvnCTb2RdFytUNW8k2mx+Vx7x197vIdt32N5Nt/hy3c7zCggoANGdfJdvpZ54iW236INkKrsWTgXFu/+R13M8lkf52vMrhcPPTOmqv0eYpMT56HdlGp7aT7YwQjQBgpi0iEQc4NWvi/HyRr+hnjuYij315lM8zVODzFERRYmvqqM4lEW3Z7PI1qg5t5H3rOiVvocoC7D1vv59sSZmFxY0TOgXtoBDdz545RraF+Wmyzdc4WhEAbrntLrLNzIsI4y6LxEWRAntLSqHkzcIH4pknOUp2UQj+t9zF9yoATA5ytHjNec4fOn6KbI/9n2/LY45Xed6IoF/cvettZNs4db08Zn6E+7Tn6Rfktv3QzxP65wA8eIHtEwAedfedAB7t/R4EQRBcRS66oLv74wAu9A36AIDP937+PIAPXuZ2BUEQBKvkUv3QN7v7a07UJwFsTtvQzB4C8BAAjAzq6iJBEATB2lmzKOrLqQlT6ncB7v6wu+92990DKe9DgyAIgrVzqSvsKTObAoDed1ZagiAIgnXlUl+5fBPARwH8Zu/7N/rZKe8JNvhKb4Ibd3J+5w1l/TnTqHFod22WQ387TfZM6JY4bzEAvLKHPTNOvLyXj1nnsOU7tmlvnC0bWQ0/duxxso2K8PW6OA8ALDb5mNULPIYA4NwMj1EyuIlsLZFHHgAOHeTP5vve8QAfM8eh2WPD4/KYI8PsATLf5n528uzukM/rXN3VSZ66Z07wdT/60j6yzZ48QrbNVT0eDvbWqCfsSTR5z1vItuX6m+QxcyJXd7PN89jK/I/vcy+x9wcA2D6eS3Pn2Hvlxht5zt5+i57HN21nz6pmh7dNWuz1UxbXd0NKgeun/vcfke30gf1kyxXYS+apg8/JY27ecQPZbrrvDrK9eJZD9zdU2aMNADp1vkY33nwz2RYW2Hutk+hjnpvj+fV//+LLctt+uOgTupl9CcDfArjNzI6a2cewvJC/x8xeBvBjvd+DIAiCq8hFn9Dd/SMpf3r3ZW5LEARBsAZCpQyCIMgIsaAHQRBkhHXNh95pO6ZPrBRFt13PohdLTsu0ReHZnMinnqhCyQ0tSkzv55D8G7ZwqLsvceHYM7P689DGOOy45JyfuZPn7faf0wVii8KF/8wJFo7uvolFmrNnWQRcqmux8Ybrudjw8UPPk+3ZgyxkvedDH5bHHB3mFAUjg3zdOiIk/9FHHpPHXDrDmSZmTnJqiM4CC6WVhAXEalXn4O+0WNyrTIrc+tezWFioaCF+coKv0Q+OipD8BQ5LX6rpdBMLIud9o8F9L4rC4q/u57zpAPAjb9lOtk6Nx+ORb/0F2U7t5zlXP87XBwCq89zOzSJ3edlEMeqU9ApzZzh8/ulDf022ZpVXG0sRMCtVTq8wd/oA2cbH+V4/cECP8XVTXM/hp//JbWR79G+4doIintCDIAgyQizoQRAEGSEW9CAIgowQC3oQBEFGWFdRtFwp4ZZbV4puA4MsMA0M6sLADZGHulQSxYLbnNu6u6gjMMeE+FKpswAxWGTxpNTW+b/nTvP+N9xxJ9meOsTbPXGAc6kDQLXAn73/6E4uhm1lFm66zkLa3KwWqCoVFgePn3yZbKpg7hOPfl0ec2gzR5BumODo1U6Xr8Xxl1mQBYCl00JI28AiZDNhsXBcCKBD3RQhTBQmdhPbLvJ4lsS5ASDXEQJ5nW2J2O7kSY4OBnS0ZrvGkZmVPBcbP32Kry8AnDvLEY8H9x0n2yv7vke2xbN8fZaOaWFvS0c8V4prtEFci6Str9vgMM+lhtBPiyO8/szOauF5scljvPXmW8i2/xA7Kxw8zCIxAIxtneDziOveL/GEHgRBkBFiQQ+CIMgIsaAHQRBkhFjQgyAIMsK6iqKFQg6jEyujI8vDLHTMzp+R+9fqLLRUyxxt2RWpOzexFgQAWFpi4Sonjjk4ysWGPeXzsJ5jofboIhfXPbbIwuIs7woAqBVY7HylxirP1iEuIjx6IwtMkylFaxenWRAaF7V9B4W4Nj/LkY0AMLyJD3DmCF/jk2d4PJKmHpClOY7cTUQR3+EBFrLedAunbD518LA8T6fDwuLkOI/djTdwiuANG/Xt1elwlOvYMM+lsnPU8PZNOs3v0gKPU3GEBbd8jufM5imd9viLX/si2f7mr1ikvvlGjmycT0TN+IKOgh7bxNfDFnjcZ+fZ2WFslCOOAaCc4+te7/IxT57j+7JR0QXlZ2vsrPHEn7MgPNPg9WdwaEQec0eL50hhUG/bD/GEHgRBkBFiQQ+CIMgIsaAHQRBkhFjQgyAIMkI/Jeg+a2bTZvbcebZfN7NjZra39/W+K9vMIAiC4GL04+XyOQD/GcB/v8D+KXf/rdWcrOsJli4Ilz99kD0jBqoi+TeAdpPD7zcM8LbDw+wJMLPEajYAbLuOPRbyHVbIVUj9Am+2jPA0+asnnyXbYonb2Sppd5xFUV933wyr/mee4KK5g+Cd79zKOcoBYGqUvTVM5MAuNfncE0Pa46AhvJZyImf95kketyNN4S0BAMYeB3NzHDJ9+1b2WHBnb5qNk7rt84vCe6TMXjvff4aLNyf7j8ljnphjb4/ZJnsXmfDKmNyg54eLPOkF5+e1o0ePku3JLhc/BoBtN3Gh5YExnh8na3yNEjHGt9zMqSoAIJnl+3pgkPs5IHLoV7TTDwrC42nDOHuqTc8Ib6lx3c5ujudcvsUNeGkvewKNiCLvAFD8PqcEKJkupt0PF31Cd/fHAegrHgRBELxhWMs79F80s2d6r2T4YzsIgiBYVy51Qf80gJsB7AJwAsBvp21oZg+Z2R4z27NYS4maCYIgCNbMJS3o7n7K3bvungD4PQD3v862D7v7bnffPSTSXwZBEASXh0sK/TezKXd/LbnxhwCwEifodLs4c0FB2CEhpM23tChQX2IVcqDItqZzeLNN6HDemQILHVNjomCwsfixf78WWp/6Losik1v5s7ObFzmbRQFjAJgVyZybpzkX9FEh2MF5jP7mVS6iCwC3TnKx47u3ceHoqhCItkzokOUzMyx8z8+zMLh5J4tR1Xmdx/7kLIuylU0selWr/Daw3uYxLo2w6A0AExMsHr96ks/96mlOIVEe06HuB46zWDov8vXnC3zN77hdC3ZbJjfzMae5nz/xY+8nm4t7CACuu4EdBmYWuNByo833a975fmks6PoB7uzYMDQgikQnPEZd0/eLlUVe/yVu56K4r8sVPY8PHuCC0GdE6oABEbpfLHA6EQB4dh8LyqOiRkS/XHRBN7MvAXgXgAkzOwrg1wC8y8x2AXAAhwD83CW3IAiCILgsXHRBd/ePCPNnrkBbgiAIgjUQkaJBEAQZIRb0IAiCjLCu+dBzuTwGKivFgaUFFvaKJe0NUxVCx4CItiyBxaSODj5FO2FxrytqVB85yxFlh89p8bYhPic3bWRxLTfEIt6JJV0gtiPEn7oQeZbqLBxVh1gozYGj8wDglRmOOFycZ8HvnbeyODe2WYcjuIhUrY6wSFQo88C3m1pYrKqCwUIfU9GjlSKPR7mgxbVzdb7uhQHOH37jLdvJduSMLvg9MsS33cQ4i9EbhtlhIO9cEwAAZoTQmjR5/5oYj5klHY3bFpGqo8NC3CuwiHdYFEVeOKHz5ZfneC7eeecdZBss8rjVRVQ3AJwVkbMviHu4dj3fl8/s1T4eBw9xIfBujufS8Ea+D2ZFdDAANIWzww03cH54gCN8FfGEHgRBkBFiQQ+CIMgIsaAHQRBkhFjQgyAIMsK6iqLoJlT8dSjPauV1G3Wk1sIMp2FdnJ4mWx4smJULOu1orsDnb3V5/5dfPkG2Zw4I9RRAwjoHjn6fBbK772Php9xOyckromQHExaET59h0WtqlIWsoSEdGdmeYQG0mOfP/YlxFn5cFOcGgGqJB6QgbLmCiJZsa5G40GIR04ocwenO/TTjsex2dduVoFtv83mWGnwtai0ey+UGiAki0ucOjbLgVhCCPwBUxDVemud5XAS3faPOHIxbt7FQOzLNc77mfC0Od7idnhdRzACGRVrbRMwPTzjSdHxcR2BOiyLiszW+lsdOsdB54LSOAB8TRbdLA3z+VkncLyJiGQDQ5G2XFnlN65d4Qg+CIMgIsaAHQRBkhFjQgyAIMkIs6EEQBBkhFvQgCIKMsL5eLu7ABR4CzTqr7iePa4+DbpNV7rEBVsiHlPLc1h4p5+oi9YBzKPLO7RyOO1/U4fOHjhwn2w3bOad4B+xh007xcnFw++dFSP5ghT+ja7OnydbQQ4wh4UShMjGcPnyYbNeVuagwAMyfE2kTRBj4xA08RkMpVYC7Tb5ulVEez4lRkZvaeB5VTKebaHZ5QLqiQPbZs3wtqhvYKwIAZmfZW+vgSfbmOXqcx+htb7lZHtOFa5UVeTw2XT9GtkR48gBALsdz8XtPf4dswxs38bkbIke68EwCgEaD+5539rBxkXf92EHtEVIeYa+2ndfzulDdfB3ZBqb0ff3MMzznT53ha1kVKTAWazxnAGDuNM/F3btul9v2QzyhB0EQZIRY0IMgCDJCLOhBEAQZ4aILupltM7PHzOwFM3vezD7es4+Z2SNm9nLve0ooVBAEQbAe9COKdgD8srt/z8yGATxlZo8A+FkAj7r7b5rZJwB8AsCvvN6BzBLk8xeocQUOza51dLMSkXd5UYTun6uxyGI5/dk1sJHDkTcO8zHLQ7z/qXkWRABguswC1dHWDNmaZ1l8Ob7IIeAAcLbGglJ1kIW8yTGO4/YFPuZGrTVi11b+w/YNLCyW26KP+w/KYzZzLPwMj/Hn/9wiC7+vnkgJ/ReZCwZLnC+/Nsf5w28SxahnZljIBoD5ORYGt2zeSbZbd+wg26add8tjnuvytTx46hWyvXyIC3nPlLRgd/w4h7BXjEXAv/3CN8h27w+xGA0AI6f5uk+LfP2nhDg/VuCc8VsntEh8X4Xb2Zzm+yVvLIpeP8GCLADYAE+QgpiHp2e58PPb37xLHnN8lIXW5w7xGvCDV0XbxdwEgMkJUcx6mnPJ98tFn9Dd/YS7f6/38wKAfQC2APgAgM/3Nvs8gA9eciuCIAiCNbOqd+hmth3AvQCeALDZ3V/LWHUSwObL2rIgCIJgVfS9oJvZEICvAfgl95V1sNzdAZ0GzsweMrM9ZrZnUbtiBkEQBJeBvhZ0MytieTH/grv/Yc98ysymen+fAiA9/N39YXff7e67h/RrpCAIguAycFFR1MwMwGcA7HP33znvT98E8FEAv9n7zmoLHwvFykrBcWSIhZeZBR3GuNRkUaRtLGq2RUHoVkeLSe06b9xpcmTl8DALsrdO6lzMmyZ5272HWbSab4joVVXpGMCISCW9ZZQ/j7ePsW1sE4s5b76Ri+MCwFSV+3T4hf1kq4s8zgsighIANu+8kWwzTb7Gs02+Rkl5gzzmxuv4/NUNvG1N5Bk/O8P5ro8JIWt5fyFGD/O5t4yw0DoxcZM85m03s4BafOVpsu195WWyHTmhhfjFGo/dkIgAve1uPvfUDdx2ABgVUbbf/s5LZLt+grdbOsHj2SrqxOvT4ALKQyKUuSnugdkFLWZPXM9tapX5mML/AbWU4t41EdXZnGFbIvwaJqf0ff2m2/l6HD/B59ctYvrxcnkHgJ8B8KyZ7e3ZfhXLC/kfmNnHABwG8JN9njMIgiC4Alx0QXf3bwMi6cgy7768zQmCIAgulYgUDYIgyAixoAdBEGSEdU2f6+Zo20pxYEpESo2O6WKyx46xsNhos9jQbvPn1GkhXgBAt8X2yRFOyVtbYCGtWtZCx3COBar3383C4LPHOMJu+qhOZdoV5rcP8XkefDMLXItzrNIsTXNKW0BH2BU7LDAdPztLtmRQRwLee+t7yXbXNo5OnF5gR6lv/dEfyWPOT3PE4uk6i17nWnzdmkc4+rPY1nMORbafWeRxHxaiJOa0SFxs8hvMGbHtkaMsgM6e1eLtYIXvIxXBuTDP57nvnh+Wx/znH/0XZBsq8Px6/JFHyJYUWPA/Oa2joAcGWSydKLGQ31GPnymPpE3hQGEipe5gla/v/KJ2yhgrcmT2XVt5rRgpssg7PqGLe7/rTRwxfXyYr9vfQheuvpB4Qg+CIMgIsaAHQRBkhFjQgyAIMkIs6EEQBBkhFvQgCIKMsK5eLo2G46X9KxXkfJ4L4W6bYq8KABgoslJcW2SPhbaIEV5c0EWiu8b5vxs1VsMHnL0/Npd1UvGisyK9Kcch9eMl3m6jbiby4kpNiI/jvPC2GK+w90l1XCfHnF0S+eVzbDvc4PO89R8+KI+5850fJltN5AQfb7Lnza5/oBMAte7iItHHD3Co/OEX95LtnPCA2CxSHgBAc4G3HRrkuXBDmYsvzwtvFgA4Lrw92iKVwvAg5/qeGNW5yw/8YB/ZBge5TSbmV77MBZkBYGmB5/fdu36UbPtfOEa27hDf17NdzvkOAIvCU22owvegidoHlZTr1hjg8Zyt87jXy3wtF+bYywQAJkb5etx5ExePHxvgYtL5on52HhNeVDOi4He/xBN6EARBRojrLMnkAAAVwUlEQVQFPQiCICPEgh4EQZARYkEPgiDICOsqiiYO1C+IPD5zhlWaiWEdUg9hri+xaNXosKgwlCZ6VVnouOPH/imfeohDdMsDLNwAwI2jHCJ84PEvkW3jEG/3QzfpsON8jgWq4TEWO0/ZdWQbHLmebAsdLdgd7nC4eXHXfWS7/11cKHnqNl1c9zusj6EhikyXCyzUTt31AXnM7gILV4WNLIoOTL2JbFbjtAUbEh2mX5tnIa1T5HDv2ZYQ4s+xYA8AB048RzY3Pk/R+TxbJnUe+7Jz+PwLL3KO9Ru2cgqKkZS87X/5nRfJ1m5zn7bd9Vay3bx5lGzJHKfuAIDHv/EVsi012GGgJRwTppe0F8HoBhZ6N93MRbtfnOZC3KMb9HPu5DCvAeMiX/8dW+4imw1wjQQAOHSMHQGaeb5fl6t8Xpx4Qg+CIMgIsaAHQRBkhFjQgyAIMsJFF3Qz22Zmj5nZC2b2vJl9vGf/dTM7ZmZ7e1/vu/LNDYIgCNLoRxTtAPhld/+emQ0DeMrMXkuA/Cl3/61+T5ZYHgvFlWLJq4sszhXP6tzU5iy0LBiLovU8C0QDG5XQAEzuuJdsW+79CbLNiUhPFPTwzbVZ6Bje+eNka5/myLnNBS4aCwDXbeaItKltt5Pt9Czndy8LgagjxC0A2HEbi0zdAR73Rp4FzFdmtUDVEGJ2S+SszwmhdCCn88OXxakKJRaEr7uJo45H8tz3akfny09avO2ZWRbsBkZ5jBdqeoy7Xe5nocBzfnhonGw7d9whj7lzBwubx48cJNvJo6xQHzuic6wPiJrOLqb8QJXFwrNN7uPYBh2dvOtHOML4u4//Ndl23MH36pCY2wBw450sgJ6us+DfEXUOTp/mcQOAYo47PznJ8+veu+8h22JXPzsfeXIP2071J4Aq+qkpegLAid7PC2a2D4AuEx4EQRBcNVb1Dt3MtgO4F8ATPdMvmtkzZvZZM+OP6SAIgmDd6HtBN7MhAF8D8EvuPg/g0wBuBrALy0/wv52y30NmtsfM9jRal550JgiCIHh9+lrQzayI5cX8C+7+hwDg7qfcvevuCYDfA3C/2tfdH3b33e6+u1LSwSxBEATB2rnoO3QzMwCfAbDP3X/nPPtU7/06AHwIAIe/XUB+YAQj9757hW1hlgWZQzktio5u4GirgS2i8GtRpN8tcUQoAJQmOeLxleOsBp3rsLJnRS16uYhU3TD8drIVR7g4b8n0h15jiIXJl1r8edzeyCLinAvhuKWFsKVZEbnW4VS1C+2jZPOSjoZruEgznGdb0bg/HddC60CHo2yrLgT2PEfetnIshLnKTwxgSQibpUGODjRxKxWE+AoA48M8P7/zxF+R7Qcvc0rcN93KQjgATI5xVOnoAAv5Gyt87m0TWqwslPmYp2ZOk+3MEhdFrokUw+dSnh83j3Fk5W1vZyeAzTu474spQeWHnfveKPNb4a33clT41jYXIAeAQWPhfGqC78utN9xCtkOv8rgBwK238z1z85t5Tfsfn/mu3P9C+vFyeQeAnwHwrJm9llz6VwF8xMx2AXAAhwD8XF9nDIIgCK4I/Xi5fBuAemz848vfnCAIguBSiUjRIAiCjBALehAEQUaIBT0IgiAjrGs+9OrIOO558GdX2OoLnIe64LowcE68yk+cleduwp9TdVE4GgAWjVXmhbPsndBUXi559pYAgKXaPNmePcPKebkiUhQMi3hrAIOD7O3RaLD3StHZw6aUcH/yHd32tjhmvc5jXO/w1NkwqdteT8Q1ynN/DOy5UuhoL5elDvdpKMe2VoH7UzEucD1Q0fMjV+bw+6Umz4Vukb06atBeLp2E+zk6tZ1s2/N8HzRM5/VvFdiD467730u2kWH2yiiPc450ABC1tNEpcd8bYi7khBdTJ2W5ced7cOhG9j47UONz14VnEwBMn+L7rTTM4zk8wqk26l3tAZaI6X1YeJpZk+sUTIu0AQBwosVzYXhIe+T1QzyhB0EQZIRY0IMgCDJCLOhBEAQZIRb0IAiCjLCuomijBbxwaKUtl2cxJy9sANASwmSzw8WC8zmRb1pra0CXRdmkK87T4PBmhy4sXDbef6DJ7ewuTJPt3Emdl7um8uCI83QbLMRtmWTRK5fXIuDGQRaO8kJkHhrkazS/qHOXd0WKhGaTx7OdsJCWF4WBAaBTEInejLctlLidQr9EPSVxXLnEYdgLzqkQ5posbjW6Wtwvd9g+uuOHyLb5Vt6u2WBBFwBOG49dYTuLa40iX/fvnNLH7Ij89N22uDeFqDkvNPeiGngA7Tqfp3mG75f6hRXmAeTLeoyF1oj6aS7EXVjgcSuVOOUBALx0htNIFIu8/xMiX/5iXY9xqcR1GgZa2rmgH+IJPQiCICPEgh4EQZARYkEPgiDICLGgB0EQZIR1FUU7SR4z9ZWCQzfhJnRNKBrQkWYOzu9cyLNYWGilFAFusoBREYWny8bCXmNJ501enGOxcyQRkZEigjM3qMXKkY3cz9k5Lno7ODFGtmKZRat2W0fYzddYvGkIUbRVY4Gq1mLRCABqCYtRbZX3Pcd5xktpOdaN50I7YXFtUahjZROiuQ7qhInrjgoLpR3xaORFHdWZa4m2L4m86yVue1fkgQeAZE5sm+MxVoG3tbr2GKiISOZ2k+eHicrRg2UWQJMlnby8K+aCiwjQQVE0u9HRQnyuyudvNHjO1uvcJq9r8TYn5mdLCMcdIfJWB3Ux684cOwcUFlMmYx/EE3oQBEFGiAU9CIIgI8SCHgRBkBEuuqCbWcXMnjSz75vZ82b2Gz37DjN7wsz2m9lXzEy//A2CIAjWhX5E0SaAB9x90cyKAL5tZn8C4F8C+JS7f9nM/iuAjwH49OsdqJs4zi2tFGDchFgoREkAMJGSs90VhYW7Iq1symdXoctDUCqyUFLK8f7FFPF2RETE3bKJBZVimc99rqAj35aESDQ+wpGA1UG2nTrFIk0DWgjrdjkKslji/edrHMlXFf0BgEFRJLorUuUm4O08Je1oYjxO6phKpl2S22nBbnCQBdClBve9WBbpYht6ztXr3KqBARa9uwsqelXPuYKIFO0IIb4joqA7KWl+F0Vq2I4Y90KRr9FMk50QctDPfCbS75bEvdUUUzZf0veLt3jjmnAEaAmRuVTVkaKLHRaEc3kxRg12tFgSgiwAFPMsPNeEY0K/XPQJ3Zd5TYot9r4cwAMAvtqzfx7ABy+5FUEQBMGa6esdupnlzWwvgGkAjwA4AGDO3V/7KDkKYMuVaWIQBEHQD30t6O7edfddALYCuB/A7f2ewMweMrM9Zrantcj/qgZBEASXh1V5ubj7HIDHALwNwKjZ30V3bAVwLGWfh919t7vvLg3xe+QgCILg8tCPl8ukmY32fq4CeA+AfVhe2D/c2+yjAL5xpRoZBEEQXJx+vFymAHzezPJY/gD4A3f/lpm9AODLZvbvATwN4DMXO1DihuYFqnJXFDVOhJcKAJgoLOyicLT0oBRqNAB0ROhwrsteCFbg/UeFRwkAjI5ykdhGl5Xv2Tqfe76gPQEWRPh9R+QKr8+Igs4tDkHP5dl7AwBQ4ClhbVboSyO8f1d4LAGAOav2eeGt0e1w3y+cL6+hvBO64rq7OE/beSy9qM8zuyDSM+RFOoIlMY9dH3NggNMznK7z/CiK/O5meh678PZqt4S3lsgfru4rAFgQnhmJ8PbyJvd9+dlvJQVxrwJAGSLve5vbNC+qVueV6wuAjkirkQjPGRdzZqGjc+O3haeZqr1QyQmvLuFxBABtMXaJKCLeLxdd0N39GQD3CvsrWH6fHgRBELwBiEjRIAiCjBALehAEQUaIBT0IgiAjrGs+dHegcUEx3lxeCD85LQp0Rb5rdyGUCltbJYIGkBPCYrfLImJbiFGLLS3ynBQFh7sdDvHtiP50RJ5vAEhECHxXdCkRl1TtCyEMAkC3rc7PAldOiFbLAcRMTophbFMiYpLyzKHETk9EXm1xanVModv2EAdQA69IGeP5JXUyIQj3257lk7GpwGNUF6H/KVkPkAhRFkJ8dXFu5aygXR2AtnCMyItrmRfiadq1SMS2anaqudBNy40vHCvUvFl0HtB86lLL/WynNaAP4gk9CIIgI8SCHgRBkBFiQQ+CIMgIsaAHQRBkhHUWRQ3t9kqhJSeionIiGg0Aukp8kcKTEo600JpTEYtCKG13+Zg1Eb0JaEHInXMsd6VKo4+ZpNj7wYXolL6xarsY9zRtTmCqILQSJlfRzr63VfNDRLQKDe51WNfbZiUpQqvqk7xI6lqkHFOOcNr56dRKPNWDLGp2Q/gLpGi3KfeLtIsxEg4Y3RSFPCePKRoqxj1Fd5Ydba9uMq4gntCDIAgyQizoQRAEGSEW9CAIgowQC3oQBEFGWHdRtHNBilQT0YH5vBYwlcajtbH+xbVERHUVxHk6HVFcVyk3SNGiVASnEo7WIIishlUJpWtEd6m/fq61nXI8VzXE/UW5rhupomif2/a73Sq2TYQg60J8TRPSlSiqxMLVTQWRlladSAn+KedRqb6l0JqyLihcRLom7VQJ9aLEE3oQBEFGiAU9CIIgI8SCHgRBkBH6qSlaMbMnzez7Zva8mf1Gz/45MztoZnt7X7uufHODIAiCNPoRRZsAHnD3RTMrAvi2mf1J72//yt2/euWaFwRBEPRLPzVFHcBi79di7+uSXA/cgXZn5T8FeVG4FSoPM6SevIpzp+Xq5vN3hBpuIvQ+7ZjSsUIVqJX/IKWEYYtzmcwFv37eK/3Sb5oA3fa0nfsL7fbV5Ci4qqy1P/1646zGa+fS9++K4slpSC8XgfYAS1sV1EGV5wuH+Sdpef1VgWzReOW5ou7V5W3Zo6XdvsL50M0sb2Z7AUwDeMTdn+j96T+Y2TNm9ikz41LXQRAEwbrR14Lu7l133wVgK4D7zewuAJ8EcDuAtwAYA/Aral8ze8jM9pjZnk5t7jI1OwiCILiQVXm5uPscgMcAPOjuJ3yZJoDfB3B/yj4Pu/tud99dGBhde4uDIAgCST9eLpNmNtr7uQrgPQBeNLOpns0AfBDAc1eyoUEQBMHr04+XyxSAz9uyqpcD8Afu/i0z+0szm8SyIrIXwM9f7EDuhs6FRWZF+HuSFoqcu/Rw8VSxUBWoFSLP6qS1PnNGKzFpFaKXKaG0rzOvXTzVOc7Xhm5SipikhCsZ2i1C0MW+/QpzV47+RLyrmnYgBZmSYxUeDIm48PIO6jNXP9D//JClzlOG2EVIv1i+dDh/Wjs7oqC8LMDeH/14uTwD4F5hf+CSzxoEQRBcdiJSNAiCICPEgh4EQZARYkEPgiDICOte7bZ7QWVkE0JFThW8BaAKPfedIz3lkGrbpMvRYypKLJcqUCnxRQm1vL8ubqvJiU7plM99CohASjL3q6cYushXDwBu/eaM7nO7VeSwvjL0105LvTcU/W2bNsaa/rZVUdBpqf5VUKlqucnI2bQWiG3FVi5OrsRPALCCiGqXedtVpHlKVHkiBFRh65d4Qg+CIMgIsaAHQRBkhFjQgyAIMkIs6EEQBBlhXUXRJEnQbNYvsHGq3JzrZlmO7X1nR00VJYQAqiLC1lhrWAoyUgzq/zM2LxXQtQph/aVxXTvrlPq3TxExTbT6+0y/10PNWZchlHpu93sf5aQTQQoqra3YTAu1+qg5kerWlKIrnCo8RejsdjlVbqfZlNv2QzyhB0EQZIRY0IMgCDJCLOhBEAQZIRb0IAiCjBALehAEQUZYVy8X9wSNxkovl65QhPNJSe5vOVaEZfFlWUtWe3WoMFs1KFLxX0XItAqFVjnFE5HeYHl/PlehzzB95dGydo+S/j1f+j7XqsLa+6U/b5pV1DS+qqzmuq31Gvft5SI9WoRHWsrz41q8XNLb1J+Xi943xctFpP9QXi4m1rS0cP6k3SJbM7xcgiAIgljQgyAIMkIs6EEQBBkhFvQgCIKMYFck3DrtZGanARzu/ToB4My6nfzKE/1545O1PkV/3thczv7c6O6TF9toXRf0FSc22+Puu6/Kya8A0Z83PlnrU/Tnjc3V6E+8cgmCIMgIsaAHQRBkhKu5oD98Fc99JYj+vPHJWp+iP29s1r0/V+0dehAEQXB5iVcuQRAEGWHdF3Qze9DMXjKz/Wb2ifU+/+XAzD5rZtNm9tx5tjEze8TMXu5933g127gazGybmT1mZi+Y2fNm9vGe/Zrsk5lVzOxJM/t+rz+/0bPvMLMnenPvK2amkwa9QTGzvJk9bWbf6v1+rffnkJk9a2Z7zWxPz3ZNzjkAMLNRM/uqmb1oZvvM7G3r3Z91XdBtOZPWfwHw4wDuBPARM7tzPdtwmfgcgAcvsH0CwKPuvhPAo73frxU6AH7Z3e8E8MMAfqF3Xa7VPjUBPODu9wDYBeBBM/thAP8RwKfc/RYAswA+dhXbeCl8HMC+836/1vsDAD/q7rvOc++7VuccAPwugD9199sB3IPla7W+/XH3dfsC8DYAf3be758E8Mn1bMNl7Mt2AM+d9/tLAKZ6P08BeOlqt3ENffsGgPdkoU8ABgB8D8BbsRzkUejZV8zFN/oXgK29BeEBAN/CcpLCa7Y/vTYfAjBxge2anHMANgA4iJ4uebX6s96vXLYAOHLe70d7tiyw2d1P9H4+CWDz1WzMpWJm2wHcC+AJXMN96r2e2AtgGsAjAA4AmHP313KbXmtz7z8B+Nf4//mAx3Ft9wdYzmj752b2lJk91LNdq3NuB4DTAH6/91rsv5nZINa5PyGKXgF8+eP4mnMfMrMhAF8D8EvuPn/+3661Prl71913YfnJ9n4At1/lJl0yZvZ+ANPu/tTVbstl5p3ufh+WX8H+gpn9w/P/eI3NuQKA+wB82t3vBbCEC16vrEd/1ntBPwZg23m/b+3ZssApM5sCgN736avcnlVhZkUsL+ZfcPc/7Jmv6T4BgLvPAXgMy68kRs3stcoL19LceweAf2xmhwB8GcuvXX4X125/AADufqz3fRrA17H8wXutzrmjAI66+xO937+K5QV+Xfuz3gv6dwHs7KnzJQA/BeCb69yGK8U3AXy09/NHsfwe+prAlksnfQbAPnf/nfP+dE32ycwmzWy093MVy3rAPiwv7B/ubXbN9MfdP+nuW919O5bvmb9095/GNdofADCzQTMbfu1nAO8F8Byu0Tnn7icBHDGz23qmdwN4Aevdn6sgHrwPwA+w/E7z31xtMeMS+/AlACcAtLH8yfwxLL/TfBTAywD+AsDY1W7nKvrzTiz/K/gMgL29r/ddq30CcDeAp3v9eQ7Av+3ZbwLwJID9AP4ngPLVbusl9O1dAL51rfen1/bv976ef20tuFbnXK/tuwDs6c27/wVg43r3JyJFgyAIMkKIokEQBBkhFvQgCIKMEAt6EARBRogFPQiCICPEgh4EQZARYkEPgiDICLGgB0EQZIRY0IMgCDLC/wPEw0jP3sZoCwAAAABJRU5ErkJggg==\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0xae133350>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "\n",
    "img_array = np.asarray(original_image)\n",
    "max_size_dim1 = img_array.shape[0]  # Maximum size of the first dimension\n",
    "max_size_dim2 = img_array.shape[1]  # Maximum size of the second dimension\n",
    "\n",
    "print(\"Max size of the first dimension:\", max_size_dim1)\n",
    "print(\"Max size of the second dimension:\", max_size_dim2)\n",
    "print(img_array.shape)\n",
    "\n",
    "\n",
    "\n",
    "\n",
    "COLORPIXEL32 = np.zeros((max_size_dim1, max_size_dim2), dtype=np.uint32)\n",
    "\n",
    "print(\"Image Array 1\",img_array[:,:,0])\n",
    "print(\"Image Array 2\",img_array[:,:,1])\n",
    "print(\"Image Array 3\",img_array[:,:,2])\n",
    "\n",
    "\n",
    "for i in range(max_size_dim1):\n",
    "    for j in range(max_size_dim2):\n",
    "        COLORPIXEL32[i,j] = np.uint32((img_array[i,j,0] << 16) + (img_array[i,j,1] << 8) + img_array[i,j,2])\n",
    "\n",
    "\n",
    "##_ = plt.imshow(img_array, cmap='gray')\n",
    "\n",
    "print(\"32-Bit Colorpixel\", COLORPIXEL32)\n",
    "print (\"32-Bit Colorpixel Shape\", COLORPIXEL32.shape)\n",
    "\n",
    "_ = plt.imshow(img_array, cmap='gray')\n",
    "reshaped_array = np.reshape(COLORPIXEL32, -1)  \n",
    "input_buffer_temp = reshaped_array.astype(np.uint32)\n",
    "print(input_buffer_temp)\n",
    "for i in range(data_size):\n",
    "    input_buffer[i]=input_buffer_temp[i]\n",
    "print(type(input_buffer))\n",
    "\n",
    "print(reshaped_array)\n",
    "print(input_buffer)\n",
    "print(input_buffer.shape)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's check the contents of the array. The data in the following cell will be sent from PS (DDR memory) to PL (streaming FIFO).\n",
    "\n",
    "### Print first few values of buffer "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 211,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Maximum value in the input buffer: 16774333\n"
     ]
    }
   ],
   "source": [
    "max_value = input_buffer[0]\n",
    "for i in range(data_size):\n",
    "    if input_buffer[i] > max_value:\n",
    "        max_value = input_buffer[i]\n",
    "\n",
    "# Print the maximum value\n",
    "print(\"Maximum value in the input buffer:\", max_value)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now we are ready to carry out DMA transfer from a memory block in DDR to FIFO."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 212,
   "metadata": {},
   "outputs": [],
   "source": [
    "dma_send.sendchannel.transfer(input_buffer)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 4. Write DMA\n",
    "Let's read the data back from FIFO stream, and write to MM memory. The steps are similar.\n",
    "\n",
    "We will prepare an empty array before reading data back from FIFO.\n",
    "\n",
    "### Print first few values of buffer "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 213,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x00\n",
      "0x00\n",
      "0x00\n",
      "0x00\n",
      "0x00\n",
      "0x00\n",
      "0x00\n",
      "0x00\n",
      "0x00\n",
      "0x00\n"
     ]
    }
   ],
   "source": [
    "output_buffer = allocate(shape=(data_size,), dtype=np.uint32)\n",
    "\n",
    "for i in range(10):\n",
    "    print('0x' + format(output_buffer[i], '02x'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 214,
   "metadata": {},
   "outputs": [],
   "source": [
    "dma_recv.recvchannel.transfer(output_buffer)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The next cell will print out the data received from PL (streaming FIFO) to PS (DDR memory). This should be the same as the data we sent previously.\n",
    "\n",
    "### Print first few values of buffer "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 215,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x00\n",
      "0x00\n",
      "0x00\n",
      "0x00\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4b9be2\n",
      "0x4d9be2\n",
      "0x539be2\n",
      "0x569be3\n",
      "0x579be2\n",
      "0x579bdf\n",
      "0x529bde\n",
      "0x529bd9\n",
      "0x539be2\n",
      "0x579de2\n",
      "0x579be2\n",
      "0x579bd8\n",
      "0x579bd9\n",
      "0x5a9bdf\n",
      "0x5a9be2\n",
      "0x599be3\n",
      "0x589be4\n",
      "0x569be4\n",
      "0x559be2\n",
      "0x559de2\n",
      "0x539de2\n",
      "0x539ee2\n",
      "0x529ee2\n",
      "0x529ee3\n",
      "0x549ce5\n",
      "0x549ce6\n",
      "0x589ce7\n",
      "0x589ce7\n",
      "0x579be3\n",
      "0x579be2\n",
      "0x589be2\n",
      "0x589be2\n",
      "0x589be4\n",
      "0x589be9\n",
      "0x569ce6\n",
      "0x539de6\n",
      "0x539de8\n",
      "0x4f9beb\n",
      "0x4f9beb\n",
      "0x509bea\n",
      "0x539be7\n",
      "0x559be6\n",
      "0x569be6\n",
      "0x569be6\n",
      "0x529be6\n",
      "0x529be6\n",
      "0x549be6\n",
      "0x549be8\n",
      "0x5499eb\n",
      "0x5499e6\n",
      "0x509be2\n",
      "0x4f9be2\n",
      "0x4e9be5\n",
      "0x4e9bed\n",
      "0x4e9beb\n",
      "0x4d9aeb\n",
      "0x4b97e8\n",
      "0x4b92e2\n",
      "0x458ee2\n",
      "0x4b8bd9\n",
      "0x4b92d6\n",
      "0x4c98e2\n",
      "0x4f9be2\n",
      "0x509de2\n",
      "0x52a0e2\n",
      "0x55a0e2\n",
      "0x599de2\n",
      "0x5c9be3\n",
      "0x619adf\n",
      "0x689bd9\n",
      "0x68a0d7\n",
      "0x67a3d7\n",
      "0x619fd7\n",
      "0x619ed7\n",
      "0x629fd7\n",
      "0x63a0d7\n",
      "0x63a1d7\n",
      "0x609dd9\n",
      "0x5b9bdf\n",
      "0x5b9be3\n",
      "0x609be4\n",
      "0x609ce4\n",
      "0x609de0\n",
      "0x5f9fdf\n",
      "0x5c9fe0\n",
      "0x5b9fe0\n",
      "0x5b9ee2\n",
      "0x5b9ee3\n",
      "0x5b9fe5\n",
      "0x5b9ee6\n",
      "0x5b9ee7\n",
      "0x5b9ee7\n",
      "0x5c9ee7\n",
      "0x5c9ee6\n",
      "0x5b9ee4\n",
      "0x5a9de6\n",
      "0x5a9ceb\n",
      "0x599ceb\n",
      "0x589ee9\n",
      "0x579ee8\n",
      "0x549ee8\n",
      "0x539feb\n",
      "0x55a0eb\n",
      "0x55a0ea\n",
      "0x569de7\n",
      "0x569ce7\n",
      "0x579ce8\n",
      "0x579de9\n",
      "0x579de8\n",
      "0x579de6\n",
      "0x579de6\n",
      "0x589ce8\n",
      "0x5799eb\n",
      "0x5599ec\n",
      "0x539dea\n",
      "0x509deb\n",
      "0x509dec\n",
      "0x519eed\n",
      "0x4f9ded\n",
      "0x4f9aec\n",
      "0x4e96ea\n",
      "0x4b91e3\n",
      "0x458bd9\n",
      "0x4b8bd2\n",
      "0x4e90d2\n",
      "0x5197d6\n",
      "0x579ddf\n",
      "0x5aa1e2\n",
      "0x5ca2df\n",
      "0x5ea0dd\n",
      "0x64a0dc\n",
      "0x699ddb\n",
      "0x6e9dd6\n",
      "0x7fa3d5\n",
      "0x8ba3cd\n",
      "0x8ca4c8\n",
      "0x86a4c8\n",
      "0x7fa1c8\n",
      "0x7aa1ca\n",
      "0x74a3d2\n",
      "0x6ca3d5\n",
      "0x65a3d8\n",
      "0x659eda\n",
      "0x699bde\n",
      "0x6f9ede\n",
      "0x6f9fd4\n",
      "0x709fcd\n",
      "0x72a2ca\n",
      "0x72a2cf\n",
      "0x71a1d2\n",
      "0x6c9fd3\n",
      "0x699fd4\n",
      "0x639fd7\n",
      "0x619fe1\n",
      "0x5e9fe5\n",
      "0x5e9ee7\n",
      "0x5e9fe6\n",
      "0x5e9fe6\n",
      "0x5d9fe4\n",
      "0x5da0e4\n",
      "0x5ea2e7\n",
      "0x5fa2e8\n",
      "0x5fa1e6\n",
      "0x5ea1e5\n",
      "0x5ba3e0\n",
      "0x5ba3e0\n",
      "0x5ba2e3\n",
      "0x5aa2e3\n",
      "0x58a2e3\n",
      "0x58a2e6\n",
      "0x59a0e6\n",
      "0x599fe9\n",
      "0x589fe5\n",
      "0x589fe5\n",
      "0x599fe5\n",
      "0x599fe5\n",
      "0x599ee8\n",
      "0x579ee8\n",
      "0x56a0e6\n",
      "0x53a0e6\n",
      "0x539fea\n",
      "0x539feb\n",
      "0x529fea\n",
      "0x52a0eb\n",
      "0x529ce8\n",
      "0x5596e2\n",
      "0x4f8eda\n",
      "0x4f91d2\n",
      "0x5196d2\n",
      "0x579cd6\n",
      "0x5fa1dd\n",
      "0x61a3dd\n",
      "0x63a3db\n",
      "0x65a3d9\n",
      "0x69a0d8\n",
      "0x6ea0d5\n",
      "0x7b9ed3\n",
      "0x82a1c9\n",
      "0x8ba3ba\n",
      "0x8ca4ba\n",
      "0x8ca4c0\n",
      "0x91a2c7\n",
      "0x8ea2c8\n",
      "0x8ca5c9\n",
      "0x87a7cf\n",
      "0x7ea6d2\n",
      "0x78a1d6\n",
      "0x789fd8\n",
      "0x749fd3\n",
      "0x729fc7\n",
      "0x729fc4\n",
      "0x729fc4\n",
      "0x72a1c6\n",
      "0x74a1cd\n",
      "0x749ece\n",
      "0x749fd0\n",
      "0x72a2d2\n",
      "0x6ea3d5\n",
      "0x69a3dc\n",
      "0x67a2e1\n",
      "0x66a2e2\n",
      "0x66a3e2\n",
      "0x67a4e3\n",
      "0x67a4e3\n",
      "0x66a4df\n",
      "0x64a2dd\n",
      "0x63a2dc\n",
      "0x63a3da\n",
      "0x61a4d9\n",
      "0x61a4d9\n",
      "0x5da3dd\n",
      "0x5da3de\n",
      "0x5da3de\n",
      "0x5da3e2\n",
      "0x59a3e4\n",
      "0x59a1e4\n",
      "0x5ca0e4\n",
      "0x5da1e3\n",
      "0x5da3e2\n",
      "0x5da3df\n",
      "0x5fa2de\n",
      "0x5fa1de\n",
      "0x57a1e0\n",
      "0x57a0e1\n",
      "0x5ca0e2\n",
      "0x5ca0e4\n",
      "0x59a0e4\n",
      "0x59a2e8\n",
      "0x5ea0e3\n",
      "0x5d9ce2\n",
      "0x5595dc\n",
      "0x5595d4\n",
      "0x579ad4\n",
      "0x619fd8\n",
      "0x67a3db\n",
      "0x67a5db\n",
      "0x67a5d9\n",
      "0x69a4d5\n",
      "0x6ea3d3\n",
      "0x6fa1cc\n",
      "0x7ba1c5\n",
      "0x81a1ba\n",
      "0x8299b0\n",
      "0x8692a0\n",
      "0x8c92a0\n",
      "0x919ba8\n",
      "0x8ea2a9\n",
      "0x8ca2aa\n",
      "0x87a7b1\n",
      "0x85a6bf\n",
      "0x7ea3cc\n",
      "0x7ea2cc\n",
      "0x7ba2c7\n",
      "0x7ba3c3\n",
      "0x7ba3c0\n",
      "0x7ba3bd\n",
      "0x729abd\n",
      "0x749abf\n",
      "0x759cc2\n",
      "0x76a1c3\n",
      "0x76a3c5\n",
      "0x74a5ca\n",
      "0x6fa5d1\n",
      "0x6ca5d2\n",
      "0x6ca7d3\n",
      "0x6ea8d3\n",
      "0x72a8d3\n",
      "0x73a6d3\n",
      "0x73a4cd\n",
      "0x73a4d2\n",
      "0x74a2d6\n",
      "0x74a6d6\n",
      "0x72a6d6\n",
      "0x6ba6d6\n",
      "0x66a3d8\n",
      "0x65a3d9\n",
      "0x65a3dc\n",
      "0x62a3dc\n",
      "0x62a3dd\n",
      "0x63a2de\n",
      "0x65a3e0\n",
      "0x63a4de\n",
      "0x63a5da\n",
      "0x63a4d3\n",
      "0x6da4cf\n",
      "0x76a4cf\n",
      "0x7ba5cf\n",
      "0x7aa1d6\n",
      "0x709fd7\n",
      "0x6e9fdd\n",
      "0x6ba1e0\n",
      "0x67a3e3\n",
      "0x62a1e1\n",
      "0x609cde\n",
      "0x5c98d6\n",
      "0x5c98d4\n",
      "0x619dd4\n",
      "0x69a4d8\n",
      "0x6ea5db\n",
      "0x6ea6db\n",
      "0x6ea6d5\n",
      "0x6ea5d2\n",
      "0x6fa4cc\n",
      "0x75a2c5\n",
      "0x7ba1bb\n",
      "0x7ba1b7\n",
      "0x7e97b0\n",
      "0x7b90a0\n",
      "0x758b9e\n",
      "0x758ca0\n",
      "0x7894a2\n",
      "0x7894a2\n",
      "0x7995a4\n",
      "0x819baa\n",
      "0x859cb3\n",
      "0x879dc2\n",
      "0x849dc2\n",
      "0x7e9dbd\n",
      "0x7c9db7\n",
      "0x7a99b7\n",
      "0x729abc\n",
      "0x739abf\n",
      "0x749cc2\n",
      "0x759ec3\n",
      "0x77a2c3\n",
      "0x7ba3c5\n",
      "0x82a7c7\n",
      "0x83aac7\n",
      "0x81acc0\n",
      "0x81aac0\n",
      "0x85aac4\n",
      "0x85a9c4\n",
      "0x86a9c4\n",
      "0x8aa9c5\n",
      "0x8eaacc\n",
      "0x8eabd2\n",
      "0x87abd0\n",
      "0x85acd0\n",
      "0x83add4\n",
      "0x80abd5\n",
      "0x7ba8cf\n",
      "0x75a5cc\n",
      "0x75a4cc\n",
      "0x75a3cc\n",
      "0x76a5ce\n",
      "0x75a6cb\n",
      "0x71a6ca\n",
      "0x71a5c3\n",
      "0x77a4c3\n",
      "0x7ba4c5\n",
      "0x7da5c8\n",
      "0x7aa0cc\n",
      "0x76a0cd\n",
      "0x70a0d3\n",
      "0x6da4d8\n",
      "0x6aa4da\n",
      "0x69a2da\n",
      "0x67a1d6\n",
      "0x619cd4\n",
      "0x629dd4\n",
      "0x69a2d4\n",
      "0x75a9d6\n",
      "0x79abd9\n",
      "0x79abd6\n",
      "0x79aad2\n",
      "0x79aac9\n",
      "0x7babc1\n",
      "0x7babbd\n",
      "0x7ca5bb\n",
      "0x7ba3bb\n",
      "0x7ba1bb\n",
      "0x7597b1\n",
      "0x708ba2\n",
      "0x708ca2\n",
      "0x7394a2\n",
      "0x7894a2\n",
      "0x7995a4\n",
      "0x819baa\n",
      "0x859cb0\n",
      "0x879db0\n",
      "0x879dad\n",
      "0x7f9aaa\n",
      "0x7ea1b7\n",
      "0x7ba3bc\n",
      "0x77a3bd\n",
      "0x76a2c1\n",
      "0x76a0c5\n",
      "0x78a0c3\n",
      "0x7ca2c3\n",
      "0x83a4c0\n",
      "0x8ca7b5\n",
      "0x97aaad\n",
      "0xa0acab\n",
      "0xa3aaab\n",
      "0x9eaab1\n",
      "0x9caab1\n",
      "0x98aab3\n",
      "0x97aab4\n",
      "0x97aab9\n",
      "0x98abb9\n",
      "0x99abb3\n",
      "0x9dacb3\n",
      "0x9fadb4\n",
      "0x9eadb5\n",
      "0x9cafb5\n",
      "0x98afb5\n",
      "0x94a6b5\n",
      "0x93a4ae\n",
      "0x93a6ae\n",
      "0x93a8b5\n",
      "0x91abb8\n",
      "0x88a5be\n",
      "0x86a4c1\n",
      "0x80a4c3\n",
      "0x7ea5c6\n",
      "0x7da4c8\n",
      "0x7aa3c8\n",
      "0x77a4c6\n",
      "0x76a6ca\n",
      "0x6da8cf\n",
      "0x6daad5\n",
      "0x6aa8d4\n",
      "0x68a3d4\n",
      "0x71a3cb\n",
      "0x75a9c8\n",
      "0x8db4cd\n",
      "0x8db7d2\n",
      "0x8bb4d2\n",
      "0x84b0c9\n",
      "0x81aec8\n",
      "0x80aec1\n",
      "0x80aec1\n",
      "0x7eaec1\n",
      "0x7eaec5\n",
      "0x7ba9c5\n",
      "0x7aa3bf\n",
      "0x70a1bd\n",
      "0x70a2bd\n",
      "0x7babc2\n",
      "0x83acc2\n",
      "0x83acc0\n",
      "0x83a8ba\n",
      "0x87a5b3\n",
      "0x87a5b0\n",
      "0x859dad\n",
      "0x819aaa\n",
      "0x7ea1b7\n",
      "0x7ca4bd\n",
      "0x79a5c2\n",
      "0x78a7c5\n",
      "0x78a8c6\n",
      "0x7ca8c6\n",
      "0x83a4c2\n",
      "0x8ea4b8\n",
      "0x97a6ad\n",
      "0xa0a7a5\n",
      "0xa6a7a2\n",
      "0xa6a7a3\n",
      "0xa5a7a6\n",
      "0xa4a8a7\n",
      "0xa4aaa8\n",
      "0xa0aaa8\n",
      "0x9ba7a8\n",
      "0x99a4a1\n",
      "0x9ba79c\n",
      "0x9faa9c\n",
      "0xa3ac9e\n",
      "0xa3aca2\n",
      "0xa8afa8\n",
      "0xa9afad\n",
      "0x99aaad\n",
      "0x98a3a4\n",
      "0x98a29d\n",
      "0x99a7a5\n",
      "0xa0abb0\n",
      "0xa0a6b8\n",
      "0xa0a6b9\n",
      "0x96a6c0\n",
      "0x80a8c4\n",
      "0x80a6c3\n",
      "0x84a8c1\n",
      "0x84aac0\n",
      "0x82aec3\n",
      "0x82aec7\n",
      "0x8bb6c9\n",
      "0x8db6cb\n",
      "0x87acc3\n",
      "0x87a3b7\n",
      "0x87a3a8\n",
      "0x8db4a8\n",
      "0x8fb7b1\n",
      "0x93b4be\n",
      "0x98b4c1\n",
      "0x98b9c1\n",
      "0x8bb9c1\n",
      "0x88b9c1\n",
      "0x87b8c3\n",
      "0x86b6c5\n",
      "0x86b5ca\n",
      "0x85b4d0\n",
      "0x88b5cc\n",
      "0x8cbbc2\n",
      "0x8cbbc2\n",
      "0x8bbac4\n",
      "0x8bb7c6\n",
      "0x8db5c4\n",
      "0x8db3be\n",
      "0x8aabbc\n",
      "0x85abbe\n",
      "0x85aebe\n",
      "0x81afc0\n",
      "0x7fb0c2\n",
      "0x7cb0c2\n",
      "0x79b1c5\n",
      "0x82b0c6\n",
      "0x83adc6\n",
      "0x8da8c2\n",
      "0x96a4b5\n",
      "0x98a3a2\n",
      "0xa0a59c\n",
      "0xa6a59c\n",
      "0xa6a39c\n",
      "0xa6a39e\n",
      "0xa4a1a0\n",
      "0xa4a4a1\n",
      "0xa1a1a0\n",
      "0x9c9d96\n",
      "0x949285\n",
      "0x9ba29b\n",
      "0x9da29b\n",
      "0xa6a79b\n",
      "0x9d9e90\n",
      "0xa8a99f\n",
      "0xa9aaa3\n",
      "0x9da099\n",
      "0x999e94\n",
      "0x9d9e96\n",
      "0xa2a29d\n",
      "0xa4a6a3\n",
      "0xa5a9a5\n",
      "0xa7aaab\n",
      "0xa7aaae\n",
      "0x9faab8\n",
      "0x9fa8b9\n",
      "0xa6afb9\n",
      "0xa6aeb1\n",
      "0xa6afb1\n",
      "0xb2aebd\n",
      "0xb2b6c0\n",
      "0xa1b6bd\n",
      "0x93a3ab\n",
      "0x8d9c9f\n",
      "0x7b928b\n",
      "0x7b6d3c\n",
      "0x937544\n",
      "0x9b9772\n",
      "0x9bab93\n",
      "0x98b9ae\n",
      "0x98b9bb\n",
      "0x93b9c2\n",
      "0x93b9c3\n",
      "0x93bcc7\n",
      "0xa0bdca\n",
      "0xa1bdd0\n",
      "0xa1bbcc\n",
      "0x9ebbbc\n",
      "0x9ebbbc\n",
      "0xa6babc\n",
      "0xb0b7c4\n",
      "0xaeb5c4\n",
      "0xa9b3be\n",
      "0xa3b1bc\n",
      "0xa3aebe\n",
      "0x9ab0be\n",
      "0x90b5c0\n",
      "0x8eb8c2\n",
      "0x8bb8c2\n",
      "0x89b7c4\n",
      "0x89b5c6\n",
      "0x8eb3c6\n",
      "0x96b0bf\n",
      "0x98aaac\n",
      "0x9ba8a2\n",
      "0xa7a79d\n",
      "0xa6a39d\n",
      "0xa4a199\n",
      "0xa39e97\n",
      "0xa19d99\n",
      "0xa1a19a\n",
      "0xa09d9a\n",
      "0x9c9994\n",
      "0x8c8c82\n",
      "0x949285\n",
      "0x9d9e90\n",
      "0x9d9e90\n",
      "0x8b8f78\n",
      "0x9c9e90\n",
      "0x9da89a\n",
      "0x9da598\n",
      "0x9d9e94\n",
      "0xa1a096\n",
      "0xa7a29c\n",
      "0xaba69f\n",
      "0xaba6a3\n",
      "0xaba69f\n",
      "0xa9aaa2\n",
      "0xa9ada4\n",
      "0xa9ada4\n",
      "0xa6afa2\n",
      "0xa6a895\n",
      "0xa6a892\n",
      "0xb3aa8c\n",
      "0xbbac8c\n",
      "0xb7ac98\n",
      "0x9ca198\n",
      "0x8a9286\n",
      "0x7e6d32\n",
      "0x7b6a22\n",
      "0x937524\n",
      "0x93752c\n",
      "0x93772f\n",
      "0x917e4b\n",
      "0x92815b\n",
      "0x93b59b\n",
      "0x93b9bd\n",
      "0xa0bcc2\n",
      "0xb1bdbd\n",
      "0xb1bda5\n",
      "0xa8b57c\n",
      "0xa48651\n",
      "0xa48651\n",
      "0xae985c\n",
      "0xb0a874\n",
      "0xb6b078\n",
      "0xb0a87d\n",
      "0xada381\n",
      "0xada381\n",
      "0xadb099\n",
      "0xb6b8b5\n",
      "0xb2bbb8\n",
      "0xa0bdb8\n",
      "0xa0bec1\n",
      "0xa0bfc4\n",
      "0x9ebebf\n",
      "0x9db2bb\n",
      "0x9ab0a9\n",
      "0x9ba09d\n",
      "0x9b9e95\n",
      "0xa39d92\n",
      "0xa19d87\n",
      "0xa19d8e\n",
      "0xa19d93\n",
      "0xa1a299\n",
      "0xa1a29d\n",
      "0x9c9994\n",
      "0x798167\n",
      "0x7a8164\n",
      "0x7a7f63\n",
      "0x636148\n",
      "0x636148\n",
      "0x99998d\n",
      "0x9da893\n",
      "0x9da89a\n",
      "0xa2a698\n",
      "0xa7a698\n",
      "0xb4a99c\n",
      "0xb4a69c\n",
      "0xaf8672\n",
      "0xab8672\n",
      "0xb1a49c\n",
      "0xb7aa9e\n",
      "0xa9a795\n",
      "0xa6a78d\n",
      "0x9a8f57\n",
      "0x897c45\n",
      "0xaa9f5d\n",
      "0xb2a47e\n",
      "0xb2aa86\n",
      "0xa39a86\n",
      "0x8a7e71\n",
      "0x7e5e19\n",
      "0x8f6a1a\n",
      "0xa97722\n",
      "0x9b751d\n",
      "0x926f21\n",
      "0x8e6a28\n",
      "0x856e33\n",
      "0x858152\n",
      "0x8d8764\n",
      "0x9f906b\n",
      "0xb3a479\n",
      "0xb39c72\n",
      "0xa88734\n",
      "0xa28431\n",
      "0xa1842d\n",
      "0xa17e2d\n",
      "0xb0872d\n",
      "0xb88a3a\n",
      "0xb58741\n",
      "0xad8641\n",
      "0xad8649\n",
      "0xad9e74\n",
      "0xbdb08d\n",
      "0xc0bda0\n",
      "0xbdbfb1\n",
      "0xb2c2b1\n",
      "0xaec0b9\n",
      "0xa1bfb9\n",
      "0x9db0ac\n",
      "0x9aaf9e\n",
      "0x8d8d75\n",
      "0x8d7e5f\n",
      "0x927e5d\n",
      "0x927e5d\n",
      "0x9a966e\n",
      "0xa39d8e\n",
      "0xafab9e\n",
      "0xb9b8a0\n",
      "0xa6ad9d\n",
      "0x798164\n",
      "0x767d63\n",
      "0x636a48\n",
      "0x585b33\n",
      "0x5f5f3b\n",
      "0x958f78\n",
      "0xb3b6a4\n",
      "0xccccad\n",
      "0xa9a89a\n",
      "0xa9a698\n",
      "0xafa694\n",
      "0xab7a5a\n",
      "0xa95b3c\n",
      "0xa95b3c\n",
      "0xb06546\n",
      "0xb28664\n",
      "0xa28f64\n",
      "0x9a7b42\n",
      "0x867637\n",
      "0x867b37\n",
      "0x958045\n",
      "0xa89548\n",
      "0xaa9f71\n",
      "0xa39571\n",
      "0x987e40\n",
      "0x987722\n",
      "0xa97a24\n",
      "0xb07e24\n",
      "0xac781d\n",
      "0x936a1c\n",
      "0x8e671c\n",
      "0x816721\n",
      "0x816e28\n",
      "0x8a7224\n",
      "0x957626\n",
      "0xa47626\n",
      "0xa88131\n",
      "0xa88431\n",
      "0xa2802a\n",
      "0x8f7b1e\n",
      "0x906d1e\n",
      "0xa47e2b\n",
      "0xab7f2b\n",
      "0xab7f2b\n",
      "0xa8762f\n",
      "0xa57632\n",
      "0xa57632\n",
      "0xa58049\n",
      "0xbdb07b\n",
      "0xbdbd97\n",
      "0xb2c2a1\n",
      "0xaec0a1\n",
      "0x9d9563\n",
      "0x7c7352\n",
      "0x795c3a\n",
      "0x795b30\n",
      "0x85552c\n",
      "0x85552a\n",
      "0x916431\n",
      "0x987c56\n",
      "0xaf966e\n",
      "0xc0b3a0\n",
      "0xc0c0ad\n",
      "0xb1b897\n",
      "0x767f63\n",
      "0x66703f\n",
      "0x505230\n",
      "0x505228\n",
      "0x585530\n",
      "0x958f55\n",
      "0xced28d\n",
      "0xced2ad\n",
      "0xc2ac72\n",
      "0x926e4c\n",
      "0x925634\n",
      "0x964c2a\n",
      "0xa94c26\n",
      "0xa94d23\n",
      "0xb15222\n",
      "0xb26522\n",
      "0xa76f27\n",
      "0x9a6f27\n",
      "0x837223\n",
      "0x837625\n",
      "0x958025\n",
      "0xa59338\n",
      "0xa39539\n",
      "0x9e8c39\n",
      "0x9e882a\n",
      "0x9e7e29\n",
      "0xad8125\n",
      "0xad8125\n",
      "0xab781c\n",
      "0x996c1b\n",
      "0x916719\n",
      "0x866319\n",
      "0x866319\n",
      "0x8d6d1e\n",
      "0x9f721e\n",
      "0xa4761c\n",
      "0xa67921\n",
      "0xa68021\n",
      "0x8f7c1e\n",
      "0x746c15\n",
      "0x746509\n",
      "0x906d1d\n",
      "0xab7724\n",
      "0xb2872c\n",
      "0xab772c\n",
      "0xa5762c\n",
      "0x9e6427\n",
      "0x8b611b\n",
      "0x926d2a\n",
      "0x9f843d\n",
      "0x9f9553\n",
      "0x8d8753\n",
      "0x75672c\n",
      "0x6d5b2c\n",
      "0x725621\n",
      "0x775629\n",
      "0x855526\n",
      "0x915529\n",
      "0x95592a\n",
      "0x99652f\n",
      "0xaf9667\n",
      "0xceb395\n",
      "0xc8bc97\n",
      "0xb1b889\n",
      "0x68703f\n",
      "0x5d6830\n",
      "0x505a21\n",
      "0x505522\n",
      "0x5f5a23\n",
      "0x898232\n",
      "0x979155\n",
      "0xa99269\n",
      "0x876937\n",
      "0x7b562e\n",
      "0x894f21\n",
      "0x92421b\n",
      "0xa9461d\n",
      "0xb0481c\n",
      "0xbd4d1c\n",
      "0xb5551c\n",
      "0xa7651c\n",
      "0x936d1f\n",
      "0x836f1f\n",
      "0x826f1d\n",
      "0x84761d\n",
      "0x84791d\n",
      "0x847c25\n",
      "0x908c37\n",
      "0x9d8c37\n",
      "0x9d822a\n",
      "0xa87e21\n",
      "0xac7e1e\n",
      "0xa2771b\n",
      "0xa2731b\n",
      "0x966919\n",
      "0x916715\n",
      "0x916715\n",
      "0xa0721e\n",
      "0xa6771e\n",
      "0xa4771c\n",
      "0xa4791c\n",
      "0x9e7919\n",
      "0x626009\n",
      "0x464d07\n",
      "0x464d09\n",
      "0x606314\n",
      "0x96761d\n",
      "0xa87f2a\n",
      "0xa8792c\n",
      "0x9f762a\n",
      "0x9e681d\n",
      "0x96641b\n",
      "0x966d1d\n",
      "0x927729\n",
      "0x927c2e\n",
      "0x8c7729\n",
      "0x6d601e\n",
      "0x6b561d\n",
      "0x724d1d\n",
      "0x7f5621\n",
      "0x915925\n",
      "0x995925\n",
      "0x996226\n",
      "0x9f782f\n",
      "0xaf844c\n",
      "0xc8a867\n",
      "0xbfb189\n",
      "0x847440\n",
      "0x6e6f30\n",
      "0x656821\n",
      "0x5f5b1a\n",
      "0x5a5a17\n",
      "0x615a22\n",
      "0x7e782e\n",
      "0x807b30\n",
      "0x7e692e\n",
      "0x64561d\n",
      "0x70561d\n",
      "0x7b4f18\n",
      "0x9b421b\n",
      "0xaa481d\n",
      "0xbd481c\n",
      "0xbf4d1c\n",
      "0xc0571c\n",
      "0xb5631c\n",
      "0x8f6e1f\n",
      "0x7a6f24\n",
      "0x776f26\n",
      "0x666a1d\n",
      "0x48570e\n",
      "0x465a0e\n",
      "0x636420\n",
      "0x897e29\n",
      "0x937921\n",
      "0x9d771d\n",
      "0x987514\n",
      "0xa27317\n",
      "0xa27316\n",
      "0x9b7317\n",
      "0x927216\n",
      "0x92771f\n",
      "0xa67b22\n",
      "0xaa7721\n",
      "0xa17921\n",
      "0x9e771c\n",
      "0x62630b\n",
      "0x566008\n",
      "0x354c08\n",
      "0x2f4a09\n",
      "0x3c4d0f\n",
      "0x606314\n",
      "0x6b6314\n",
      "0x95792a\n",
      "0x9e772a\n",
      "0x9c6f23\n",
      "0x9c6d1d\n",
      "0x97711d\n",
      "0x95751d\n",
      "0x8f7720\n",
      "0x816e20\n",
      "0x6f601d\n",
      "0x674614\n",
      "0x674614\n",
      "0x8f6221\n",
      "0xa66e2a\n",
      "0xaa742a\n",
      "0xaa6e2a\n",
      "0x9f782f\n",
      "0x9f7a35\n",
      "0x9d7a40\n",
      "0x847440\n",
      "0x6e6d30\n",
      "0x6e6d2a\n",
      "0x6d6a22\n",
      "0x685e23\n",
      "0x645d23\n",
      "0x685d25\n",
      "0x898232\n",
      "0x7e7b2e\n",
      "0x6c692d\n",
      "0x64581d\n",
      "0x645b1d\n",
      "0x74531c\n",
      "0x9b4f1d\n",
      "0xae4e21\n",
      "0xc04d21\n",
      "0xc7551f\n",
      "0xc5601f\n",
      "0xb4641f\n",
      "0x7a6e25\n",
      "0x746e25\n",
      "0x666a26\n",
      "0x45531b\n",
      "0x314b0e\n",
      "0x22480e\n",
      "0x41571a\n",
      "0x846b1e\n",
      "0x8a6e1c\n",
      "0x937116\n",
      "0x8f6e13\n",
      "0x987116\n",
      "0xa27317\n",
      "0xa2781c\n",
      "0x977b20\n",
      "0x977e22\n",
      "0xa67f24\n",
      "0xa67921\n",
      "0x8d781c\n",
      "0x626015\n",
      "0x5c6007\n",
      "0x566009\n",
      "0x2f4c09\n",
      "0x274a09\n",
      "0x23470f\n",
      "0x2f4c0f\n",
      "0x2f4c0e\n",
      "0x354c0e\n",
      "0x575a15\n",
      "0x876f21\n",
      "0x9c7123\n",
      "0x9c7321\n",
      "0x9c771f\n",
      "0x977c25\n",
      "0x8c7725\n",
      "0x73671d\n",
      "0x5f4314\n",
      "0x5f4314\n",
      "0x8f6222\n",
      "0xa67028\n",
      "0xaa7928\n",
      "0xaa792a\n",
      "0x9c7934\n",
      "0x937434\n",
      "0x7b672a\n",
      "0x736524\n",
      "0x6c6024\n",
      "0x736c24\n",
      "0x766c22\n",
      "0x715e22\n",
      "0x6d5d25\n",
      "0x715d28\n",
      "0x8d7b45\n",
      "0x7c7b34\n",
      "0x7c7b2e\n",
      "0x646824\n",
      "0x64601d\n",
      "0x74531c\n",
      "0x9a4f1d\n",
      "0xbe4f24\n",
      "0xc55625\n",
      "0xc85d21\n",
      "0xc55d1f\n",
      "0xa9641f\n",
      "0x776422\n",
      "0x666422\n",
      "0x455e25\n",
      "0x264c1b\n",
      "0x1d440f\n",
      "0x193f0f\n",
      "0x224519\n",
      "0x46631a\n",
      "0x8a691a\n",
      "0x937017\n",
      "0x8f6f14\n",
      "0xa07016\n",
      "0xa16f10\n",
      "0xa07317\n",
      "0x99791d\n",
      "0x997e22\n",
      "0x997f22\n",
      "0x8d781c\n",
      "0x5b5302\n",
      "0x564402\n",
      "0x566002\n",
      "0x566015\n",
      "0x3a5315\n",
      "0x234611\n",
      "0x22400f\n",
      "0x22460f\n",
      "0x2f490a\n",
      "0x314909\n",
      "0x3c4b07\n",
      "0x575a15\n",
      "0x8e772e\n",
      "0xa8852b\n",
      "0xa9852a\n",
      "0xa28b2a\n",
      "0x988125\n",
      "0x76671b\n",
      "0x5e400c\n",
      "0x5e4014\n",
      "0x885b1d\n",
      "0xa17125\n",
      "0xa67925\n",
      "0xa17925\n",
      "0x937421\n",
      "0x826a20\n",
      "0x745f1e\n",
      "0x6c5a13\n",
      "0x665913\n",
      "0x766c20\n",
      "0x7e6d20\n",
      "0x7b691f\n",
      "0x7f6928\n",
      "0x8c7434\n",
      "0x92854a\n",
      "0x918748\n",
      "0x918745\n",
      "0x6c6e2d\n",
      "0x64601d\n",
      "0x674e1b\n",
      "0x884e1b\n",
      "0xc25721\n",
      "0xc75d25\n",
      "0xc9601e\n",
      "0xb65d1c\n",
      "0x7f6019\n",
      "0x6d591c\n",
      "0x45591c\n",
      "0x314f1b\n",
      "0x2e4c1b\n",
      "0x264c1b\n",
      "0x224819\n",
      "0x29481c\n",
      "0x2c4e1c\n",
      "0x8f6118\n",
      "0x946914\n",
      "0x936a10\n",
      "0xa06a10\n",
      "0xa36a10\n",
      "0xa56f19\n",
      "0x9e6f19\n",
      "0x9e7b1f\n",
      "0x99781f\n",
      "0x8d731b\n",
      "0x5a5302\n",
      "0x564402\n",
      "0x72621a\n",
      "0x72621a\n",
      "0x3c5317\n",
      "0x234011\n",
      "0x1b3e0e\n",
      "0x1b3d0a\n",
      "0x223d05\n",
      "0x304505\n",
      "0x374605\n",
      "0x504b07\n",
      "0x877221\n",
      "0xa8852b\n",
      "0xac8b2a\n",
      "0xa38525\n",
      "0x98811b\n",
      "0x766712\n",
      "0x5e400c\n",
      "0x5e400d\n",
      "0x885b1d\n",
      "0xa1711e\n",
      "0xa3791d\n",
      "0xa17919\n",
      "0x937419\n",
      "0x82681e\n",
      "0x6f5f13\n",
      "0x6c5a13\n",
      "0x665913\n",
      "0x7b6c20\n",
      "0x856d1f\n",
      "0x7e691e\n",
      "0x85691e\n",
      "0x8c7434\n",
      "0x928749\n",
      "0x918748\n",
      "0x918745\n",
      "0x7a6e26\n",
      "0x5d5c1c\n",
      "0x5d450a\n",
      "0x80450a\n",
      "0xc45c1c\n",
      "0xc96025\n",
      "0xc95d19\n",
      "0xb65d0f\n",
      "0x7f5d0f\n",
      "0x63590b\n",
      "0x3f4d14\n",
      "0x243b0a\n",
      "0x244611\n",
      "0x204911\n",
      "0x204911\n",
      "0x294c20\n",
      "0x375818\n",
      "0x946114\n",
      "0x946510\n",
      "0x946510\n",
      "0x996710\n",
      "0xa06a10\n",
      "0xa06a10\n",
      "0x9e6b13\n",
      "0xa16f15\n",
      "0xa1771f\n",
      "0x8d731f\n",
      "0x5a5302\n",
      "0x564201\n",
      "0x565c08\n",
      "0x565c15\n",
      "0x3c4e10\n",
      "0x22400e\n",
      "0x1b3b08\n",
      "0x253c03\n",
      "0x2f4001\n",
      "0x344300\n",
      "0x404605\n",
      "0x705f07\n",
      "0x976914\n",
      "0x9b7c17\n",
      "0xa37c17\n",
      "0x987c17\n",
      "0x887512\n",
      "0x76620b\n",
      "0x64410b\n",
      "0x66410d\n",
      "0x915a19\n",
      "0xa6711a\n",
      "0xa67619\n",
      "0xa37416\n",
      "0x956f11\n",
      "0x8a6c1e\n",
      "0x75641e\n",
      "0x6c5f17\n",
      "0x6c5a17\n",
      "0x777023\n",
      "0x85701f\n",
      "0x7c691e\n",
      "0x7c601e\n",
      "0x7c671f\n",
      "0x927a3d\n",
      "0x8c7a34\n",
      "0x827a27\n",
      "0x685c16\n",
      "0x5e5316\n",
      "0x685314\n",
      "0x884b14\n",
      "0xc25b16\n",
      "0xc8601c\n",
      "0xd06016\n",
      "0xbe6014\n",
      "0x93600f\n",
      "0x77600b\n",
      "0x526014\n",
      "0x345014\n",
      "0x2e4914\n",
      "0x204911\n",
      "0x193f0a\n",
      "0x1e440b\n",
      "0x2c4e0b\n",
      "0x94610d\n",
      "0x94650d\n",
      "0x93640e\n",
      "0x936711\n",
      "0x946a10\n",
      "0x976c10\n",
      "0x976c0e\n",
      "0x9d6f0e\n",
      "0xa17718\n",
      "0x9d7a1b\n",
      "0x8c7318\n",
      "0x5c5c0b\n",
      "0x585c08\n",
      "0x515b08\n",
      "0x224206\n",
      "0x224003\n",
      "0x1d3c05\n",
      "0x2f4005\n",
      "0x304303\n",
      "0x404300\n",
      "0x705f07\n",
      "0x8e610e\n",
      "0x906610\n",
      "0x976913\n",
      "0x917111\n",
      "0x907517\n",
      "0x846a12\n",
      "0x645812\n",
      "0x644711\n",
      "0x714715\n",
      "0x915a1e\n",
      "0xa66d1a\n",
      "0xa66d19\n",
      "0x9e6a11\n",
      "0x9e6a11\n",
      "0xa57431\n",
      "0xb7976b\n",
      "0xb7ab7b\n",
      "0x717434\n",
      "0x71742b\n",
      "0x666e1e\n",
      "0x65601b\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x655b16\n",
      "0x74621f\n",
      "0x8d853c\n",
      "0x827a27\n",
      "0x6d5d10\n",
      "0x5e530f\n",
      "0x60530f\n",
      "0x7e420f\n",
      "0xa0420f\n",
      "0xb74b0f\n",
      "0xc14c0e\n",
      "0xc8590f\n",
      "0xbe5d0f\n",
      "0xb8600f\n",
      "0x8b6612\n",
      "0x776612\n",
      "0x526112\n",
      "0x244402\n",
      "0x173f07\n",
      "0x163e08\n",
      "0x1e440a\n",
      "0x395a0a\n",
      "0x97650b\n",
      "0x976c11\n",
      "0x946b11\n",
      "0x936b11\n",
      "0x926a0d\n",
      "0x926a0b\n",
      "0x8f6a0b\n",
      "0x926c0c\n",
      "0x9d700e\n",
      "0x9c700e\n",
      "0x996c0e\n",
      "0x8c6a0b\n",
      "0x5c6108\n",
      "0x515b06\n",
      "0x314000\n",
      "0x223d00\n",
      "0x314c03\n",
      "0x585809\n",
      "0x6a630f\n",
      "0x976c12\n",
      "0x966c15\n",
      "0x916114\n",
      "0x905d10\n",
      "0x906810\n",
      "0x91711a\n",
      "0x91751e\n",
      "0x86711a\n",
      "0x625813\n",
      "0x624d13\n",
      "0x6b4715\n",
      "0x805319\n",
      "0x8f5317\n",
      "0x8f5012\n",
      "0x8f5d14\n",
      "0x9e6a2f\n",
      "0xb08d67\n",
      "0xc0ae7e\n",
      "0xc0b390\n",
      "0xaaab7b\n",
      "0x71742f\n",
      "0x545a1b\n",
      "0x54500f\n",
      "0x48500b\n",
      "0x655b16\n",
      "0x827a27\n",
      "0x8d853c\n",
      "0x6b5620\n",
      "0x60520d\n",
      "0x684f0d\n",
      "0x7e420d\n",
      "0x9c420f\n",
      "0xac420f\n",
      "0xb7420e\n",
      "0xb74c0e\n",
      "0xb86010\n",
      "0xb1610f\n",
      "0x8c6c0f\n",
      "0x7e6d0c\n",
      "0x65660c\n",
      "0x405609\n",
      "0x324406\n",
      "0x284407\n",
      "0x39530a\n",
      "0x706c0a\n",
      "0x976d0b\n",
      "0x9c7014\n",
      "0xa47414\n",
      "0x946f0e\n",
      "0x906a0b\n",
      "0x8a650b\n",
      "0x855c09\n",
      "0x745309\n",
      "0x865b0e\n",
      "0x936a15\n",
      "0x936b17\n",
      "0x996c17\n",
      "0x8e6e15\n",
      "0x5c5b06\n",
      "0x453d00\n",
      "0x383d00\n",
      "0x585801\n",
      "0x86630f\n",
      "0xae7f25\n",
      "0xae7c2a\n",
      "0xa3742a\n",
      "0x915f1a\n",
      "0x875a16\n",
      "0x8e5a1a\n",
      "0x988562\n",
      "0xb2ae6e\n",
      "0x929e6e\n",
      "0x756a21\n",
      "0x655821\n",
      "0x6b4d17\n",
      "0x725017\n",
      "0x804a12\n",
      "0x854a12\n",
      "0x854d14\n",
      "0x8a5e31\n",
      "0xab946b\n",
      "0xc0b299\n",
      "0xc0c299\n",
      "0xaab38a\n",
      "0x5d6636\n",
      "0x49561b\n",
      "0x454b10\n",
      "0x474810\n",
      "0x545013\n",
      "0x9c914a\n",
      "0x9f9865\n",
      "0x9d954a\n",
      "0x6b5620\n",
      "0x6b420f\n",
      "0x7c3e0d\n",
      "0x883d0e\n",
      "0x9d400f\n",
      "0xa84211\n",
      "0xa84910\n",
      "0xb05910\n",
      "0xa86010\n",
      "0x8d670f\n",
      "0x816d0c\n",
      "0x70660c\n",
      "0x5e610c\n",
      "0x535d07\n",
      "0x536a14\n",
      "0x736f18\n",
      "0x796d18\n",
      "0x816d0a\n",
      "0x9a700c\n",
      "0xa4740c\n",
      "0xa47109\n",
      "0x906508\n",
      "0x855806\n",
      "0x745307\n",
      "0x71510b\n",
      "0x735a15\n",
      "0x936a1a\n",
      "0x936b1a\n",
      "0x9a8421\n",
      "0x99801f\n",
      "0x8e7415\n",
      "0x785d0e\n",
      "0x725801\n",
      "0x865f15\n",
      "0xae8229\n",
      "0xb18331\n",
      "0xae7c34\n",
      "0xa37634\n",
      "0x8a742b\n",
      "0x8a5f2b\n",
      "0x8f9e6b\n",
      "0xa8bebb\n",
      "0xb2c2bb\n",
      "0xabbea9\n",
      "0x9eae76\n",
      "0x8c8d6b\n",
      "0x726a46\n",
      "0x72501d\n",
      "0x7c4a16\n",
      "0x804d14\n",
      "0x82582d\n",
      "0x85694b\n",
      "0x9c8e79\n",
      "0xab9c94\n",
      "0xaaac94\n",
      "0x8f9388\n",
      "0x5d6642\n",
      "0x566036\n",
      "0x434812\n",
      "0x454612\n",
      "0x484813\n",
      "0x9f986e\n",
      "0xadac97\n",
      "0xadaa97\n",
      "0xa29965\n",
      "0x826033\n",
      "0x824111\n",
      "0x883e11\n",
      "0x8e4518\n",
      "0x9c471a\n",
      "0xa54a1b\n",
      "0xa85c1b\n",
      "0x976714\n",
      "0x8d6d12\n",
      "0x816d14\n",
      "0x806d16\n",
      "0x816d16\n",
      "0x736f16\n",
      "0x858139\n",
      "0x817a32\n",
      "0x7a7919\n",
      "0x795c13\n",
      "0x865c13\n",
      "0x9a7014\n",
      "0x906a12\n",
      "0x875c08\n",
      "0x7b580b\n",
      "0x74570c\n",
      "0x745821\n",
      "0x898667\n",
      "0x96a887\n",
      "0x9ab290\n",
      "0xa1a983\n",
      "0x9f8b3a\n",
      "0x96842d\n",
      "0x8e7415\n",
      "0x865f15\n",
      "0xa68229\n",
      "0xb18441\n",
      "0xb18e5b\n",
      "0xad8e5b\n",
      "0xa48e5c\n",
      "0x8e8f67\n",
      "0x8e9f8c\n",
      "0x8fb5bd\n",
      "0x97bebd\n",
      "0x9ec2bf\n",
      "0x97bebd\n",
      "0x92aab6\n",
      "0x8fa4a9\n",
      "0x8c9e91\n",
      "0x7d8371\n",
      "0x7d7960\n",
      "0x827758\n",
      "0x826e57\n",
      "0x958d79\n",
      "0x979482\n",
      "0x9c9492\n",
      "0x94948a\n",
      "0x8e9282\n",
      "0x787b5e\n",
      "0x646643\n",
      "0x5d6539\n",
      "0x48481a\n",
      "0x4a4822\n",
      "0x9c987e\n",
      "0xadaa90\n",
      "0xa5a492\n",
      "0xa5a491\n",
      "0xa5a281\n",
      "0xb2926a\n",
      "0x895322\n",
      "0x8e4b1d\n",
      "0x944b1c\n",
      "0xa55c1e\n",
      "0xa86133\n",
      "0x976e33\n",
      "0x856e21\n",
      "0x816e21\n",
      "0x856e27\n",
      "0x978533\n",
      "0x9a8f42\n",
      "0x998540\n",
      "0x817a3a\n",
      "0x7a7735\n",
      "0x686318\n",
      "0x686617\n",
      "0x866a18\n",
      "0x876c18\n",
      "0x846918\n",
      "0x7d591c\n",
      "0x7d6536\n",
      "0x898f76\n",
      "0x8fa8a9\n",
      "0x96b3c7\n",
      "0x9ab4bd\n",
      "0x9ab4bc\n",
      "0x9eb093\n",
      "0x959461\n",
      "0x959461\n",
      "0x959b6b\n",
      "0x9fa78a\n",
      "0xa6b693\n",
      "0xa6ab9a\n",
      "0xa4ab9a\n",
      "0x92a09a\n",
      "0x8a9f9d\n",
      "0x8a9fa8\n",
      "0x86b2bc\n",
      "0x7eb2bd\n",
      "0x7aadbf\n",
      "0x7aaabf\n",
      "0x84a8bf\n",
      "0x8ba4b6\n",
      "0x8f9ea9\n",
      "0x909e98\n",
      "0x949f91\n",
      "0x9c9e8c\n",
      "0x969487\n",
      "0x979487\n",
      "0x989792\n",
      "0x989792\n",
      "0x909389\n",
      "0x8c8f7c\n",
      "0x787b5e\n",
      "0x787b5e\n",
      "0x787b5e\n",
      "0x5a5230\n",
      "0x5a5230\n",
      "0x9c9990\n",
      "0xada390\n",
      "0xa29d90\n",
      "0xa29d90\n",
      "0xa5a287\n",
      "0xb5a287\n",
      "0xa79279\n",
      "0xa77d5e\n",
      "0xa77d5e\n",
      "0xb58c73\n",
      "0xb5ac8d\n",
      "0xada88d\n",
      "0x9d844c\n",
      "0x85772b\n",
      "0x9d8f42\n",
      "0xaa8f50\n",
      "0xbeb07f\n",
      "0xa3a27f\n",
      "0x9a8f4d\n",
      "0x7d7a4d\n",
      "0x687744\n",
      "0x6b6c4a\n",
      "0x8b6c4a\n",
      "0x8b7b57\n",
      "0x858460\n",
      "0x85896e\n",
      "0x858f84\n",
      "0x86a4b6\n",
      "0x89a8c3\n",
      "0x81b3c7\n",
      "0x80b0c3\n",
      "0x81b0bc\n",
      "0x8fa9ab\n",
      "0x8f96a5\n",
      "0x949baf\n",
      "0x95a1b4\n",
      "0x99a7b4\n",
      "0x99b6b3\n",
      "0x94abae\n",
      "0x92ab9f\n",
      "0x87a09d\n",
      "0x809c9d\n",
      "0x739ca8\n",
      "0x729cb0\n",
      "0x6d9db7\n",
      "0x6a9fbd\n",
      "0x6f9fbe\n",
      "0x769fb9\n",
      "0x809bb6\n",
      "0x899ba9\n",
      "0x8f9d9a\n",
      "0x959f92\n",
      "0x9c9e91\n",
      "0x979a91\n",
      "0x989b97\n",
      "0x989796\n",
      "0x989d96\n",
      "0x909492\n",
      "0x778377\n",
      "0x778377\n",
      "0x939380\n",
      "0x939380\n",
      "0x868873\n",
      "0x868873\n",
      "0x9c9990\n",
      "0x9c9e95\n",
      "0x9c9d90\n",
      "0x9b9d90\n",
      "0x9ba090\n",
      "0xa3a091\n",
      "0xa7a090\n",
      "0xaaa396\n",
      "0xaaa4af\n",
      "0xb5a5af\n",
      "0xb5acaf\n",
      "0x9dadaa\n",
      "0x92a597\n",
      "0x92a487\n",
      "0x9da487\n",
      "0xabb28e\n",
      "0xc4b89d\n",
      "0xbeb39d\n",
      "0xa0a797\n",
      "0x8a9f97\n",
      "0x6fa2ae\n",
      "0x6fa2b6\n",
      "0x72a2b6\n",
      "0x7ba1b6\n",
      "0x849fb0\n",
      "0x859db0\n",
      "0x859fb6\n",
      "0x83a0bb\n",
      "0x76a0c3\n",
      "0x709fc3\n",
      "0x6f9cb9\n",
      "0x6995ab\n",
      "0x6590a5\n",
      "0x5d89a5\n",
      "0x6496af\n",
      "0x6799b4\n",
      "0x6c99b4\n",
      "0x7298b3\n",
      "0x7596ae\n",
      "0x77939f\n",
      "0x77929d\n",
      "0x738c9d\n",
      "0x728ca3\n",
      "0x6a90aa\n",
      "0x6592ae\n",
      "0x5f93b5\n",
      "0x5f93b6\n",
      "0x638fb6\n",
      "0x6b8eae\n",
      "0x7b91aa\n",
      "0x8897a3\n",
      "0x8c9a94\n",
      "0x959b94\n",
      "0x959897\n",
      "0x96989b\n",
      "0x90979b\n",
      "0x949b9b\n",
      "0x879796\n",
      "0x7f9b96\n",
      "0x87927d\n",
      "0x8da189\n",
      "0x8ba189\n",
      "0x8ca489\n",
      "0x8a9f95\n",
      "0x94a3b1\n",
      "0x9c9faf\n",
      "0x9198a1\n",
      "0x919697\n",
      "0x919b97\n",
      "0x979d9b\n",
      "0xa29da8\n",
      "0xa2a3ac\n",
      "0x9ea4af\n",
      "0x95a4af\n",
      "0x85a2af\n",
      "0x85a2ac\n",
      "0x89a3ac\n",
      "0x92a4a6\n",
      "0x9ba4a6\n",
      "0xa5afab\n",
      "0xafb8b2\n",
      "0xa3a2b2\n",
      "0x97a7b2\n",
      "0x8aa2b6\n",
      "0x72a7b6\n",
      "0x6fa2bf\n",
      "0x6fa2c6\n",
      "0x6ca1cc\n",
      "0x689fbe\n",
      "0x689dbd\n",
      "0x6c9dbd\n",
      "0x6c9abb\n",
      "0x6a97b8\n",
      "0x658fad\n",
      "0x658fa7\n",
      "0x62829b\n",
      "0x5d7a8c\n",
      "0x5d7985\n",
      "0x647985\n",
      "0x647a7d\n",
      "0x678487\n",
      "0x6c8594\n",
      "0x7288a1\n",
      "0x738a9f\n",
      "0x73889b\n",
      "0x70889b\n",
      "0x67869b\n",
      "0x6186a2\n",
      "0x5e89a2\n",
      "0x5789a2\n",
      "0x5587ab\n",
      "0x5787ae\n",
      "0x5f8aad\n",
      "0x6b8baa\n",
      "0x778ea5\n",
      "0x8392a3\n",
      "0x8b96a3\n",
      "0x8c94a2\n",
      "0x8394a3\n",
      "0x8094a0\n",
      "0x7f96a3\n",
      "0x7895a6\n",
      "0x7796aa\n",
      "0x7793ad\n",
      "0x8796b2\n",
      "0x8793b0\n",
      "0x8a95b5\n",
      "0x8695b2\n",
      "0x7e9ab4\n",
      "0x7a9ab2\n",
      "0x7794b1\n",
      "0x7794ab\n",
      "0x7b94ab\n",
      "0x7b97af\n",
      "0x7b97b0\n",
      "0x7492b6\n",
      "0x6e8fb8\n",
      "0x6b92b8\n",
      "0x6891b2\n",
      "0x6595b2\n",
      "0x6395b2\n",
      "0x6395b2\n",
      "0x6796b2\n",
      "0x6796bc\n",
      "0x6798bc\n",
      "0x689cbb\n",
      "0x689cba\n",
      "0x689cbb\n",
      "0x5b96c0\n",
      "0x5895c4\n",
      "0x5595cd\n",
      "0x5195ce\n",
      "0x5195cc\n",
      "0x5495c2\n",
      "0x5692bd\n",
      "0x5c8cb8\n",
      "0x638db0\n",
      "0x638da9\n",
      "0x658da1\n",
      "0x648292\n",
      "0x657785\n",
      "0x657985\n",
      "0x677985\n",
      "0x677a7d\n",
      "0x6f8487\n",
      "0x6f8594\n",
      "0x7287a1\n",
      "0x7288a1\n",
      "0x72889f\n",
      "0x6b889f\n",
      "0x65869d\n",
      "0x5e829d\n",
      "0x5b829b\n",
      "0x57829e\n",
      "0x5583a5\n",
      "0x5586ad\n",
      "0x5688ae\n",
      "0x5a88ad\n",
      "0x5f89aa\n",
      "0x6689a5\n",
      "0x6a89a6\n",
      "0x6b8da9\n",
      "0x6b8fa9\n",
      "0x678fa9\n",
      "0x6793ae\n",
      "0x6693ae\n",
      "0x6895b2\n",
      "0x6692b5\n",
      "0x6692b5\n",
      "0x6492b6\n",
      "0x6191b6\n",
      "0x5d91b6\n",
      "0x5b90b6\n",
      "0x568ab6\n",
      "0x578eb6\n",
      "0x578eb6\n",
      "0x608eb5\n",
      "0x608cb6\n",
      "0x5d8bb6\n",
      "0x5d8bb7\n",
      "0x638db9\n",
      "0x658fbe\n",
      "0x5f8fb9\n",
      "0x5790b6\n",
      "0x4e8db6\n",
      "0x4e8eb8\n",
      "0x4d8fc0\n",
      "0x498ec0\n",
      "0x498fbf\n",
      "0x4a8ebf\n",
      "0x4e92bf\n",
      "0x4c8ec1\n",
      "0x4c8cc3\n",
      "0x4c8cc4\n",
      "0x4c8dcb\n",
      "0x4c8dcd\n",
      "0x488dcc\n",
      "0x488ac9\n",
      "0x498ac2\n",
      "0x4f8ab7\n",
      "0x5c8bb0\n",
      "0x5e8cab\n",
      "0x6a88a7\n",
      "0x6b8394\n",
      "0x7d8b92\n",
      "0x7e8d96\n",
      "0x758d9b\n",
      "0x708d9f\n",
      "0x6f8ca1\n",
      "0x698cab\n",
      "0x6987b4\n",
      "0x6187b4\n",
      "0x6187a9\n",
      "0x5e87a8\n",
      "0x5b86a2\n",
      "0x5b829d\n",
      "0x5b829b\n",
      "0x57829e\n",
      "0x5682ab\n",
      "0x5583af\n",
      "0x5485b7\n",
      "0x5488ba\n",
      "0x5488ba\n",
      "0x5386ba\n",
      "0x5485bd\n",
      "0x4d86ba\n",
      "0x5288bb\n",
      "0x4e8cbb\n",
      "0x4e8dbb\n",
      "0x4e8dbd\n",
      "0x4c8dbf\n",
      "0x4c89c0\n",
      "0x4c89c2\n",
      "0x4c89c7\n",
      "0x4c88c7\n",
      "0x4887c4\n",
      "0x4787c1\n",
      "0x4488c1\n",
      "0x4789c2\n",
      "0x4588c2\n",
      "0x4788be\n",
      "0x4788be\n",
      "0x4885c2\n",
      "0x4e85c5\n",
      "0x5589c5\n",
      "0x578ec5\n",
      "0x578ec0\n",
      "0x4d8cc0\n",
      "0x4d8cc2\n",
      "0x478cc8\n",
      "0x458ccb\n",
      "0x438cc9\n",
      "0x4387c7\n",
      "0x4387c5\n",
      "0x4485c4\n",
      "0x4587c2\n",
      "0x4486c3\n",
      "0x4286c4\n",
      "0x4186ca\n",
      "0x4086cb\n",
      "0x4186cb\n",
      "0x4187c8\n",
      "0x4487c5\n",
      "0x4584bc\n",
      "0x4d85b7\n",
      "0x5c88b0\n",
      "0x6a88ab\n",
      "0x6b88ab\n",
      "0x7d8ba1\n",
      "0x7e8da1\n",
      "0x708da4\n",
      "0x638da6\n",
      "0x5f8cae\n",
      "0x5686b7\n",
      "0x4f83b9\n",
      "0x4f83b9\n",
      "0x4f86b8\n",
      "0x5086b1\n",
      "0x5583b0\n",
      "0x5682af\n",
      "0x5b82ae\n",
      "0x5782ae\n",
      "0x5682b4\n",
      "0x4f82b7\n",
      "0x4982ba\n",
      "0x4682c0\n",
      "0x4582c3\n",
      "0x4082c5\n",
      "0x3f83c5\n",
      "0x3e84c3\n",
      "0x3e84c3\n",
      "0x3e84c1\n",
      "0x3e83c3\n",
      "0x3c83c5\n",
      "0x3f84ca\n",
      "0x3f85ca\n",
      "0x3f85cb\n",
      "0x3f83cc\n",
      "0x3f83cc\n",
      "0x4084cc\n",
      "0x4084ca\n",
      "0x3784c7\n",
      "0x3583c6\n",
      "0x3584c6\n",
      "0x3584c6\n",
      "0x3984c7\n",
      "0x4084cc\n",
      "0x4080cd\n",
      "0x4180c7\n",
      "0x4080c7\n",
      "0x3f81c5\n",
      "0x3d81c5\n",
      "0x3c82cd\n",
      "0x3a83cd\n",
      "0x3884cd\n",
      "0x3885cb\n",
      "0x4085cb\n",
      "0x4083c7\n",
      "0x3e80c6\n",
      "0x3d7ec5\n",
      "0x3d81c4\n",
      "0x3f83c7\n",
      "0x3f84ca\n",
      "0x3e83cb\n",
      "0x3d83cb\n",
      "0x3c83ca\n",
      "0x3c82c8\n",
      "0x3e82c5\n",
      "0x4282bd\n",
      "0x4a84bd\n",
      "0x5188bd\n",
      "0x5288bd\n",
      "0x5284b5\n",
      "0x4e83b5\n",
      "0x4a83b8\n",
      "0x4883bc\n",
      "0x4583bc\n",
      "0x4382c0\n",
      "0x4182c4\n",
      "0x4182c4\n",
      "0x3e82c3\n",
      "0x3e82c1\n",
      "0x4082bf\n",
      "0x4082bf\n",
      "0x4282bf\n",
      "0x4282c0\n",
      "0x4081c3\n",
      "0x3e81c5\n",
      "0x3d81c8\n",
      "0x3c81c9\n",
      "0x3b81c9\n",
      "0x3981cb\n",
      "0x3881cb\n",
      "0x3882c9\n",
      "0x3883c7\n",
      "0x3883c7\n",
      "0x3882cb\n",
      "0x3882cb\n",
      "0x3882cb\n",
      "0x3882cc\n",
      "0x3882cd\n",
      "0x3881cd\n",
      "0x3881cd\n",
      "0x3781cd\n",
      "0x3781cc\n",
      "0x3581cc\n",
      "0x3481cb\n",
      "0x3381cc\n",
      "0x3381cc\n",
      "0x3381ce\n",
      "0x3480ce\n",
      "0x377ecf\n",
      "0x3a7ece\n",
      "0x3a7ecd\n",
      "0x387fcd\n",
      "0x3780cd\n",
      "0x3580cf\n",
      "0x3381cf\n",
      "0x3381cf\n",
      "0x3481cf\n",
      "0x3480cd\n",
      "0x377ecd\n",
      "0x377eca\n",
      "0x377cc9\n",
      "0x387cc9\n",
      "0x3a7fca\n",
      "0x3a81cb\n",
      "0x3981cc\n",
      "0x3880cb\n",
      "0x3880ca\n",
      "0x3880ca\n",
      "0x3a80c8\n",
      "0x3b80c7\n",
      "0x3d80c7\n",
      "0x3f83c9\n",
      "0x3f83c9\n",
      "0x3e82c9\n",
      "0x3b81c9\n",
      "0x3b81cb\n",
      "0x3981cd\n",
      "0x3981cd\n",
      "0x3981cd\n",
      "0x3880cc\n",
      "0x3880cc\n",
      "0x387fcc\n",
      "0x377fcc\n",
      "0x367fcc\n",
      "0x367fcc\n",
      "0x3780cd\n",
      "0x3780ce\n",
      "0x367fce\n",
      "0x367fce\n",
      "0x357ecd\n",
      "0x357ecd\n",
      "0x357ecd\n",
      "0x357ecd\n",
      "0x337fcd\n",
      "0x337fcd\n",
      "0x337fcd\n",
      "0x337fcd\n",
      "0x337fcd\n",
      "0x337fcd\n",
      "0x337fcd\n",
      "0x337fcd\n",
      "0x337fcd\n",
      "0x337ecf\n",
      "0x337fce\n",
      "0x337ecf\n",
      "0x337ecd\n",
      "0x327ece\n",
      "0x327dce\n",
      "0x327dce\n",
      "0x317ecf\n",
      "0x317ed1\n",
      "0x317dd1\n",
      "0x327cd0\n",
      "0x347cd0\n",
      "0x347cd0\n",
      "0x327cd0\n",
      "0x327cd1\n",
      "0x327dd0\n",
      "0x317ed0\n",
      "0x317fd0\n",
      "0x317fcf\n",
      "0x317ecf\n",
      "0x317ece\n",
      "0x317acd\n",
      "0x3178cc\n",
      "0x3279ca\n",
      "0x357ccf\n",
      "0x377ed3\n",
      "0x377ed3\n",
      "0x367ed3\n",
      "0x367ed2\n",
      "0x367ed2\n",
      "0x367ecf\n",
      "0x397ecf\n",
      "0x397ecc\n",
      "0x397dcb\n",
      "0x397dcb\n",
      "0x387dce\n",
      "0x377dd0\n",
      "0x367cd1\n",
      "0x367cd1\n",
      "0x367cd1\n",
      "0x367cd1\n",
      "0x367cd1\n",
      "0x357bd0\n",
      "0x357bd0\n",
      "0x357bd0\n",
      "0x357bd0\n",
      "0x357bd0\n",
      "0x347cd0\n",
      "0x347cd1\n",
      "0x347cd1\n",
      "0x337bd0\n",
      "0x337bd0\n",
      "0x337bd0\n",
      "0x327ad0\n",
      "0x327acf\n",
      "0x327acf\n",
      "0x327acf\n",
      "0x327acf\n",
      "0x327acf\n",
      "0x327acf\n",
      "0x327acf\n",
      "0x327acf\n",
      "0x327acf\n",
      "0x327acf\n",
      "0x3279d0\n",
      "0x327acf\n",
      "0x3279d0\n",
      "0x327acf\n",
      "0x3279d0\n",
      "0x327acf\n",
      "0x307ad0\n",
      "0x2f7bd0\n",
      "0x2f7bd1\n",
      "0x2f7bd1\n",
      "0x2f79d1\n",
      "0x3178d0\n",
      "0x3178d1\n",
      "0x3178d1\n",
      "0x2f79d1\n",
      "0x2f7ad0\n",
      "0x2e7bd0\n",
      "0x2e7cd0\n",
      "0x2e7cd0\n",
      "0x2e7ace\n",
      "0x2e7ace\n",
      "0x2c77ca\n",
      "0x2c74cc\n",
      "0x2f75cf\n",
      "0x3278d3\n",
      "0x337bd5\n",
      "0x337cd8\n",
      "0x337cd8\n",
      "0x337cd8\n",
      "0x337bd6\n",
      "0x347bd5\n",
      "0x367bd4\n",
      "0x367ad1\n",
      "0x367ad0\n",
      "0x357ad0\n",
      "0x347bd3\n",
      "0x347bd5\n",
      "0x347bd6\n",
      "0x347ad5\n",
      "0x3379d4\n",
      "0x3378d3\n",
      "0x3378d3\n",
      "0x3378d3\n",
      "0x3378d3\n",
      "0x3378d3\n",
      "0x3378d3\n",
      "0x3378d3\n",
      "0x3279d3\n",
      "0x3279d3\n",
      "0x3178d2\n",
      "0x3178d2\n",
      "0x3178d1\n",
      "0x3178d2\n",
      "0x3077d1\n",
      "0x3077d1\n",
      "0x3077d0\n",
      "0x3077d0\n",
      "0x3077d0\n",
      "0x3077d0\n",
      "0x3077d0\n",
      "0x3077d0\n",
      "0x3077d0\n",
      "0x3077d1\n",
      "0x2f76d0\n",
      "0x2f76d1\n",
      "0x2f76d0\n",
      "0x2f76d1\n",
      "0x2f76d0\n",
      "0x2f76d1\n",
      "0x2f76d0\n",
      "0x2f76d0\n",
      "0x2d78d0\n",
      "0x2c78d0\n",
      "0x2d77d0\n",
      "0x2d77d0\n",
      "0x2e75d0\n",
      "0x2e75d0\n",
      "0x2e75d0\n",
      "0x2e75d0\n",
      "0x2c76cf\n",
      "0x2c76cf\n",
      "0x2b78cf\n",
      "0x2b78ce\n",
      "0x2b76ce\n",
      "0x2a75ca\n",
      "0x2a72c7\n",
      "0x2a71c7\n",
      "0x2b72d0\n",
      "0x2f75d4\n",
      "0x3078d8\n",
      "0x307ada\n",
      "0x307ada\n",
      "0x2f79d9\n",
      "0x2e78d8\n",
      "0x2e77d6\n",
      "0x3177d4\n",
      "0x3277d4\n",
      "0x3277d4\n",
      "0x3277d4\n",
      "0x3277d5\n",
      "0x3177d6\n",
      "0x2e76d7\n",
      "0x2e76d7\n",
      "0x2f75d4\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0x3075d3\n",
      "0x3075d3\n",
      "0x2f74d3\n",
      "0x2f74d3\n",
      "0x2f74d3\n",
      "0x3075d3\n",
      "0x3075d3\n",
      "0x3075d3\n",
      "0x3075d3\n",
      "0x2f74d2\n",
      "0x2f74d2\n",
      "0x2e74d1\n",
      "0x2e74d2\n",
      "0x2e74d1\n",
      "0x2e74d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d1\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2e73d0\n",
      "0x2c74d0\n",
      "0x2b74d0\n",
      "0x2b74d0\n",
      "0x2b73cf\n",
      "0x2c73cf\n",
      "0x2c72cf\n",
      "0x2c71cf\n",
      "0x2b71ce\n",
      "0x2b72ce\n",
      "0x2972ce\n",
      "0x2974ce\n",
      "0x2a74ce\n",
      "0x2a74ce\n",
      "0x2a74ca\n",
      "0x2972c9\n",
      "0x276ec6\n",
      "0x266dc6\n",
      "0x266dcc\n",
      "0x2b71d1\n",
      "0x2e75d5\n",
      "0x2e78da\n",
      "0x2d78da\n",
      "0x2c78d9\n",
      "0x2c76d6\n",
      "0x2c75d6\n",
      "0x2c74d4\n",
      "0x2e74d4\n",
      "0x3074d4\n",
      "0x3074d4\n",
      "0x2e74d5\n",
      "0x2d73d5\n",
      "0x2b73d7\n",
      "0x2b73d5\n",
      "0x2d73d3\n",
      "0x2d72d3\n",
      "0x2d72d2\n",
      "0x2d71d2\n",
      "0x2d72d1\n",
      "0x2d72d1\n",
      "0x2d72d1\n",
      "0x2d72d1\n",
      "0x2d72d1\n",
      "0x2d72d1\n",
      "0x2d72d1\n",
      "0x2c72ce\n",
      "0x2b72ce\n",
      "0x2b72ce\n",
      "0x2b72ce\n",
      "0x2b72ce\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2c71ce\n",
      "0x2c71ce\n",
      "0x2c71ce\n",
      "0x2c71ce\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2b70cd\n",
      "0x2a70cf\n",
      "0x2a70cf\n",
      "0x2a70cf\n",
      "0x2a70cf\n",
      "0x2a70ce\n",
      "0x2a6fce\n",
      "0x2a6fce\n",
      "0x296fce\n",
      "0x2870cd\n",
      "0x2871cd\n",
      "0x2873cd\n",
      "0x2973ca\n",
      "0x2872c9\n",
      "0x276ec6\n",
      "0x246ac2\n",
      "0x2167c0\n",
      "0x2167c3\n",
      "0x266ccc\n",
      "0x2871d0\n",
      "0x2873d4\n",
      "0x2874d4\n",
      "0x2874d4\n",
      "0x2872d3\n",
      "0x2870cf\n",
      "0x286fce\n",
      "0x296fce\n",
      "0x2a6fce\n",
      "0x2a6fce\n",
      "0x296fce\n",
      "0x286ece\n",
      "0x266ed0\n",
      "0x266ed0\n",
      "0x296ecf\n",
      "0x296ecd\n",
      "0x296ecd\n",
      "0x286dcc\n",
      "0x286dca\n",
      "0x286dca\n",
      "0x286dca\n",
      "0x286dca\n",
      "0x286dca\n",
      "0x286dc8\n",
      "0x276cc7\n",
      "0x276cc7\n",
      "0x276cc7\n",
      "0x276cc7\n",
      "0x276dc5\n",
      "0x276dc5\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x286bc4\n",
      "0x276ac3\n",
      "0x276ac3\n",
      "0x256ac5\n",
      "0x246ac7\n",
      "0x246ac9\n",
      "0x256ac9\n",
      "0x256ac9\n",
      "0x2569ca\n",
      "0x2569ca\n",
      "0x256ac9\n",
      "0x246ac9\n",
      "0x226bc9\n",
      "0x226bc9\n",
      "0x246dc8\n",
      "0x256dc8\n",
      "0x256cc4\n"
     ]
    }
   ],
   "source": [
    "for i in range(data_size):\n",
    "    print('0x' + format(output_buffer[i], '02x'))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Verify that the arrays are equal"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 216,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "rgb Image shape (40, 64, 3)\n",
      "rgb Image R [[ 0  0  0 ... 75 75 75]\n",
      " [75 75 75 ... 78 77 75]\n",
      " [75 69 75 ... 79 79 78]\n",
      " ...\n",
      " [42 42 42 ... 42 42 42]\n",
      " [41 39 38 ... 40 41 40]\n",
      " [39 36 33 ... 36 37 37]]\n",
      "rgb Image G [[  0   0   0 ... 155 155 155]\n",
      " [155 155 155 ... 155 154 151]\n",
      " [146 142 139 ... 157 154 150]\n",
      " ...\n",
      " [117 114 113 ... 116 116 116]\n",
      " [114 110 109 ... 115 115 114]\n",
      " [110 106 103 ... 109 109 108]]\n",
      "rgb Image B [[  0   0   0 ... 226 226 226]\n",
      " [226 226 226 ... 235 235 232]\n",
      " [226 226 217 ... 237 236 234]\n",
      " ...\n",
      " [202 199 199 ... 206 206 202]\n",
      " [201 198 198 ... 205 202 201]\n",
      " [198 194 192 ... 200 200 196]]\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAXQAAAD0CAYAAACLpN0/AAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4xLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvAOZPmwAAIABJREFUeJztnXusZedZ3p937eu5zZwZz8VjzzjjGJOQCxm7U5uUqDEOoW6KSpAQJa1QKkU1lUAKKmpJaNVC1UpUAlKkVqlME+JKlEADNGkggBss3LTUZuJMfJsEO77EM5779Vz22Ze13v6xt+mc8z6fzzqX2TNn8fyk0cx5z1rru6xvfXvNft6LuTuEEEJsfbLr3QEhhBCbgzZ0IYSoCNrQhRCiImhDF0KIiqANXQghKoI2dCGEqAja0IUQoiJoQxdCiIqwoQ3dzB4ws2+a2Qtm9rHN6pQQQoi1Y+uNFDWzGoC/APB+AMcB/DmAD7n7c5vXPSGEEGWpb+DcewC84O4vAoCZfRbADwFIbuhmtul5Bra/6Z2bfUkhhLihuPzK0+fcffdqx21kQ78VwKtX/XwcwL0buN66eM+/+P1xNymEEGPl9//Rba+UOW4jG3opzOxBAA9e63aEEOKvOhvZ0E8AOHDVz/tHtmW4+0MAHgKuzVcuQgghhmxkQ/9zAHea2e0YbuQ/BuDvv9EJ29/0zi3xFQlz/WkSWw1Gzzewz608WPr0uH7imhPBVmcdLdjZi/SKjFpipCtxcj6zpbrkzErGQ4cD0O7zt4V4YFawieN9ryfsoW0fMGvJHqVg/WzQIwuL6yunDcVrDop4f1OwtV0jazsjx5UfN8Bmk5F202OLiY0zPm+DjLfO7qaTZwNoExtfycwnpcjjfJZl3Ru6uw/M7KcA/BGGT/yn3f3ZdfdECCHEhtjQd+ju/gcA/mCT+iKEEGIDKFJUCCEqgjZ0IYSoCNfcbXEZBYDOclOP6A/NvBONANCKYoE1p4OtRnQKS3x0ZeRYJnPUiU5RSyh2DY8Ht6xHDowX8IQ+1RssRCMRVIzcUWNqVMLhKB/EfvaLKJQaWTpcrgNXw4yMPYt9yhNSGu29l3w/YXO8Qf8rNh+pizJB2FnfPc5oqpsZOZ0JmExuqyd2gaykikn0WMDjyZaSRckCbdCRJiXyeElyOr9iXNu1jE8IW4tsTOx5KxJr03IiHpddxwS9oQshREXQhi6EEBVBG7oQQlQEbehCCFERtKELIURFGK+XCxDV75yFpXfpqcyrpObzwdbMYph8rc7dRzIi0WdFbKhZi2o0V+KBBgkn3tGMx05jKdjMeOh/j7iQdIl3QZ98RveyGIq8RF09gG6TeBz0Y5/qRJ1vpiLILd5jI/c4qzF3Ce4748QdqF/EvjPPhB4Ze2GTtJ2cPSLMC2ENaYrokVlcc0ZC0JOeIk48Z5iXS8bXF78mS/kQoZkUyBxbkZgj2k658Pe0Iw7xiCv5+mrkXiRxtoUyz5fE2GtkBGtpf+Wp6z5TCCHEDYU2dCGEqAja0IUQoiJoQxdCiIowVlE0M2CysVwcqLOkzQlxLSP6WJPY2vUoKmQJoSEj4cQZUV+ZCNigIh4wQ0TVWkHE3+wyPZ/RJCHKU9YKtpyMp8hiKoV+xvKeAx0iUPUKlk8gtjNI5HIvEIVrGoTOpjORm7qGOPYaCTdnStgEub8DY30E+qSdgobks7bpJWE0F0PEiWhekLUFAM5EN3KPamsQbwd0e4h9549rbGdQS7w/kjHV2XBY30m6iCHE2YElHyempcR7bp2sr4ax9RnPT0q8JM1Ao74G4XrVloUQQmxJtKELIURF0IYuhBAVYUPfoZvZywDmMPyKaODuhzejU0IIIdbOZoii3+fu58ocaAa0V2pxNPcv/48DS1M8SYSWJhNAk/8XIaIoKfjbIEKaFTyiFbVod8R85p3FKJTWu5foJamEOUGK0baI4MaE5yyKfQDQwjZy7Ey0US07IeZQ4YjJRNHWSaTGZ9HERpLbW4MUiSZCacYUdwBGyhXTHO0keXgqnziVGpnWWZAc+ql+MuGaqJWsmcQqRp84AvBC4LGhHLHvjVRRdSISZyTBe8Emia4tAB5HNUmOjTHlAFkyw0sO4jOzSKKTWY71nBVeADAgQm+fLoZy6CsXIYSoCBvd0B3AH5vZV83swc3okBBCiPWx0a9c3uPuJ8xsD4BHzOwb7v7Y1QeMNvoHAWBq560bbE4IIUSKDb2hu/uJ0d9nAPwegHvIMQ+5+2F3P9ya2bmR5oQQQrwB635DN7MpAJm7z43+/QMA/vUbngNHbYXI1KoR4SdBg+gKbaIRUVEjGZxXTrAzIvI0LSEneRQ7e+SaLB1wN6GHXOyTX/RiJGGtXe4z2ljRagDtZhxTi0RRZrY92FLRcD0ilhZkPgt2KyyRPjfRVplOZUR0ahVc0N1GqoMbExszshYS97LOHjsWaEraqZPoUQCok6hhWBTnuiySOPFsFKTieE4O7pMU2L2cTPwaCnEbEUWdpLoeJC8a7wfJYI06eafNErGvOSn+3iSCbo/sKV7j67jG2i9ZnJuxka9c9gL4vZFCXQfwX939DzdwPSGEEBtg3Ru6u78I4F2b2BchhBAbQG6LQghREbShCyFERdCGLoQQFWGs+dDNHK3GcpXeiOqeShfdIkLxdIPkUqYyccIHgyjXQIw3z4x5F/CwY+ZA4iQ0O5+Mtl7CHaffL5c7nTlWcH19LbA5uhAstcQcG/F4yFoxnYCT5PapcHFnKSOK6J3A8t2zRd9KFOeeICkbpoinyQRpJ1Uzu09Cw5mnyYC8b/HQe4DdZXbkFPEuSm0CGbmCk2eLZR1gT8YgkcbBWQoN1nmSrqKo8Vnu9MgckzvCfL2KxBzX6mRUNG87Sf3B8pYA6LBUDolaBWXQG7oQQlQEbehCCFERtKELIURF0IYuhBAVYbyiaOaotZaLRy3ykTJBREkAqDejuHbzFBEVSJhtkdBEu0SpyQuWB5r2iFoLlmSZHJsTHa6REE/6k9PRSLSb9kQce5tqPIm49EGUibKcpTiIE1rwqHT61sBuB82LnQr9Z/mlyfl1IoS1BlHcYkInAEw4EUDzaGuyUPeEuJaRVAjOPAGIAJnI/o0+ab4g9y2rxbYTqbpRJ+H3bB03iMhrRKS9lNhtvEue9wHJd9+I+f9bmKLX3E7Tf0TjIikCfiYVe082kRatvRB3i4KkkACAafIkTLTLp0MJTa/7TCGEEDcU2tCFEKIiaEMXQoiKoA1dCCEqwlhF0VbmuGPbcgGkt0jEqE7Mvz08mERLEk0kI6VfmyCFjgHM1IkiRHS4OXJuKv83i2J0pkGS0Fd3LvJsIwVu682Yh7psf5DzW5+xsD8W5bpE8mo3+fsBm2KQQs1GbClY3esJFrVHbtIkuV57kIpyjZGiyEqKVgnd2VgEaEHGXouDNFK4GQBsENdCf+FisLVm9wRbIhU8ag1WtPtKsDWmYm58kMjbOimKDgAD0gGWp5zJ4xl9sACrxfuWkfzwLSKaT9AVAjCRu8VqrRMhPRXgO+3E2SEZY7w6ekMXQoiKoA1dCCEqgjZ0IYSoCNrQhRCiIqwqiprZpwH8IIAz7v6OkW0ngN8CcBDAywB+1N2jAhMay7ELy0WVK52YhrXX5aLohcVz0fjE54Pp5naMKGu/+bt5p3bdHkx549ZgmyGiap9EmQHgAggRDGdYYWB+RSqw5TT5ZyTOBjBJrVzHY5oZyU6aVIk75LVhkShcJPttUngunIiDJActLSxeI+l8ezw6mRXybjlJK0tCOAta9RpwEiJcMOGapa9NhYoOYkeXemT2Lp0JpolpLsR3SFsXLp+KfSLn2iQRFhuJeGsSiFwn09EgLdVTsbNU9I/7SkEU+8lawtmArk9WvL28C4URgb1dzteBUuYN/TMAHlhh+xiAL7v7nQC+PPpZCCHEdWTVDd3dH0OsZvBDAB4e/fthAB/c5H4JIYRYI+v9Dn2vu58c/fsUgL2pA83sQTM7YmZH5q5cWmdzQgghVmPDoqi7O1LJCIe/f8jdD7v74ZltsxttTgghRIL1buinzWwfAIz+jkqLEEKIsbLe0P8vAPgwgF8c/R1dTQiNYgl7Fp9fZusTkbizGD1fAKD2/OeCLc/Z1zjxc2rpxajOAwBejtJ10dofbFaL/7uww/fxa9bfHEwz5D8xO8DkbN7PTu9YsA2+/ixvfwXtncSLYfZmfmw7LolsKbqk1Pvll87kTGxrfy3O8YAU/L2QeuUwknSeuAgVTnKPz0fPiJzk2gcAXIrnz5PE721SbLwgBaaHMO8o4vZDQtWtkZh34uxxfuFEPH+BjPM8/w/26W/H8xn3fM/7g60O4rpS415hDbLmWJj/DIuIp3nogf7LTwcb84dp3/a2YGsmUlhcyZknVFwL86eeCLaL5/medvsd8dnwRvS8K8uqb+hm9psA/gzAW8zsuJl9BMON/P1m9jyA7x/9LIQQ4jqy6muWu38o8av3bXJfhBBCbABFigohREXQhi6EEBVhrPnQHTn6xXJxoMXqD587yy9w+WQw7ZqOStieLIa1XylILnUAnSWS63vuW/G4OhEWj/Bw8XZzZ7D5RBSEsl3b4slLbEIAnH0smApStNaJ9DP3Wrzc9otfp81ktZjioJHHvvO03DydAG5+ezC1dsYw7MmZm4JtKttBL7lQi/M0KGL7LAh7UBCrcwHzyvlvROPl6NTVSSU/J7RvjmOaaB0MtumJuOYmZ/g72PkFIhKfiutjMIg37vx5Ln4u9OJz2KrHOR4sxuNuOfCOYNu3h1ZPx7deOB+NRZzPPinOPXjm/9BrFq98m9pX4i89E9u5/TZ6bJd0f+nci8F2rk/WEq91jrOvRNtNuxP7Xwn0hi6EEBVBG7oQQlQEbehCCFERtKELIURFGKsoWhR9LC2s+MKfJNvehq/R87fti6rEjlr8TGqRUe1IpA5f6pMOkHzVg5yIlee5kJbXozC5SBI8XyZiZX2K56amdWMHsU8X+lFstFjXF7VE0ey+cfF4JXmHiMmp4raXTgfTqcmYz+3mQ3fHc2diRCkAoJYq5LucwXNRTH7pxZi6Pz+diCT2GM073Yv3d4mIotPbeWRkUdwZj70lHrejTeajze/bFMm+kRdRAL0090KwnT+Vuuek2DHJJQ9EJ4Jb9+8mxx2kreyrR+H56GN/EQ88Fe9RqvD0TSwulFQMtw5T9+McAUBjMiqbZIaQ11hMauLduREjSPMiOgeURW/oQghREbShCyFERdCGLoQQFUEbuhBCVITxRooWC+gu/t9ltj4JtmxOpkSaKDLViQDBZBtP1OBoZtFe5FHgagzIVQdMEgFqRDyhEl49tlMssZLMoBlXz5M+nbhMJpQV3b7I5+PWydhQazZGB3aXYts5SSELAN0LcUznzz4Vbedj2NzM3oRAtGNPMF0g4u+pl78ZbEtkOhosug9Ag0a/xnFOE0G4vsCjfu107BNuidGj20j63d6ARydfRhz8lctR3OsskWernXje+jEKu9Ug6YRJZPXjj8bL7TQuNr547Ml4zfNxnNu6McJ3YjHh7UCcEFrkWZ8mpy4lC6vFtrrthCPACpzsKQAQ5XngYrdc2mKG3tCFEKIiaEMXQoiKoA1dCCEqgjZ0IYSoCGVK0H3azM6Y2TNX2X7ezE6Y2dHRnw9c224KIYRYjTJeLp8B8B8A/JcV9k+4+y+tpbFuf4BXTp5bZpuejbnDZ+o8vBn1qHL3B9HLpU68EDrOvTpImnJad3aKhPOn2N6IXi5Nkg+Z6d4Fy4UAoNeNnXr6ZJTjj59nV42f2+f2cG+JJsn5vHMpFitGFq/ZSyj5qMfwbJ7gIN7fuTl+30C8NZykcVjqRk+Rok+uyacD7YnoyTRdj49Nm4WaT5Cq1QCaN5HFcCF6NvTio4FOEQuQA8DT/+tLsR2Pc5Qj2jLj3jj9RlxzGblzC4tx7J3u88F28gLx7gHw2vno68G8T1iekJ2JdBNGXlXZrsLeaKdSr7lkeZ8it7hDkp/niXfni/Nx4X37fLn0G4xV39Dd/TEAvGS1EEKIG4aNfIf+U2b21OgrGV5WRgghxNhY74b+SQB3ADgE4CSAX04daGYPmtkRMzuysMADT4QQQmycdW3o7n7a3XN3LwD8GoB73uDYh9z9sLsfnpoqF1UlhBBi7awr9N/M9rn76xWbfxhArLRKmO/28diLy3NjH5iMQsd33sKLyU72Sah9EQWZfhGFhski9WESBbLGZFQ6Bk7UjwbvZ7NOwsBJcd5OFo/LCy6KfuVcDO2eJ32/SPrZI2LO4plEigHCFFEM37Ynht4nNEAUrSiqNhsxjLpPVmOtIHH6AHr9OHcLRNjMyBz1LsUDU5L3gd1RSts9HUWvOtGNSaQ4AJCAfuDSYswZf+GpOPaTPS4snumyePXYgXYWb1Ktxtdxg2jHdfIOODUZb9xCN87ohUT6DfZaOU8e13pOFsgMX3R1j8fWSPOtNkm/wacDbAs4i3jje6SdK4kF9tLp2P45nlGkFKtu6Gb2mwDuA7DLzI4D+FcA7jOzQxjuhi8D+In1d0EIIcRmsOqG7u4fIuZPXYO+CCGE2ACKFBVCiIqgDV0IISrCWPOhLw2AF1aEKPXzKNzcTqMdgU6N2Gvx/EFOVAmmiACYJCJRi0R6DmpMsUt8HpIwtUERXTbPeRQmnz3No/Z6VLYj0ZrkKKaxzCcEu7nTTCyNc/fE6ePB9uZtvCjyod0x7m83UREbGbm/zAYgI/eIOcVeIRG2JJX7G0CUMNYnEvyJBl8fOTm4Q5S0U3Ox8PNSwW8c09JbJNySLdl6QqwcsBzvzNaNOesLkul7difv+ykn62aJPAdkISdkVsxa7GejHe+ltchzlYh4XiBbQL4YFxNJy4+Xetwp4xUyzE434V1QAr2hCyFERdCGLoQQFUEbuhBCVARt6EIIURHGXCTa0Oks/8L/FSJgPjbNw6q+n0XjEVETFm3thHrig6hKsEMzcs2UKDpH8mzOEwH0yedfC7Z+KnPmfmaMYtQU0Zfm5+J8OgsfBcCy1c6QQtwDMksnLnNBl3HvgX3Bdsu2KDBZQvbqkrVgi3GOa5fiOD1nMjErBg10u/GafSK4MfpUpgU6/fPBdnExjrO7FPveTRSzZtGJk9MxypXogmhM8TmukyjImamotDZIUfTd2S5yRT4fl+ZOBdsSEUXnSNrjVPRpfYKk/m3G7c5q8bjLCVH0OVKUfbEb18JL5Nxz5P4CiVXXZsmDy6XU1Ru6EEJUBG3oQghREbShCyFERdCGLoQQFUEbuhBCVISxerlYlmFiYnKZrUVCiV87y89v3BS9LYwo53UrX9CZfaJlxFqQYtSY5p+HfSbmE4U+FbbM2J/dXOq415gnAYm47haJ1jts7qKnxzYiz/cTEcvdyzEYunszU/Ing6XGPJsAWI+lKIjFqJPVn2OPEnaWHDsem9O7WX4dooieIn2aOb08LBtBi/Szm1iJTTqf5L5la1nJkW1kPi+T+gHoxHQCqdTh2bZYYTtj6TvysusI1Elnkdzj3nxcM3MXEtckbmmDDdQB0hu6EEJUBG3oQghREbShCyFERVh1QzezA2b2qJk9Z2bPmtlHR/adZvaImT0/+nvHte+uEEKIFGVE0QGAn3H3J81sBsBXzewRAP8QwJfd/RfN7GMAPgbgZ9/4UgUKWyFj1LaHo6YmudTRYCITESuZNtdNfHS1iACR94mQRsK9a/Nc9Kq1o7g3X1Z/ToiVx3sXiDWGdqMfRR4nqQhA8tADwKTF8yfr8fw66edEjclwwEESBT7bmQu2uU4UjtoJTZMWWiZh+uhHwa3JUpzTVQNMeLzHDXYsy8FPcuADQEbuUbse567ZmAq2TkK8bZKhD0ixcibUkjrrw7bI3HeK6LGwpxlFwD4RoxcR7zkAXLgQC1wbaXtyW3yu2glVtPC4vtmT1Sah/20qJwO7iHPAEpniiyT9xkIt9h0AeuR2XkmkSCjDqm/o7n7S3Z8c/XsOwDEAtwL4IQAPjw57GMAH190LIYQQG2ZN36Gb2UEAdwF4HMBedz85+tUpAHs3tWdCCCHWROkN3cymAfwOgJ9292WOxe7uSLhVm9mDZnbEzI7kLCWcEEKITaHUhm5mDQw3899w998dmU+b2b7R7/cBiAUQAbj7Q+5+2N0P19iXl0IIITaFVZU6MzMAnwJwzN1/5apffQHAhwH84ujvz692LS8c3cXlKkDRiCJLqvYyJsr9h8I9fnD0SEQqAPTJfyx4+1EQSQQx0kK6s0R9vfvgnmA7OsGFowERSroej31tnuVyJrmhSSFrAJisRztL/z1NrnloH7/mbVlUibo5UeLOk3zXbZ6b2kmR6QFRSi8sEoWqGduZSj4KRCBjUcPE1KdRiDz2dHYy5rZ/59v/Rjxw1yy95h8//kfB1iPC5Cu9uGa8kxDhiHi7PSMCKMmnvrgQ2zn76mnazGInns9W0p4YKIpU/DQTzX2lQwYAzJCXzMRSuJM8B0tNVhidrNmED+BTr0ZBuNPnomwZyrhefC+AHwfwtJkdHdl+DsON/LfN7CMAXgHwo+vuhRBCiA2z6obu7l8B9wQEgPdtbneEEEKsF0WKCiFERdCGLoQQFWG8RaLhyH25YNAgnykzLLMqgBqJWEQrimMsaC/lMFl4FISKIrZDM+Imvoma6saIR9b+DBHSDm2jl8RREjnXJYWetxcxQu4y6XxCW8NbpuN87pyKtndORIXIU8LzAkkdTNL0dqdYkWgeYWdk6WZEeC5YZCXxturxwFlcJNGnxWss8pYIoDN8PrbP3BpsU/vuCbaJvVEoRSOmhQWAd9/7t4Ltzx7/YrBdOMdywM7Ta86XTP+7bSE6NkxN7Q62010e5Zp5LJrdLhksOUi8ky6UzJq8SJ5M28Wv2TVybDN2tGXRRu4kAGD/ziiqXrkQz+dyckRv6EIIURG0oQshREXQhi6EEBVBG7oQQlQEbehCCFERxurlUjdg54qw6x0xHTru5UI+DW9q1KInwQwZ1aU+d2PI+9FjgdUf7nficRcTSvrONvHc2U5ChEn4/UziI/bumdj+k+cvB9su4h3AgpMPTvOQ+u8mHi1v3R9TFCCP4ckLidzUF+ZIeHMeB9q6Em/c5IEH6DVv+a7oCvVybAY3df9HsJHDkCoMfCUn80QWCA3W5g2hz+57iyzaevSGAXleUr84dyXe+QWWtSBR3Tsj9/gi8fe6d+8dwVZrxb7Pvpe7cD35p89F46UY518M4r0459x/zWpxTIOMFT+I57cT9cKXWvGaRoq/s8LmMbP9kNumYp8WWuRZT5y/Er2hCyFERdCGLoQQFUEbuhBCVARt6EIIURHGKoq22zW8/TuXFzY+2IhdaHK9DmdwJdj2IaHErWA247HE54io0Z8jAigRjvKCT995j2LUTKLw7ErsZiZhAlNEELqbiC9nsqjo9PoxN/WuFqncDOCtb4r2mrWDLc+JwJR4PejujnNXi9HisPfeF2yzBxOlasnU75uNhbSnZ2PfL7wUs2W/9q3neTuvHQumAUvkUIv3J5vax685dUswXe4RwfAMKfidSFFw4iR7aKJwPDMZxcrzV17gFyWXnCePW631HcG2bdd3kevdTZu5932xTy//GZEBX3kx2hIpAi434nPkWVygExbXJiv8DAAXWyyNBJv3+KzPtvjDsYM87lfoobR+UEBv6EIIURG0oQshREXQhi6EEBVh1Q3dzA6Y2aNm9pyZPWtmHx3Zf97MTpjZ0dGfD1z77gohhEhRRhQdAPgZd3/SzGYAfNXMHhn97hPu/ktlG5tstHD33juXX5zkSO76SXr+0quxQO05ctyuXVHoWCS5wwGg04kRgotMwKwTYc9izmcA2P2OH4jHvvlgvORkHE+rw4tEF9/+UrDl9XjsHpwKtqWzUXk5eAcXRWsZKbs7GUU8J6FvlsgPXzdy8NvvjLY9dwUTqQsMAFgk7yJdxDH1B/cFW21vnLdbdnwnbefyibeTxmOvsoKohaT4MQDMvunNwdZvxrVweSmu2aVT3AnAiVp66+79wXbu7Ilgax14C73m2VdfCbYMRCAHSa5fxOd6qcffH2tT7wi2O+6PfZ+5FLOCH/vTP6TXxFIUlJeImD2xg/SpwZ9rFnK9hCjEMxqJkvI790bhet8kCwf+k1LtlKkpehLAydG/58zsGAASkyyEEOJ6sqbv0M3sIIC7ADw+Mv2UmT1lZp82sx2b3DchhBBroPSGbmbTAH4HwE+7+xUAnwRwB4BDGL7B/3LivAfN7IiZHVlYIFmvhBBCbAqlNnQza2C4mf+Gu/8uALj7aXfP3b0A8GsAYlHE4XEPufthdz88NVUuuEYIIcTaWfU7dDMzAJ8CcMzdf+Uq+77R9+sA8MMAnlm9McOu+nJl4VSXCGlFFEQA4GLr1WirEeGpR9JcJj668pkoVmSX4rRMzERhcPpt99FrNvf9tWicui3aLAqy3SkupNXvjMKTH4/RdC2iT7XeEgstd6ffRNvB9ijOYSGqQUxivhADMAEAA2ehd1EoHZBUphfnudA6YP/ZIyl5JwsiPJNTUw/CTbfGo+sWBb+2xw71Fvn/SNmIrEbmgxw3GPD1UeSJENIV7NpdXv7Kz5estGwk3zUJqswTjgmMWiM+l7XZA8F223v/Hr8AEX8Z27YTAfRgfNYBoEFuSPOFR4Pt1NxLwXbzzXvpNWcQI4R33f4ucuQmiaIAvhfAjwN42syOjmw/B+BDZnYIw4L2LwP4iVItCiGEuCaU8XL5CvhLxR9sfneEEEKsF0WKCiFERdCGLoQQFUEbuhBCVISx5kOvNWcweeC9y2z7zkdPjVdJrmwAwK4YEltbiGo4dY7cPsOsKCaiF0T7IMlN3YyFkvPdPL9zD7GtmMkd8EHsuzH3AADbuiQkP/v+YGo0okeLNeOMpHwieiQ8uo/orVEgFqheoL4vQJfkrGYJDvzMfGzbeH74PGP3nRQGJn2fJN4KxLcHANAkObSN5NBmq47N+/B8EgbOvFdYtHjOe3p2noSgt2M+9v2zqZFGts0kQuBLcLHPxs69fqjfDvFOKsj9rW/j46ntiB4xMJKfnjtRUS41Yv8Xbv87wTbjiergBNvsLRSyAAAO60lEQVQW13ezmawEvip6QxdCiIqgDV0IISqCNnQhhKgI2tCFEKIijFUUbdSbuHXH8hD4bzei2DdDwtcB4EqNhc/G/Mwsm/oEj5jGRBHlQWPaHhHh8gEXvS4R0a3XiUbPY+h/r8vkU+B4P/ZzieinLaL9kvrFaCRqazej1knPpzW3E3M8IAqsE4FsqR7fL/oZF1p79CYR0YzciwWPg5+tcXVshuQpz2tkQOz0glcbNvLYMZG6TobYSRQwbt8cUzm0O/FJ6BERMRWQ39xBju3H/N1L9Ziqo02Kmi/0+NpGEZ8D5tkwyOK8TREHBADo1+KxLJXCWbJmL5HuDInrs05qIkxYFDVTc9zL40DP0uQU5dAbuhBCVARt6EIIURG0oQshREXQhi6EEBVhrKJof9DAiYvLRYQO0xWJoAEANXJs3ieiFREVLieKtJ7nMZzBwgQq5FzqKPKYGLy/xJKFRyksn4vRksPziVrpRBUlQWq5EQV0MkaUAgAsikzNWrQV7FWg4PPB9NMOKarc68V5zxMiYBdxngoSXZghXmDAcuizTgIYkBzr0/UoejlZslZwlbhDFNScdMBJHvkuq84NwPuxA0sWnQhmF9hDxO9bLYvHDkg/zzTiHA3YGAcJbwfEtVhnAdN0X+BidpdEkPfIvWTrKycFtwEgr8eD+czFtkmN+SFXyHO4gddsvaELIURF0IYuhBAVQRu6EEJUhFU3dDNrm9kTZvZ1M3vWzH5hZL/dzB43sxfM7LeMppATQggxLsqIol0A97v7vJk1AHzFzL4E4J8A+IS7f9bM/hOAjwD45BtdaN4N/7u3QrgiQlhK6JibjyJNTtQoJooykWZITJVbQwwVy/IY2djscSWtxURIEqeWEVE0Ay/M286JSkQ+jsv+lyvG174B5BY5VUX5cmJJUwsiJ+Wk8nNOIg6HEDXL4nwWtTjSThHXQp9dD8A8ab7Vj/2sk/VlREQDQG8Si2JEPa73RDAuMhJFWRBR9SJpqEjct5wcOyDHFuQG93sk7XByt4njnGAjJfeN1BV/vbVgaWbRlpG2e4m9Yqkfn/cO2wJIRXo3/sTRmt+WHNSqrPr8+5DXXQoaoz8O4H4AnxvZHwbwwXX3QgghxIYp9UJnZjUzOwrgDIBHAHwLwCV3f/0z/DiAW69NF4UQQpSh1Ibu7rm7HwKwH8A9AN5atgEze9DMjpjZkc4c8aUWQgixKazJy8XdLwF4FMC7Acya/eW3YvsBnEic85C7H3b3wxMz6y+tJIQQ4o0p4+Wy28xmR/+eAPB+AMcw3Nh/ZHTYhwF8/lp1UgghxOqU8XLZB+BhM6th+AHw2+7+RTN7DsBnzezfAPgagE+tdqFubvj2leVN1kkPikHic4Z6VhB4QnN6KPUuyKOXDNO9m6lSy+TgjCjf06xINDkOAHbuiuH3RjwbOkS175Pb7M7b6ZEwbJD0CktUiGfpDYCceCzkdO54EeGymMf5dBLuXXj0OOjVuEcKc8Jini/GwvRz7gXVIN4WA/YkUgcfft8K6jrDVi07n+f1Z44mAycpCkg6gJw0Xetz7xGWISHjT2bAcr6FNYnXUoscSrIbIDXHi/R2xmN7ZB0WCS8q5u2Ffsqza3VW3dDd/SkAdxH7ixh+ny6EEOIGQJGiQghREbShCyFERdCGLoQQFWGs+dDdDd3ucsGg14mKiCUKAzuLBmbHETXHE5mLqUxDQm9rLK82KfAK0AhlbE9EgQcarBA2AJKOgMFC2OfI5/YgEfzfWZmaAUCXCIuUGndLNcS0BY08tm/kvjWSwe4MkgObiJU9kgQ7z3kqIifz2Sfz6eSeOxXnwRctS3FAhGsqfgKoGVmLfHGT/qTSYpCzWTtkQB0ilBbsAU50iW1NLL1CKyHoLhFB2EihdSeZNpyOMbHXkJB+Np3JKSb29gbes/WGLoQQFUEbuhBCVARt6EIIURG0oQshREUYuyiar4gCLUhCY08pCKS4b5axvNis7USfqC1+zvVpNFsUEAEgZwVySfTYAissTK8InOzGCE6WS3lARDyW7zpRExkFyS+fypcdrkmTOwMg85QlROp4XIo4Uyz/NxMRmdDpiZlnI6LXpHmtE2NM2cNFyz+efOrZmNjDUbqZxKHlxFvmrDC0lxNleyWfSwCokT2kRuoksBGlth8mfBdMuC6vMcPImOZ9/ZGiekMXQoiKoA1dCCEqgjZ0IYSoCNrQhRCiIoxdFO30V4qDRJ5j+TTBtaSsRnPVxrZToldKLY0XLWEZkpMUtCwj5kIihS3DfTq2Q7tePrqwfNsl52hNwnM5zMqH2JXuZul7Xh4uhG2R96XUOmTFipkySARu+rytRXyl9530M3FNFpXKnBXoucnfkPPJHNEpSjbN5liRokII8VcebehCCFERtKELIURFKFNTtG1mT5jZ183sWTP7hZH9M2b2kpkdHf05dO27K4QQIkUZUbQL4H53n7dh7syvmNmXRr/7p+7+uWvXPSGEEGUpU1PUAcyPfmyM/qzLTaAA0Fsp9w5I6H7Ky4W4udRIPuRsDSHTqWDkMhSJAHqW+pwey91UEj1i4eosBH0Ncccb4Fp4ijDSYdTlxrnRfvLTxzP2sZFaM8zMjmWFzelxfN4K5rG00WVMFg5fC+UbomuR5sFfSzMsn8A1Dv03s5qZHQVwBsAj7v746Ff/1syeMrNPmBlLlCCEEGJMlNrQ3T1390MA9gO4x8zeAeDjAN4K4K8D2AngZ9m5ZvagmR0xsyODxYub1G0hhBArWZOXi7tfAvAogAfc/aQP6QL4dQD3JM55yN0Pu/vh+uSOjfdYCCEEpYyXy24zmx39ewLA+wF8w8z2jWwG4IMAnrmWHRVCCPHGlFEP9wF42MxqGH4A/La7f9HM/sTMdmP4rf5RAP941Ss5kA+Wm4qciYVrKITL8nfXyPlWtkpzApKj2Kj8CZQP52XFrBNXpP1n1yyXDD4pFo5J7CzLWsSx8qJXeXFsY9e83my+MFj+2I2pmgWN8icF5deSToBqjRu7b0XJDqSj+cn569dES3m5PAXgLmK/f/3NCiGE2GwUKSqEEBVBG7oQQlQEbehCCFERxpwP3THor1BFmSjqPALTjXU3ii9UrMzWknuciYhMpeHqRY2JN0kBtSzlcrznJcPULDHHZaWsjWqnyTTnG2CDadvX0tK1uOh1ZC2dL3ts+WuyCMyydZJT4j6VrUsm5k8Vs6ZBnew45pOxJqFzsPohCfSGLoQQFUEbuhBCVARt6EIIURG0oQshREUYqygKAL4iZWwxYAJk6mwiFhARsEYlEf7ZVbqAMUtpmSxQW671tXyaMk2FCUIsFSk7O1tLReeyIuBawvbGhJO0xdekl4mUzzca6aLb6+dapFJmqaHXdn5J61oiTZmNFtImplQdbrY+NzCfekMXQoiKoA1dCCEqgjZ0IYSoCNrQhRCiImhDF0KIijDm0H+gGCxXdfNB9FzJ81ScLEsTwI5iOYbLh/NS2PlFIkSXqNRrqhvLLlmuGRQlP6NZeoLXr1CqP1SJ30Ai5zUT27omhatLxmzbFvFyGRdruRdszXIvl2hbk89O2eT6CW8tuuJLXjLLyqcogCv0Xwgh/sqjDV0IISqCNnQhhKgI2tCFEKIi2DURklKNmZ0F8Mrox10Azo2t8WuPxnPjU7UxaTw3Nps5nje5++7VDhrrhr6sYbMj7n74ujR+DdB4bnyqNiaN58bmeoxHX7kIIURF0IYuhBAV4Xpu6A9dx7avBRrPjU/VxqTx3NiMfTzX7Tt0IYQQm4u+chFCiIow9g3dzB4ws2+a2Qtm9rFxt78ZmNmnzeyMmT1zlW2nmT1iZs+P/t5xPfu4FszsgJk9ambPmdmzZvbRkX1LjsnM2mb2hJl9fTSeXxjZbzezx0dr77fMrHm9+7oWzKxmZl8zsy+Oft7q43nZzJ42s6NmdmRk25JrDgDMbNbMPmdm3zCzY2b27nGPZ6wbupnVAPxHAH8bwNsAfMjM3jbOPmwSnwHwwArbxwB82d3vBPDl0c9bhQGAn3H3twH4HgA/ObovW3VMXQD3u/u7ABwC8ICZfQ+AfwfgE+7+HQAuAvjIdezjevgogGNX/bzVxwMA3+fuh65y79uqaw4AfhXAH7r7WwG8C8N7Nd7xuPvY/gB4N4A/uurnjwP4+Dj7sIljOQjgmat+/iaAfaN/7wPwzevdxw2M7fMA3l+FMQGYBPAkgHsxDPKoj+zL1uKN/gfA/tGGcD+AL2KYqG/LjmfU55cB7Fph25JrDsB2AC9hpEter/GM+yuXWwG8etXPx0e2KrDX3U+O/n0KwN7r2Zn1YmYHAdwF4HFs4TGNvp44CuAMgEcAfAvAJfe/zE261dbevwfwz/D/8wbfhK09HmCYkfaPzeyrZvbgyLZV19ztAM4C+PXR12L/2cymMObxSBS9Bvjw43jLuQ+Z2TSA3wHw0+5+5erfbbUxuXvu7ocwfLO9B8Bbr3OX1o2Z/SCAM+7+1evdl03mPe5+N4Zfwf6kmf3Nq3+5xdZcHcDdAD7p7ncBWMCKr1fGMZ5xb+gnABy46uf9I1sVOG1m+wBg9PeZ69yfNWFmDQw3899w998dmbf0mADA3S8BeBTDryRmzez1oi5bae19L4C/a2YvA/gshl+7/Cq27ngAAO5+YvT3GQC/h+EH71Zdc8cBHHf3x0c/fw7DDX6s4xn3hv7nAO4cqfNNAD8G4Atj7sO14gsAPjz694cx/B56S2BmBuBTAI65+69c9astOSYz221ms6N/T2CoBxzDcGP/kdFhW2Y87v5xd9/v7gcxfGb+xN3/AbboeADAzKbMbOb1fwP4AQDPYIuuOXc/BeBVM3vLyPQ+AM9h3OO5DuLBBwD8BYbfaf7z6y1mrHMMvwngJIA+hp/MH8HwO80vA3gewP8EsPN693MN43kPhv8VfArA0dGfD2zVMQH4bgBfG43nGQD/cmR/M4AnALwA4L8BaF3vvq5jbPcB+OJWH8+o718f/Xn29b1gq665Ud8PATgyWnf/HcCOcY9HkaJCCFERJIoKIURF0IYuhBAVQRu6EEJUBG3oQghREbShCyFERdCGLoQQFUEbuhBCVARt6EIIURH+H87QwXbZo2ZlAAAAAElFTkSuQmCC\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0xae2e70b0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "# Assuming output_buffer contains 32-bit integers with packed RGB data\n",
    "reshaped_array_temp = output_buffer.reshape((40, 64))  # Reshape to image dimensions\n",
    "\n",
    "# Extract RGB components from the output buffer\n",
    "red = (reshaped_array_temp >> 16) & 0xFF\n",
    "green = (reshaped_array_temp >> 8) & 0xFF\n",
    "blue = reshaped_array_temp & 0xFF\n",
    "\n",
    "# Reshape each color component to the correct image dimensions\n",
    "reshaped_Red = red.reshape(40, 64)\n",
    "reshaped_Green = green.reshape(40, 64)\n",
    "reshaped_Blue = blue.reshape(40, 64)\n",
    "\n",
    "# Create an RGB image\n",
    "rgb_image = np.empty((40, 64, 3), dtype=np.uint8)\n",
    "rgb_image[:, :, 0] = reshaped_Red\n",
    "rgb_image[:, :, 1] = reshaped_Green\n",
    "rgb_image[:, :, 2] = reshaped_Blue\n",
    "\n",
    "# Display the RGB image\n",
    "print(\"rgb Image shape\", rgb_image.shape)\n",
    "print(\"rgb Image R\", reshaped_Red)\n",
    "print(\"rgb Image G\", reshaped_Green)\n",
    "print(\"rgb Image B\", reshaped_Blue)\n",
    "\n",
    "_ = plt.imshow(rgb_image)\n",
    "plt.show()  # Make sure to use plt.show() to display the plot\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## 6. Free all the memory buffers\n",
    "Don't forget to free the memory buffers to avoid memory leaks!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 217,
   "metadata": {},
   "outputs": [],
   "source": [
    "del input_buffer, output_buffer"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
