Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Apr 18 17:48:33 2025
| Host         : GDESK-26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    22          
TIMING-18  Warning           Missing input or output delay  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (51)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: dc/clk25_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: dc/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (51)
-------------------------------------------------
 There are 51 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.132        0.000                      0                  316        0.195        0.000                      0                  316        4.500        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
ClkPort  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ClkPort             2.132        0.000                      0                  316        0.195        0.000                      0                  316        4.500        0.000                       0                   188  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ClkPort
  To Clock:  ClkPort

Setup :            0  Failing Endpoints,  Worst Slack        2.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/marioSpeed_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 5.029ns (64.110%)  route 2.815ns (35.889%))
  Logic Levels:           26  (CARRY4=23 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  vbc/marioSpeed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[5]/Q
                         net (fo=2, routed)           0.591     6.257    vbc/marioSpeed_reg[5]
    SLICE_X60Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.894 r  vbc/posX_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.894    vbc/posX_reg[9]_i_25_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  vbc/posX_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.011    vbc/posX_reg[9]_i_24_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  vbc/posX_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.128    vbc/posX_reg[9]_i_9_n_0
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.245    vbc/posX_reg[9]_i_21_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  vbc/posX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.362    vbc/posX_reg[9]_i_18_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  vbc/posX_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.479    vbc/posX_reg[9]_i_22_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    vbc/posX_reg[9]_i_16_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.713    vbc/posX_reg[9]_i_20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  vbc/posX_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.830    vbc/posX_reg[9]_i_26_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  vbc/posX_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.956    vbc/posX_reg[9]_i_15_n_0
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.279 f  vbc/posX_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.601     8.880    vbc/posX1[46]
    SLICE_X59Y121        LUT4 (Prop_lut4_I2_O)        0.306     9.186 f  vbc/posX[9]_i_23/O
                         net (fo=1, routed)           0.433     9.619    vbc/posX[9]_i_23_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.743 f  vbc/posX[9]_i_6/O
                         net (fo=52, routed)          1.172    10.915    vbc/posX[9]_i_6_n_0
    SLICE_X61Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.039 r  vbc/marioSpeed[4]_i_5/O
                         net (fo=1, routed)           0.000    11.039    vbc/marioSpeed[4]_i_5_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  vbc/marioSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    vbc/marioSpeed_reg[4]_i_1_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  vbc/marioSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.685    vbc/marioSpeed_reg[8]_i_1_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  vbc/marioSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.799    vbc/marioSpeed_reg[12]_i_1_n_0
    SLICE_X61Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  vbc/marioSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    vbc/marioSpeed_reg[16]_i_1_n_0
    SLICE_X61Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  vbc/marioSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    vbc/marioSpeed_reg[20]_i_1_n_0
    SLICE_X61Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  vbc/marioSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    vbc/marioSpeed_reg[24]_i_1_n_0
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  vbc/marioSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.255    vbc/marioSpeed_reg[28]_i_1_n_0
    SLICE_X61Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  vbc/marioSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    vbc/marioSpeed_reg[32]_i_1_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.483 r  vbc/marioSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.483    vbc/marioSpeed_reg[36]_i_1_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.597 r  vbc/marioSpeed_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.606    vbc/marioSpeed_reg[40]_i_1_n_0
    SLICE_X61Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.720 r  vbc/marioSpeed_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    vbc/marioSpeed_reg[44]_i_1_n_0
    SLICE_X61Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.054 r  vbc/marioSpeed_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.054    vbc/marioSpeed_reg[48]_i_1_n_6
    SLICE_X61Y126        FDRE                                         r  vbc/marioSpeed_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.478    14.900    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y126        FDRE                                         r  vbc/marioSpeed_reg[49]/C
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X61Y126        FDRE (Setup_fdre_C_D)        0.062    15.186    vbc/marioSpeed_reg[49]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -13.054    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.243ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/marioSpeed_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 4.918ns (63.595%)  route 2.815ns (36.405%))
  Logic Levels:           26  (CARRY4=23 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  vbc/marioSpeed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[5]/Q
                         net (fo=2, routed)           0.591     6.257    vbc/marioSpeed_reg[5]
    SLICE_X60Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.894 r  vbc/posX_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.894    vbc/posX_reg[9]_i_25_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  vbc/posX_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.011    vbc/posX_reg[9]_i_24_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  vbc/posX_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.128    vbc/posX_reg[9]_i_9_n_0
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.245    vbc/posX_reg[9]_i_21_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  vbc/posX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.362    vbc/posX_reg[9]_i_18_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  vbc/posX_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.479    vbc/posX_reg[9]_i_22_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    vbc/posX_reg[9]_i_16_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.713    vbc/posX_reg[9]_i_20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  vbc/posX_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.830    vbc/posX_reg[9]_i_26_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  vbc/posX_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.956    vbc/posX_reg[9]_i_15_n_0
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.279 f  vbc/posX_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.601     8.880    vbc/posX1[46]
    SLICE_X59Y121        LUT4 (Prop_lut4_I2_O)        0.306     9.186 f  vbc/posX[9]_i_23/O
                         net (fo=1, routed)           0.433     9.619    vbc/posX[9]_i_23_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.743 f  vbc/posX[9]_i_6/O
                         net (fo=52, routed)          1.172    10.915    vbc/posX[9]_i_6_n_0
    SLICE_X61Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.039 r  vbc/marioSpeed[4]_i_5/O
                         net (fo=1, routed)           0.000    11.039    vbc/marioSpeed[4]_i_5_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  vbc/marioSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    vbc/marioSpeed_reg[4]_i_1_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  vbc/marioSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.685    vbc/marioSpeed_reg[8]_i_1_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  vbc/marioSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.799    vbc/marioSpeed_reg[12]_i_1_n_0
    SLICE_X61Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  vbc/marioSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    vbc/marioSpeed_reg[16]_i_1_n_0
    SLICE_X61Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  vbc/marioSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    vbc/marioSpeed_reg[20]_i_1_n_0
    SLICE_X61Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  vbc/marioSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    vbc/marioSpeed_reg[24]_i_1_n_0
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  vbc/marioSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.255    vbc/marioSpeed_reg[28]_i_1_n_0
    SLICE_X61Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  vbc/marioSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    vbc/marioSpeed_reg[32]_i_1_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.483 r  vbc/marioSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.483    vbc/marioSpeed_reg[36]_i_1_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.597 r  vbc/marioSpeed_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.606    vbc/marioSpeed_reg[40]_i_1_n_0
    SLICE_X61Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.720 r  vbc/marioSpeed_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.720    vbc/marioSpeed_reg[44]_i_1_n_0
    SLICE_X61Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.943 r  vbc/marioSpeed_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.943    vbc/marioSpeed_reg[48]_i_1_n_7
    SLICE_X61Y126        FDRE                                         r  vbc/marioSpeed_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.478    14.900    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y126        FDRE                                         r  vbc/marioSpeed_reg[48]/C
                         clock pessimism              0.259    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X61Y126        FDRE (Setup_fdre_C_D)        0.062    15.186    vbc/marioSpeed_reg[48]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                  2.243    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/marioSpeed_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.730ns  (logic 4.915ns (63.581%)  route 2.815ns (36.419%))
  Logic Levels:           25  (CARRY4=22 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  vbc/marioSpeed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[5]/Q
                         net (fo=2, routed)           0.591     6.257    vbc/marioSpeed_reg[5]
    SLICE_X60Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.894 r  vbc/posX_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.894    vbc/posX_reg[9]_i_25_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  vbc/posX_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.011    vbc/posX_reg[9]_i_24_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  vbc/posX_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.128    vbc/posX_reg[9]_i_9_n_0
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.245    vbc/posX_reg[9]_i_21_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  vbc/posX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.362    vbc/posX_reg[9]_i_18_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  vbc/posX_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.479    vbc/posX_reg[9]_i_22_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    vbc/posX_reg[9]_i_16_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.713    vbc/posX_reg[9]_i_20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  vbc/posX_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.830    vbc/posX_reg[9]_i_26_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  vbc/posX_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.956    vbc/posX_reg[9]_i_15_n_0
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.279 f  vbc/posX_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.601     8.880    vbc/posX1[46]
    SLICE_X59Y121        LUT4 (Prop_lut4_I2_O)        0.306     9.186 f  vbc/posX[9]_i_23/O
                         net (fo=1, routed)           0.433     9.619    vbc/posX[9]_i_23_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.743 f  vbc/posX[9]_i_6/O
                         net (fo=52, routed)          1.172    10.915    vbc/posX[9]_i_6_n_0
    SLICE_X61Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.039 r  vbc/marioSpeed[4]_i_5/O
                         net (fo=1, routed)           0.000    11.039    vbc/marioSpeed[4]_i_5_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  vbc/marioSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    vbc/marioSpeed_reg[4]_i_1_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  vbc/marioSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.685    vbc/marioSpeed_reg[8]_i_1_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  vbc/marioSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.799    vbc/marioSpeed_reg[12]_i_1_n_0
    SLICE_X61Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  vbc/marioSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    vbc/marioSpeed_reg[16]_i_1_n_0
    SLICE_X61Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  vbc/marioSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    vbc/marioSpeed_reg[20]_i_1_n_0
    SLICE_X61Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  vbc/marioSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    vbc/marioSpeed_reg[24]_i_1_n_0
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  vbc/marioSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.255    vbc/marioSpeed_reg[28]_i_1_n_0
    SLICE_X61Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  vbc/marioSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    vbc/marioSpeed_reg[32]_i_1_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.483 r  vbc/marioSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.483    vbc/marioSpeed_reg[36]_i_1_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.597 r  vbc/marioSpeed_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.606    vbc/marioSpeed_reg[40]_i_1_n_0
    SLICE_X61Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.940 r  vbc/marioSpeed_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.940    vbc/marioSpeed_reg[44]_i_1_n_6
    SLICE_X61Y125        FDRE                                         r  vbc/marioSpeed_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.476    14.898    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y125        FDRE                                         r  vbc/marioSpeed_reg[45]/C
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X61Y125        FDRE (Setup_fdre_C_D)        0.062    15.184    vbc/marioSpeed_reg[45]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/marioSpeed_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 4.894ns (63.482%)  route 2.815ns (36.518%))
  Logic Levels:           25  (CARRY4=22 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  vbc/marioSpeed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[5]/Q
                         net (fo=2, routed)           0.591     6.257    vbc/marioSpeed_reg[5]
    SLICE_X60Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.894 r  vbc/posX_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.894    vbc/posX_reg[9]_i_25_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  vbc/posX_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.011    vbc/posX_reg[9]_i_24_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  vbc/posX_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.128    vbc/posX_reg[9]_i_9_n_0
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.245    vbc/posX_reg[9]_i_21_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  vbc/posX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.362    vbc/posX_reg[9]_i_18_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  vbc/posX_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.479    vbc/posX_reg[9]_i_22_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    vbc/posX_reg[9]_i_16_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.713    vbc/posX_reg[9]_i_20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  vbc/posX_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.830    vbc/posX_reg[9]_i_26_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  vbc/posX_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.956    vbc/posX_reg[9]_i_15_n_0
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.279 f  vbc/posX_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.601     8.880    vbc/posX1[46]
    SLICE_X59Y121        LUT4 (Prop_lut4_I2_O)        0.306     9.186 f  vbc/posX[9]_i_23/O
                         net (fo=1, routed)           0.433     9.619    vbc/posX[9]_i_23_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.743 f  vbc/posX[9]_i_6/O
                         net (fo=52, routed)          1.172    10.915    vbc/posX[9]_i_6_n_0
    SLICE_X61Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.039 r  vbc/marioSpeed[4]_i_5/O
                         net (fo=1, routed)           0.000    11.039    vbc/marioSpeed[4]_i_5_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  vbc/marioSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    vbc/marioSpeed_reg[4]_i_1_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  vbc/marioSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.685    vbc/marioSpeed_reg[8]_i_1_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  vbc/marioSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.799    vbc/marioSpeed_reg[12]_i_1_n_0
    SLICE_X61Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  vbc/marioSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    vbc/marioSpeed_reg[16]_i_1_n_0
    SLICE_X61Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  vbc/marioSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    vbc/marioSpeed_reg[20]_i_1_n_0
    SLICE_X61Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  vbc/marioSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    vbc/marioSpeed_reg[24]_i_1_n_0
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  vbc/marioSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.255    vbc/marioSpeed_reg[28]_i_1_n_0
    SLICE_X61Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  vbc/marioSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    vbc/marioSpeed_reg[32]_i_1_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.483 r  vbc/marioSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.483    vbc/marioSpeed_reg[36]_i_1_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.597 r  vbc/marioSpeed_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.606    vbc/marioSpeed_reg[40]_i_1_n_0
    SLICE_X61Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.919 r  vbc/marioSpeed_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.919    vbc/marioSpeed_reg[44]_i_1_n_4
    SLICE_X61Y125        FDRE                                         r  vbc/marioSpeed_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.476    14.898    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y125        FDRE                                         r  vbc/marioSpeed_reg[47]/C
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X61Y125        FDRE (Setup_fdre_C_D)        0.062    15.184    vbc/marioSpeed_reg[47]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -12.919    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/marioSpeed_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.635ns  (logic 4.820ns (63.128%)  route 2.815ns (36.872%))
  Logic Levels:           25  (CARRY4=22 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  vbc/marioSpeed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[5]/Q
                         net (fo=2, routed)           0.591     6.257    vbc/marioSpeed_reg[5]
    SLICE_X60Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.894 r  vbc/posX_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.894    vbc/posX_reg[9]_i_25_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  vbc/posX_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.011    vbc/posX_reg[9]_i_24_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  vbc/posX_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.128    vbc/posX_reg[9]_i_9_n_0
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.245    vbc/posX_reg[9]_i_21_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  vbc/posX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.362    vbc/posX_reg[9]_i_18_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  vbc/posX_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.479    vbc/posX_reg[9]_i_22_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    vbc/posX_reg[9]_i_16_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.713    vbc/posX_reg[9]_i_20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  vbc/posX_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.830    vbc/posX_reg[9]_i_26_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  vbc/posX_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.956    vbc/posX_reg[9]_i_15_n_0
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.279 f  vbc/posX_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.601     8.880    vbc/posX1[46]
    SLICE_X59Y121        LUT4 (Prop_lut4_I2_O)        0.306     9.186 f  vbc/posX[9]_i_23/O
                         net (fo=1, routed)           0.433     9.619    vbc/posX[9]_i_23_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.743 f  vbc/posX[9]_i_6/O
                         net (fo=52, routed)          1.172    10.915    vbc/posX[9]_i_6_n_0
    SLICE_X61Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.039 r  vbc/marioSpeed[4]_i_5/O
                         net (fo=1, routed)           0.000    11.039    vbc/marioSpeed[4]_i_5_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  vbc/marioSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    vbc/marioSpeed_reg[4]_i_1_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  vbc/marioSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.685    vbc/marioSpeed_reg[8]_i_1_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  vbc/marioSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.799    vbc/marioSpeed_reg[12]_i_1_n_0
    SLICE_X61Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  vbc/marioSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    vbc/marioSpeed_reg[16]_i_1_n_0
    SLICE_X61Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  vbc/marioSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    vbc/marioSpeed_reg[20]_i_1_n_0
    SLICE_X61Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  vbc/marioSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    vbc/marioSpeed_reg[24]_i_1_n_0
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  vbc/marioSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.255    vbc/marioSpeed_reg[28]_i_1_n_0
    SLICE_X61Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  vbc/marioSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    vbc/marioSpeed_reg[32]_i_1_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.483 r  vbc/marioSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.483    vbc/marioSpeed_reg[36]_i_1_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.597 r  vbc/marioSpeed_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.606    vbc/marioSpeed_reg[40]_i_1_n_0
    SLICE_X61Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.845 r  vbc/marioSpeed_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.845    vbc/marioSpeed_reg[44]_i_1_n_5
    SLICE_X61Y125        FDRE                                         r  vbc/marioSpeed_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.476    14.898    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y125        FDRE                                         r  vbc/marioSpeed_reg[46]/C
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X61Y125        FDRE (Setup_fdre_C_D)        0.062    15.184    vbc/marioSpeed_reg[46]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -12.845    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.355ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/marioSpeed_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 4.804ns (63.051%)  route 2.815ns (36.949%))
  Logic Levels:           25  (CARRY4=22 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  vbc/marioSpeed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[5]/Q
                         net (fo=2, routed)           0.591     6.257    vbc/marioSpeed_reg[5]
    SLICE_X60Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.894 r  vbc/posX_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.894    vbc/posX_reg[9]_i_25_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  vbc/posX_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.011    vbc/posX_reg[9]_i_24_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  vbc/posX_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.128    vbc/posX_reg[9]_i_9_n_0
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.245    vbc/posX_reg[9]_i_21_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  vbc/posX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.362    vbc/posX_reg[9]_i_18_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  vbc/posX_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.479    vbc/posX_reg[9]_i_22_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    vbc/posX_reg[9]_i_16_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.713    vbc/posX_reg[9]_i_20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  vbc/posX_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.830    vbc/posX_reg[9]_i_26_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  vbc/posX_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.956    vbc/posX_reg[9]_i_15_n_0
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.279 f  vbc/posX_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.601     8.880    vbc/posX1[46]
    SLICE_X59Y121        LUT4 (Prop_lut4_I2_O)        0.306     9.186 f  vbc/posX[9]_i_23/O
                         net (fo=1, routed)           0.433     9.619    vbc/posX[9]_i_23_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.743 f  vbc/posX[9]_i_6/O
                         net (fo=52, routed)          1.172    10.915    vbc/posX[9]_i_6_n_0
    SLICE_X61Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.039 r  vbc/marioSpeed[4]_i_5/O
                         net (fo=1, routed)           0.000    11.039    vbc/marioSpeed[4]_i_5_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  vbc/marioSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    vbc/marioSpeed_reg[4]_i_1_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  vbc/marioSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.685    vbc/marioSpeed_reg[8]_i_1_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  vbc/marioSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.799    vbc/marioSpeed_reg[12]_i_1_n_0
    SLICE_X61Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  vbc/marioSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    vbc/marioSpeed_reg[16]_i_1_n_0
    SLICE_X61Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  vbc/marioSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    vbc/marioSpeed_reg[20]_i_1_n_0
    SLICE_X61Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  vbc/marioSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    vbc/marioSpeed_reg[24]_i_1_n_0
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  vbc/marioSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.255    vbc/marioSpeed_reg[28]_i_1_n_0
    SLICE_X61Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  vbc/marioSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    vbc/marioSpeed_reg[32]_i_1_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.483 r  vbc/marioSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.483    vbc/marioSpeed_reg[36]_i_1_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.597 r  vbc/marioSpeed_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    12.606    vbc/marioSpeed_reg[40]_i_1_n_0
    SLICE_X61Y125        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.829 r  vbc/marioSpeed_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.829    vbc/marioSpeed_reg[44]_i_1_n_7
    SLICE_X61Y125        FDRE                                         r  vbc/marioSpeed_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.476    14.898    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y125        FDRE                                         r  vbc/marioSpeed_reg[44]/C
                         clock pessimism              0.259    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X61Y125        FDRE (Setup_fdre_C_D)        0.062    15.184    vbc/marioSpeed_reg[44]
  -------------------------------------------------------------------
                         required time                         15.184    
                         arrival time                         -12.829    
  -------------------------------------------------------------------
                         slack                                  2.355    

Slack (MET) :             2.362ns  (required time - arrival time)
  Source:                 vbc/jumpSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/jumpSpeed_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.627ns  (logic 5.049ns (66.196%)  route 2.578ns (33.804%))
  Logic Levels:           27  (CARRY4=24 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.614     5.216    vbc/ClkPort_IBUF_BUFG
    SLICE_X68Y111        FDRE                                         r  vbc/jumpSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  vbc/jumpSpeed_reg[0]/Q
                         net (fo=3, routed)           0.577     6.250    vbc/jumpSpeed_reg[0]
    SLICE_X69Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  vbc/V_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.830    vbc/V_reg[6]_i_30_n_0
    SLICE_X69Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  vbc/V_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.944    vbc/V_reg[6]_i_29_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  vbc/V_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.058    vbc/V_reg[6]_i_28_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  vbc/V_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.172    vbc/V_reg[6]_i_21_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  vbc/V_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.286    vbc/V_reg[6]_i_26_n_0
    SLICE_X69Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  vbc/V_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.400    vbc/V_reg[6]_i_27_n_0
    SLICE_X69Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  vbc/V_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.514    vbc/V_reg[6]_i_14_n_0
    SLICE_X69Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  vbc/V_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.628    vbc/V_reg[6]_i_16_n_0
    SLICE_X69Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  vbc/V_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.742    vbc/V_reg[6]_i_13_n_0
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  vbc/V_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.856    vbc/V_reg[6]_i_12_n_0
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.169 f  vbc/V_reg[6]_i_17/O[3]
                         net (fo=1, routed)           0.604     8.772    vbc/posY1[44]
    SLICE_X70Y120        LUT6 (Prop_lut6_I5_O)        0.306     9.078 f  vbc/V[6]_i_10/O
                         net (fo=1, routed)           0.286     9.365    vbc/V[6]_i_10_n_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.489 f  vbc/V[6]_i_4/O
                         net (fo=52, routed)          1.111    10.600    vbc/V[6]_i_4_n_0
    SLICE_X68Y111        LUT5 (Prop_lut5_I4_O)        0.124    10.724 r  vbc/jumpSpeed[0]_i_7/O
                         net (fo=1, routed)           0.000    10.724    vbc/jumpSpeed[0]_i_7_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.256 r  vbc/jumpSpeed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.256    vbc/jumpSpeed_reg[0]_i_2_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.370 r  vbc/jumpSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    vbc/jumpSpeed_reg[4]_i_1_n_0
    SLICE_X68Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.484 r  vbc/jumpSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    vbc/jumpSpeed_reg[8]_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.598 r  vbc/jumpSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    vbc/jumpSpeed_reg[12]_i_1_n_0
    SLICE_X68Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  vbc/jumpSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.712    vbc/jumpSpeed_reg[16]_i_1_n_0
    SLICE_X68Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  vbc/jumpSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.826    vbc/jumpSpeed_reg[20]_i_1_n_0
    SLICE_X68Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  vbc/jumpSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.940    vbc/jumpSpeed_reg[24]_i_1_n_0
    SLICE_X68Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  vbc/jumpSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    vbc/jumpSpeed_reg[28]_i_1_n_0
    SLICE_X68Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.168 r  vbc/jumpSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.168    vbc/jumpSpeed_reg[32]_i_1_n_0
    SLICE_X68Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.282 r  vbc/jumpSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.282    vbc/jumpSpeed_reg[36]_i_1_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  vbc/jumpSpeed_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.396    vbc/jumpSpeed_reg[40]_i_1_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  vbc/jumpSpeed_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.510    vbc/jumpSpeed_reg[44]_i_1_n_0
    SLICE_X68Y123        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.844 r  vbc/jumpSpeed_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.844    vbc/jumpSpeed_reg[48]_i_1_n_6
    SLICE_X68Y123        FDRE                                         r  vbc/jumpSpeed_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.481    14.903    vbc/ClkPort_IBUF_BUFG
    SLICE_X68Y123        FDRE                                         r  vbc/jumpSpeed_reg[49]/C
                         clock pessimism              0.276    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X68Y123        FDRE (Setup_fdre_C_D)        0.062    15.206    vbc/jumpSpeed_reg[49]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -12.844    
  -------------------------------------------------------------------
                         slack                                  2.362    

Slack (MET) :             2.384ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/marioSpeed_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 4.801ns (63.111%)  route 2.806ns (36.889%))
  Logic Levels:           24  (CARRY4=21 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  vbc/marioSpeed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[5]/Q
                         net (fo=2, routed)           0.591     6.257    vbc/marioSpeed_reg[5]
    SLICE_X60Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.894 r  vbc/posX_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.894    vbc/posX_reg[9]_i_25_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  vbc/posX_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.011    vbc/posX_reg[9]_i_24_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  vbc/posX_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.128    vbc/posX_reg[9]_i_9_n_0
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.245    vbc/posX_reg[9]_i_21_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  vbc/posX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.362    vbc/posX_reg[9]_i_18_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  vbc/posX_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.479    vbc/posX_reg[9]_i_22_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    vbc/posX_reg[9]_i_16_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.713    vbc/posX_reg[9]_i_20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  vbc/posX_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.830    vbc/posX_reg[9]_i_26_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  vbc/posX_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.956    vbc/posX_reg[9]_i_15_n_0
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.279 f  vbc/posX_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.601     8.880    vbc/posX1[46]
    SLICE_X59Y121        LUT4 (Prop_lut4_I2_O)        0.306     9.186 f  vbc/posX[9]_i_23/O
                         net (fo=1, routed)           0.433     9.619    vbc/posX[9]_i_23_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.743 f  vbc/posX[9]_i_6/O
                         net (fo=52, routed)          1.172    10.915    vbc/posX[9]_i_6_n_0
    SLICE_X61Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.039 r  vbc/marioSpeed[4]_i_5/O
                         net (fo=1, routed)           0.000    11.039    vbc/marioSpeed[4]_i_5_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  vbc/marioSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    vbc/marioSpeed_reg[4]_i_1_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  vbc/marioSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.685    vbc/marioSpeed_reg[8]_i_1_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  vbc/marioSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.799    vbc/marioSpeed_reg[12]_i_1_n_0
    SLICE_X61Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  vbc/marioSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    vbc/marioSpeed_reg[16]_i_1_n_0
    SLICE_X61Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  vbc/marioSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    vbc/marioSpeed_reg[20]_i_1_n_0
    SLICE_X61Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  vbc/marioSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    vbc/marioSpeed_reg[24]_i_1_n_0
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  vbc/marioSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.255    vbc/marioSpeed_reg[28]_i_1_n_0
    SLICE_X61Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  vbc/marioSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    vbc/marioSpeed_reg[32]_i_1_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.483 r  vbc/marioSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.483    vbc/marioSpeed_reg[36]_i_1_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.817 r  vbc/marioSpeed_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.817    vbc/marioSpeed_reg[40]_i_1_n_6
    SLICE_X61Y124        FDRE                                         r  vbc/marioSpeed_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.476    14.898    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y124        FDRE                                         r  vbc/marioSpeed_reg[41]/C
                         clock pessimism              0.276    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X61Y124        FDRE (Setup_fdre_C_D)        0.062    15.201    vbc/marioSpeed_reg[41]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -12.817    
  -------------------------------------------------------------------
                         slack                                  2.384    

Slack (MET) :             2.405ns  (required time - arrival time)
  Source:                 vbc/marioSpeed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/marioSpeed_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.586ns  (logic 4.780ns (63.009%)  route 2.806ns (36.991%))
  Logic Levels:           24  (CARRY4=21 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.607     5.209    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y115        FDRE                                         r  vbc/marioSpeed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y115        FDRE (Prop_fdre_C_Q)         0.456     5.665 r  vbc/marioSpeed_reg[5]/Q
                         net (fo=2, routed)           0.591     6.257    vbc/marioSpeed_reg[5]
    SLICE_X60Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.894 r  vbc/posX_reg[9]_i_25/CO[3]
                         net (fo=1, routed)           0.000     6.894    vbc/posX_reg[9]_i_25_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.011 r  vbc/posX_reg[9]_i_24/CO[3]
                         net (fo=1, routed)           0.000     7.011    vbc/posX_reg[9]_i_24_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.128 r  vbc/posX_reg[9]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.128    vbc/posX_reg[9]_i_9_n_0
    SLICE_X60Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.245 r  vbc/posX_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.245    vbc/posX_reg[9]_i_21_n_0
    SLICE_X60Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.362 r  vbc/posX_reg[9]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.362    vbc/posX_reg[9]_i_18_n_0
    SLICE_X60Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.479 r  vbc/posX_reg[9]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.479    vbc/posX_reg[9]_i_22_n_0
    SLICE_X60Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.596 r  vbc/posX_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.596    vbc/posX_reg[9]_i_16_n_0
    SLICE_X60Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.713 r  vbc/posX_reg[9]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.713    vbc/posX_reg[9]_i_20_n_0
    SLICE_X60Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.830 r  vbc/posX_reg[9]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.830    vbc/posX_reg[9]_i_26_n_0
    SLICE_X60Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.947 r  vbc/posX_reg[9]_i_15/CO[3]
                         net (fo=1, routed)           0.009     7.956    vbc/posX_reg[9]_i_15_n_0
    SLICE_X60Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.279 f  vbc/posX_reg[9]_i_17/O[1]
                         net (fo=1, routed)           0.601     8.880    vbc/posX1[46]
    SLICE_X59Y121        LUT4 (Prop_lut4_I2_O)        0.306     9.186 f  vbc/posX[9]_i_23/O
                         net (fo=1, routed)           0.433     9.619    vbc/posX[9]_i_23_n_0
    SLICE_X59Y121        LUT5 (Prop_lut5_I4_O)        0.124     9.743 f  vbc/posX[9]_i_6/O
                         net (fo=52, routed)          1.172    10.915    vbc/posX[9]_i_6_n_0
    SLICE_X61Y115        LUT5 (Prop_lut5_I4_O)        0.124    11.039 r  vbc/marioSpeed[4]_i_5/O
                         net (fo=1, routed)           0.000    11.039    vbc/marioSpeed[4]_i_5_n_0
    SLICE_X61Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.571 r  vbc/marioSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.571    vbc/marioSpeed_reg[4]_i_1_n_0
    SLICE_X61Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.685 r  vbc/marioSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.685    vbc/marioSpeed_reg[8]_i_1_n_0
    SLICE_X61Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.799 r  vbc/marioSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.799    vbc/marioSpeed_reg[12]_i_1_n_0
    SLICE_X61Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.913 r  vbc/marioSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.913    vbc/marioSpeed_reg[16]_i_1_n_0
    SLICE_X61Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.027 r  vbc/marioSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.027    vbc/marioSpeed_reg[20]_i_1_n_0
    SLICE_X61Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.141 r  vbc/marioSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.141    vbc/marioSpeed_reg[24]_i_1_n_0
    SLICE_X61Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.255 r  vbc/marioSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.255    vbc/marioSpeed_reg[28]_i_1_n_0
    SLICE_X61Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.369 r  vbc/marioSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.369    vbc/marioSpeed_reg[32]_i_1_n_0
    SLICE_X61Y123        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.483 r  vbc/marioSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.483    vbc/marioSpeed_reg[36]_i_1_n_0
    SLICE_X61Y124        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.796 r  vbc/marioSpeed_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.796    vbc/marioSpeed_reg[40]_i_1_n_4
    SLICE_X61Y124        FDRE                                         r  vbc/marioSpeed_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.476    14.898    vbc/ClkPort_IBUF_BUFG
    SLICE_X61Y124        FDRE                                         r  vbc/marioSpeed_reg[43]/C
                         clock pessimism              0.276    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X61Y124        FDRE (Setup_fdre_C_D)        0.062    15.201    vbc/marioSpeed_reg[43]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -12.796    
  -------------------------------------------------------------------
                         slack                                  2.405    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 vbc/jumpSpeed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/jumpSpeed_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ClkPort rise@10.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        7.516ns  (logic 4.938ns (65.697%)  route 2.578ns (34.303%))
  Logic Levels:           27  (CARRY4=24 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns = ( 14.903 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.614     5.216    vbc/ClkPort_IBUF_BUFG
    SLICE_X68Y111        FDRE                                         r  vbc/jumpSpeed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y111        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  vbc/jumpSpeed_reg[0]/Q
                         net (fo=3, routed)           0.577     6.250    vbc/jumpSpeed_reg[0]
    SLICE_X69Y111        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.830 r  vbc/V_reg[6]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.830    vbc/V_reg[6]_i_30_n_0
    SLICE_X69Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.944 r  vbc/V_reg[6]_i_29/CO[3]
                         net (fo=1, routed)           0.000     6.944    vbc/V_reg[6]_i_29_n_0
    SLICE_X69Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.058 r  vbc/V_reg[6]_i_28/CO[3]
                         net (fo=1, routed)           0.000     7.058    vbc/V_reg[6]_i_28_n_0
    SLICE_X69Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.172 r  vbc/V_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.172    vbc/V_reg[6]_i_21_n_0
    SLICE_X69Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.286 r  vbc/V_reg[6]_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.286    vbc/V_reg[6]_i_26_n_0
    SLICE_X69Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.400 r  vbc/V_reg[6]_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.400    vbc/V_reg[6]_i_27_n_0
    SLICE_X69Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.514 r  vbc/V_reg[6]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.514    vbc/V_reg[6]_i_14_n_0
    SLICE_X69Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  vbc/V_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.628    vbc/V_reg[6]_i_16_n_0
    SLICE_X69Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.742 r  vbc/V_reg[6]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.742    vbc/V_reg[6]_i_13_n_0
    SLICE_X69Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.856 r  vbc/V_reg[6]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.856    vbc/V_reg[6]_i_12_n_0
    SLICE_X69Y121        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.169 f  vbc/V_reg[6]_i_17/O[3]
                         net (fo=1, routed)           0.604     8.772    vbc/posY1[44]
    SLICE_X70Y120        LUT6 (Prop_lut6_I5_O)        0.306     9.078 f  vbc/V[6]_i_10/O
                         net (fo=1, routed)           0.286     9.365    vbc/V[6]_i_10_n_0
    SLICE_X70Y120        LUT6 (Prop_lut6_I0_O)        0.124     9.489 f  vbc/V[6]_i_4/O
                         net (fo=52, routed)          1.111    10.600    vbc/V[6]_i_4_n_0
    SLICE_X68Y111        LUT5 (Prop_lut5_I4_O)        0.124    10.724 r  vbc/jumpSpeed[0]_i_7/O
                         net (fo=1, routed)           0.000    10.724    vbc/jumpSpeed[0]_i_7_n_0
    SLICE_X68Y111        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.256 r  vbc/jumpSpeed_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.256    vbc/jumpSpeed_reg[0]_i_2_n_0
    SLICE_X68Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.370 r  vbc/jumpSpeed_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.370    vbc/jumpSpeed_reg[4]_i_1_n_0
    SLICE_X68Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.484 r  vbc/jumpSpeed_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.484    vbc/jumpSpeed_reg[8]_i_1_n_0
    SLICE_X68Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.598 r  vbc/jumpSpeed_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.598    vbc/jumpSpeed_reg[12]_i_1_n_0
    SLICE_X68Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.712 r  vbc/jumpSpeed_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.712    vbc/jumpSpeed_reg[16]_i_1_n_0
    SLICE_X68Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.826 r  vbc/jumpSpeed_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.826    vbc/jumpSpeed_reg[20]_i_1_n_0
    SLICE_X68Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.940 r  vbc/jumpSpeed_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.940    vbc/jumpSpeed_reg[24]_i_1_n_0
    SLICE_X68Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.054 r  vbc/jumpSpeed_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.054    vbc/jumpSpeed_reg[28]_i_1_n_0
    SLICE_X68Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.168 r  vbc/jumpSpeed_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.168    vbc/jumpSpeed_reg[32]_i_1_n_0
    SLICE_X68Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.282 r  vbc/jumpSpeed_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.282    vbc/jumpSpeed_reg[36]_i_1_n_0
    SLICE_X68Y121        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.396 r  vbc/jumpSpeed_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.396    vbc/jumpSpeed_reg[40]_i_1_n_0
    SLICE_X68Y122        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.510 r  vbc/jumpSpeed_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.510    vbc/jumpSpeed_reg[44]_i_1_n_0
    SLICE_X68Y123        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.733 r  vbc/jumpSpeed_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.733    vbc/jumpSpeed_reg[48]_i_1_n_7
    SLICE_X68Y123        FDRE                                         r  vbc/jumpSpeed_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  ClkPort (IN)
                         net (fo=0)                   0.000    10.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.481    14.903    vbc/ClkPort_IBUF_BUFG
    SLICE_X68Y123        FDRE                                         r  vbc/jumpSpeed_reg[48]/C
                         clock pessimism              0.276    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X68Y123        FDRE (Setup_fdre_C_D)        0.062    15.206    vbc/jumpSpeed_reg[48]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  2.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 vbc/rgb_next_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.556     1.475    vbc/ClkPort_IBUF_BUFG
    SLICE_X70Y117        FDRE                                         r  vbc/rgb_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y117        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vbc/rgb_next_reg[6]/Q
                         net (fo=1, routed)           0.116     1.756    vbc/rgb_next[6]
    SLICE_X71Y117        FDRE                                         r  vbc/rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.826     1.991    vbc/ClkPort_IBUF_BUFG
    SLICE_X71Y117        FDRE                                         r  vbc/rgb_reg[6]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X71Y117        FDRE (Hold_fdre_C_D)         0.072     1.560    vbc/rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vbc/rgb_next_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.556     1.475    vbc/ClkPort_IBUF_BUFG
    SLICE_X70Y117        FDRE                                         r  vbc/rgb_next_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y117        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vbc/rgb_next_reg[11]/Q
                         net (fo=1, routed)           0.116     1.756    vbc/rgb_next[11]
    SLICE_X71Y117        FDRE                                         r  vbc/rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.826     1.991    vbc/ClkPort_IBUF_BUFG
    SLICE_X71Y117        FDRE                                         r  vbc/rgb_reg[11]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X71Y117        FDRE (Hold_fdre_C_D)         0.070     1.558    vbc/rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vbc/inGround_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_next_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.263%)  route 0.166ns (46.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.558     1.477    vbc/ClkPort_IBUF_BUFG
    SLICE_X71Y115        FDRE                                         r  vbc/inGround_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  vbc/inGround_d_reg/Q
                         net (fo=5, routed)           0.166     1.784    vbc/inGround_d
    SLICE_X70Y117        LUT4 (Prop_lut4_I0_O)        0.048     1.832 r  vbc/rgb_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vbc/rgb_next[8]_i_1_n_0
    SLICE_X70Y117        FDRE                                         r  vbc/rgb_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.826     1.991    vbc/ClkPort_IBUF_BUFG
    SLICE_X70Y117        FDRE                                         r  vbc/rgb_next_reg[8]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X70Y117        FDRE (Hold_fdre_C_D)         0.131     1.620    vbc/rgb_next_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vbc/sprite_pixel_color_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/isMarioPixel_d_reg/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.706%)  route 0.160ns (43.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.557     1.476    vbc/ClkPort_IBUF_BUFG
    SLICE_X62Y116        FDRE                                         r  vbc/sprite_pixel_color_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164     1.640 r  vbc/sprite_pixel_color_reg[4]/Q
                         net (fo=2, routed)           0.160     1.800    vbc/sprite_pixel_color_reg_n_0_[4]
    SLICE_X66Y116        LUT5 (Prop_lut5_I2_O)        0.045     1.845 r  vbc/isMarioPixel_d_i_1/O
                         net (fo=1, routed)           0.000     1.845    vbc/isMarioPixel_d0
    SLICE_X66Y116        FDRE                                         r  vbc/isMarioPixel_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.827     1.992    vbc/ClkPort_IBUF_BUFG
    SLICE_X66Y116        FDRE                                         r  vbc/isMarioPixel_d_reg/C
                         clock pessimism             -0.479     1.512    
    SLICE_X66Y116        FDRE (Hold_fdre_C_D)         0.120     1.632    vbc/isMarioPixel_d_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vbc/inGround_d_reg/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_next_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.864%)  route 0.166ns (47.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.558     1.477    vbc/ClkPort_IBUF_BUFG
    SLICE_X71Y115        FDRE                                         r  vbc/inGround_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y115        FDRE (Prop_fdre_C_Q)         0.141     1.618 f  vbc/inGround_d_reg/Q
                         net (fo=5, routed)           0.166     1.784    vbc/inGround_d
    SLICE_X70Y117        LUT4 (Prop_lut4_I0_O)        0.045     1.829 r  vbc/rgb_next[10]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vbc/rgb_next[10]_i_1_n_0
    SLICE_X70Y117        FDRE                                         r  vbc/rgb_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.826     1.991    vbc/ClkPort_IBUF_BUFG
    SLICE_X70Y117        FDRE                                         r  vbc/rgb_next_reg[10]/C
                         clock pessimism             -0.501     1.489    
    SLICE_X70Y117        FDRE (Hold_fdre_C_D)         0.120     1.609    vbc/rgb_next_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vbc/rgb_next_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.556     1.475    vbc/ClkPort_IBUF_BUFG
    SLICE_X70Y117        FDRE                                         r  vbc/rgb_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y117        FDRE (Prop_fdre_C_Q)         0.148     1.623 r  vbc/rgb_next_reg[4]/Q
                         net (fo=1, routed)           0.120     1.743    vbc/rgb_next[4]
    SLICE_X71Y117        FDRE                                         r  vbc/rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.826     1.991    vbc/ClkPort_IBUF_BUFG
    SLICE_X71Y117        FDRE                                         r  vbc/rgb_reg[4]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X71Y117        FDRE (Hold_fdre_C_D)         0.012     1.500    vbc/rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vbc/rgb_next_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.556     1.475    vbc/ClkPort_IBUF_BUFG
    SLICE_X70Y117        FDRE                                         r  vbc/rgb_next_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y117        FDRE (Prop_fdre_C_Q)         0.148     1.623 r  vbc/rgb_next_reg[7]/Q
                         net (fo=1, routed)           0.115     1.739    vbc/rgb_next[7]
    SLICE_X70Y118        FDRE                                         r  vbc/rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.825     1.990    vbc/ClkPort_IBUF_BUFG
    SLICE_X70Y118        FDRE                                         r  vbc/rgb_reg[7]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X70Y118        FDRE (Hold_fdre_C_D)         0.006     1.494    vbc/rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vbc/V_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/V_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.560     1.479    vbc/ClkPort_IBUF_BUFG
    SLICE_X66Y111        FDCE                                         r  vbc/V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  vbc/V_reg[5]/Q
                         net (fo=3, routed)           0.174     1.818    vbc/V_reg_n_0_[5]
    SLICE_X66Y111        LUT5 (Prop_lut5_I1_O)        0.043     1.861 r  vbc/V[6]_i_2/O
                         net (fo=1, routed)           0.000     1.861    vbc/V[6]_i_2_n_0
    SLICE_X66Y111        FDCE                                         r  vbc/V_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.997    vbc/ClkPort_IBUF_BUFG
    SLICE_X66Y111        FDCE                                         r  vbc/V_reg[6]/C
                         clock pessimism             -0.517     1.479    
    SLICE_X66Y111        FDCE (Hold_fdce_C_D)         0.131     1.610    vbc/V_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vbc/V_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/V_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.392%)  route 0.181ns (49.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.560     1.479    vbc/ClkPort_IBUF_BUFG
    SLICE_X65Y111        FDCE                                         r  vbc/V_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y111        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  vbc/V_reg[0]/Q
                         net (fo=7, routed)           0.181     1.802    vbc/V_reg_n_0_[0]
    SLICE_X65Y111        LUT5 (Prop_lut5_I3_O)        0.043     1.845 r  vbc/V[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vbc/V[2]_i_1_n_0
    SLICE_X65Y111        FDCE                                         r  vbc/V_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.997    vbc/ClkPort_IBUF_BUFG
    SLICE_X65Y111        FDCE                                         r  vbc/V_reg[2]/C
                         clock pessimism             -0.517     1.479    
    SLICE_X65Y111        FDCE (Hold_fdce_C_D)         0.107     1.586    vbc/V_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vbc/V_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vbc/V_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by ClkPort  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ClkPort
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkPort rise@0.000ns - ClkPort rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.560     1.479    vbc/ClkPort_IBUF_BUFG
    SLICE_X66Y111        FDCE                                         r  vbc/V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y111        FDCE (Prop_fdce_C_Q)         0.164     1.643 r  vbc/V_reg[5]/Q
                         net (fo=3, routed)           0.174     1.818    vbc/V_reg_n_0_[5]
    SLICE_X66Y111        LUT4 (Prop_lut4_I0_O)        0.045     1.863 r  vbc/V[5]_i_1/O
                         net (fo=1, routed)           0.000     1.863    vbc/V[5]_i_1_n_0
    SLICE_X66Y111        FDCE                                         r  vbc/V_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkPort rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  ClkPort (IN)
                         net (fo=0)                   0.000     0.000    ClkPort
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ClkPort_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    ClkPort_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  ClkPort_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.832     1.997    vbc/ClkPort_IBUF_BUFG
    SLICE_X66Y111        FDCE                                         r  vbc/V_reg[5]/C
                         clock pessimism             -0.517     1.479    
    SLICE_X66Y111        FDCE (Hold_fdce_C_D)         0.120     1.599    vbc/V_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkPort
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkPort }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y46    vbc/marioIdleLeftSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y44    vbc/marioIdleRightSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y47    vbc/marioJumpLeftSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y45    vbc/marioJumpRightSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y46    vbc/marioWalkLeftSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y47    vbc/marioWalkRightSprite/pixel_data_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ClkPort_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y101    cnt/refresh_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y103    cnt/refresh_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y103    cnt/refresh_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    cnt/refresh_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    cnt/refresh_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    cnt/refresh_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    cnt/refresh_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y104    cnt/refresh_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y104    cnt/refresh_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y104    cnt/refresh_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y104    cnt/refresh_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y101    cnt/refresh_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    cnt/refresh_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    cnt/refresh_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    cnt/refresh_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y103    cnt/refresh_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y104    cnt/refresh_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y104    cnt/refresh_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y104    cnt/refresh_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y104    cnt/refresh_reg[13]/C



