================================================================================ 
Commit: 0d2ef6b7e80c45645d0b2d046163b5d280998659 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 13:57:51 2020 -0800 
-------------------------------------------------------------------------------- 
Update git files for 1501

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaPolicyLib/PeiFiaPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaE2eCtcLibNull/PeiFusaE2eCtcLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaPolicyLibNull/PeiFusaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/BaseGpioCheckConflictLibNull/BaseGpioCheckConflictLibNull.inf
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGsxLib/PeiDxeSmmGsxLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer3.inf
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/PeiDxeSmmGpioPrivateLibVer6.inf
ClientOneSiliconPkg/IpBlock/Graphics/Library/PeiDxeSmmGraphicsInfoLib/GraphicsInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/DxeGraphicsPolicyLibNull/DxeGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen14/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibNull/PeiGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/HostBridge/LibraryPrivate/PeiHostBridgePolicyLib/PeiHostBridgePolicyLibVer2.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceMiniLib.inf
ClientOneSiliconPkg/IpBlock/Me/HeciTransport/HeciTraceLib/HeciTraceNullLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMePolicyLibNull/DxeMePolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMePolicyLib/PeiMePolicyLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/PeiDxeHeciInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeEnhancedDebugLibNull/PeiMeEnhancedDebugLibNull.inf
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemVer3.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLibVer3.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/.gitignore
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/Common/PlatformBoardId.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/MiniBios/MEMORY/MrcSetup.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.c
ClientOneSiliconPkg/IpBlock/Overclocking/Library/DxeOcPlatformLibNull/DxeOcPlatformLibNull.inf
ClientOneSiliconPkg/IpBlock/P2sb/Library/PeiDxeSmmCpuSbiAccessLib/PeiDxeSmmCpuSbiAccessLibNull.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiRstPrivateLib/PeiRstPrivateLibNoRemap.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoInitLibVer6.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciAccess/HeciAccessDeviceConfigLib/HeciAccessDeviceConfigEbg.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.c
ClientOneSiliconPkg/IpBlock/Sps/Heci/HeciLegacyDxe/HeciLegacyDxe.inf
ClientOneSiliconPkg/IpBlock/Sps/Heci/Library/HeciConfigureLib/HeciConfigureNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/DxePttHeciLib/DxePttHeciLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/DxeSpsPolicyLibNull/DxeSpsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.c
ClientOneSiliconPkg/IpBlock/Sps/Library/MeFiaMuxLib/MeFiaMuxLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeMeasurementsLib/MeMeasurementsLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiFiaMuxConfigInitLib/PeiFiaMuxConfigInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Sps/Sps/Pei/SpsPeiPreMem.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiITbtPolicyLibNull/PeiITbtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/PeiTbtTaskDispatchLibNull/PeiTbtTaskDispatchLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInInitLibNull/PeiDpInInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDpInPolicyLibNull/PeiDpInPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiDxeSmmTcssPmcLibNull/PeiDxeSmmTcssPmcLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/Library/PeiDxeTelemetryLibNull/PeiDxeTelemetryLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLibNull/PeiDxeTelemetryPrivateLibNull.inf
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiTelemetryPolicyLibNull/PeiTelemetryPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/DxeTraceHubInitLibNull/DxeTraceHubInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarAcpiTablesVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/Library/PeiDxeSmmVtdInfoLib/PeiDxeSmmVtdInfoLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/PeiVtdInitLib/PeiVtdInitLibVer2.inf
ClientOneSiliconPkg/Library/BasePostCodeToScratchPadLibNull/BasePostCodeToScratchPadLibNull.inf

================================================================================ 
Commit: 37d06e1598a329794a1f4facf962985a4e0f70f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:22:51 2020 -0800 
-------------------------------------------------------------------------------- 
Porting PD PSON from RKLS

1. fix PD PSON S0ix corner case on UDIMM
Porting Change-Id: I14059be422220f6847b0438d3ff6b38ca8dfb401

2. PD PS_ON feature allows to notify PD about system power state Sx
and S0ix entry. This prevents USBC device to consume bus power when
the system is in idle state.
Porting Change-Id: I0e4562826514fc285a93ebbb0bd5b1b6b174a5ad

Hsd-es-id: 22011793622

Original commit date: Tue Dec 1 16:05:43 2020 -0800
Change-Id: Ifa30930dfe6ba81501393d7b1103d7b0bd9d2ba9
Original commit hash: 7fef470223bb0c054cc633fd3b804175e325257b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSRvpTbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtXhci/EcLessPd.asl

================================================================================ 
Commit: 51438ad65a17b2b925b06a6d4e24e416bf624495 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:22:46 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1501_01

Hsd-es-id: N/A
Original commit date: Mon Dec 7 17:51:58 2020 -0800
Change-Id: Iaca9ef61b2909c201f7ab9635df65bd33e0018e0
Original commit hash: 788d1da4ca0ac1369a4975e94c3536e3e5a8fb28

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0d60d32581930167244a8b02113ca75c0c48af8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:22:30 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Fixed the capability list initialization for pcie controllers when Hybrid storage drives are used.

Hsd-es-id: 18013657974
Original commit date: Wed Nov 25 15:46:56 2020 -0800
Change-Id: I585905710dada6a274862305394100c0d20e8353
Original commit hash: 4a9d3d9527c784d3929d0d30c71afdb1f7d84aea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c

================================================================================ 
Commit: 7511ec6ed9ce24dd9a0c16402a8cb101ade8afc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:22:12 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1501_00

Hsd-es-id: N/A
Original commit date: Mon Dec 7 14:47:01 2020 -0800
Change-Id: Id5e56282356f9e9fc68f78b7501fabbccb791e54
Original commit hash: 74458092ad2e25fc020fa6348c7b581e47e0f437

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6d960b883462383950cc9f85ed96d5f00db875de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:21:58 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: Fixed duplicate GUIDs for library instances

Defined new GUIDs for different instances (versions) of the same IP.
Defined new GUIDs for NULL library instances and resolved other duplicate GUID issues.

Hsd-es-id: 14012951766
Original commit date: Tue Dec 1 16:27:46 2020 -0800
Change-Id: Iffb1cc5372e63d7c5d4217fb08ecc6c1b9342b9c
Original commit hash: 76c9328429112e98652bc085898755efc49ece33

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiDxeSmmPmcSocLib/PeiDxeSmmPmcSocLibAdlS.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitPreMemFruLib/PeiPchInitPreMemFruLibAdlS.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/Library/PeiDxeSmmItbtPcieRpLibNull/PeiDxeSmmItbtPcieRpLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLibNull/DxeCpuPcieRpLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLibNull/PeiCpuPcieDekelInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieHsPhyInfoLibNull/PeiCpuPcieHsPhyInfoLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPciePreMemRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLibNull/PeiCpuPcieRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLibNull/PeiCpuPcieVgaInitLibNull.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLibNull/ItbtPcieRpInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFia19Lib.inf
ClientOneSiliconPkg/IpBlock/Gna/LibraryPrivate/PeiGnaPolicyLibNull/PeiGnaPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibNull/PeiDisplayInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen12/PeiGraphicsInitLib.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLibNull/DxeHybridGraphicsInitLibNull.inf
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLibNull/PeiHybridGraphicsPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Ipu/LibraryPrivate/DxeIpuInitLibNull/DxeIpuInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Ish/Library/IshInfoLib/IshInfoLibVer4.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLibVer4.inf
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/Psf/LibraryPrivate/PsfLib/PeiDxeSmmPsfLibNull.inf
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLib/PeiPsmiInitLibVer2.inf
ClientOneSiliconPkg/IpBlock/Psmi/LibraryPrivate/PeiPsmiInitLibNull/PeiPsmiInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/MeUefiFwHealthStatusLib/MeUefiFwHealthStatusNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiPchFiaPolicyNullLib/PeiFiaPolicyNullLib.inf
ClientOneSiliconPkg/IpBlock/Sps/Library/PeiSpsPreMemPolicyLib/PeiSpsPreMemPolicyNullLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeITbtPolicyLibNull/DxeITbtPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tbt/Library/DxeTbtDisBmeLib/DxeTbtDisBmeLib.inf
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLibNull/PeiITbtInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/Library/PeiDxeSmmTcssInfoLibNull/TcssInfoLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/DxeTcssInitLibNull/DxeTcssInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssInitLibNull/PeiTcssInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLib/PeiTcssPmcLib.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPmcLibNull/PeiTcssPmcLibNull.inf
ClientOneSiliconPkg/IpBlock/Tcss/LibraryPrivate/PeiTcssPolicyLibNull/PeiTcssPolicyLibNull.inf
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLibNull/PeiVmdInitLibNull.inf
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdPolicyLibNull/PeiVmdPolicyLibNull.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspMPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspSPlatformSecLib.inf
ClientOneSiliconPkg/Library/PlatformSecLib/FspTPlatformSecLib.inf
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/BasePchPciBdfLib.inf

================================================================================ 
Commit: c48cc46895f45ff013803c814fb111e10ae7cfc3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:21:32 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][B0] - Dekel Recipe update for DMI and PEG60 - Fix Recovery SpeedReady Ready Hang

internal-only:
Hsd-es-id: 16012232204
Original commit date: Mon Dec 7 21:15:05 2020 +0530
Change-Id: I5fb221f3416222065d7afbbad7a49e672b2025e3
Original commit hash: 1379582c881040313ffcd514607779513a5640a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuDmi/LibraryPrivate/PeiCpuDmiDekelInitLib/PeiCpuDmiDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieDekelRecipe.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 7eb6baa3448317afae4147134b7b2df6605377b3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:21:01 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][B0] - No PkgC with OEMx GFX Q18D - BIOS 1463

internal-only: Removed disabling iGD, until all the necessary steps are identified
Hsd-es-id: 16012258765
Original commit date: Mon Dec 7 17:34:35 2020 +0530
Change-Id: I3299b5df055f2ceb870eaa230c9d56ef1a249800
Original commit hash: b01bb1f4bed07686cc549a1e3303002a86633204

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 87f412091a06b4995a4386805447259705067457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:20:56 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL S] Remove L1SS disable check for CPG bits program.

Hsd-es-id: 1508626035
Original commit date: Mon Dec 7 18:13:49 2020 +0530
Change-Id: I6bd577718bb2220219983abe28aaf5e4e2a06fa3
Original commit hash: 825a95eb1a5ec0735035a6d966b68b9f702cafce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 3db1fecf6150f176498b2947a5b31017001f2950 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:20:51 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Introduce Virtual GPIO definitions

Hsd-es-id: 18014017578
Original commit date: Mon Nov 30 14:10:19 2020 +0100
Change-Id: I23895cbdb651391cd4112ae1f1a9be3bb755f0c3
Original commit hash: 02c670eb87461c084c3cd022c01f3cfe21aa9594

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Pins/GpioPinsIbl.h
ClientOneSiliconPkg/Include/Register/GpioRegsIbl.h
ClientOneSiliconPkg/IpBlock/Gpio/Library/PeiDxeSmmGpioLib/GpioLib.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesIbl.c
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioPrivateLibIbl.c

================================================================================ 
Commit: 448a6ab7a88cb7c978c439dc55ed5f3fb1f3f8f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:20:37 2020 -0800 
-------------------------------------------------------------------------------- 
MEBx: Removed MEBX_DATA_HOB as no longer needed

Affected platforms: ADL, MTL, EGS, FHF
Changes:
1. Removed MEBX_DATA_HOB structure.
2. Removed all usages of gAmtMebxDataGuid.
3. Removed ActiveManagementLib as no longer used.
4. Removed ManageabilityMode, RemoteAssistance and AmtKvmEnabled fields from
   AMT_PEI_CONFIG and their usage from code.
5. Made some minor changes.

Original commit date: Thu Dec 3 11:36:11 2020 +0100
Change-Id: Ibd0ce127403fcbf0b0c6db479be085a5b16d87f7
Original commit hash: 4a1dcdd7cb05902c9df95e1e09b9e77763edecbb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/Amt/AmtPetAlertDxe/AmtPetAlert.h
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiAmtPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/IpBlock/Amt/Library/DxeAmtPolicyLib/DxeAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/Library/PeiAmtPolicyLib/PeiAmtPolicyLib.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/ActiveManagement.c
ClientOneSiliconPkg/IpBlock/Amt/LibraryPrivate/PeiActiveManagementLib/PeiActiveManagementLib.inf
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeAsfLib/DxeAsfLib.inf

================================================================================ 
Commit: 7c785bdc8ed0a294a5e5907db83f2603961e50f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:20:05 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit f430b1eaee3858cfeb1d24d3a27c6be1f6b3077d)

Mon Dec 7 10:59:22 2020 +0000
Original commit date: Mon Dec 7 10:59:22 2020 +0000
Original commit hash: e394a0da814048d12c325118c525c36f838fe041

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4cdb38785eafab6b9785fd0981a55d44af22c670 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:20:01 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Gpio porting for ADLP DDR4 Rvp(Part1).
    1) Gpios are ported.
    2) Pcds are configured

Hsd-es-id: 16012150437
Original commit date: Tue Nov 17 03:29:36 2020 +0530
Change-Id: Ic119f25f44219f900cb1709b52b0c282007426d4
Original commit hash: 9102ad99e0a7b6d33502c1cc0596ac21c645fab3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardPchInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/GpioTableAdlPPostMem.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiDetect.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Include/PlatformBoardId.h
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/PcieClocks/AdlPPcieClocks.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/UsbOc/AdlPUsbOC.dsc
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c

================================================================================ 
Commit: d2609cfd2ecf558ad126c8dd12c437e84b1e5e2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:19:54 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Move portions of FIA IP code to PCH FRU specific

Hsd-es-id: 18014002469

Original commit date: Wed Dec 2 18:10:50 2020 +0100
Change-Id: Ibed03bee15db7025ad6add3059e8236da9116ec1
Original commit hash: 0ab827b5b13fb7bc6d71bedb90ee1c05253246ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/CommonLib.dsc
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/FiaSocLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlP.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlS.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/FiaSocLib/FiaSocLibAdlS.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchEndOfPei.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchGbe.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHobs.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchHsio.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchRpInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchSataInit.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspAdl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibFspTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PeiPchInitLibTgl.inf
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/TglPchScs.c
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInit.inf
ClientOneSiliconPkg/Fsp/FspInit/Pei/FspInitPreMem.inf
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFia15.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFia19.h
ClientOneSiliconPkg/IpBlock/Fia/IncludePrivate/Library/PchFiaLib.h
ClientOneSiliconPkg/IpBlock/Fia/Library/PeiDxeSmmFiaAccessLib/FiaAccessLib.c
ClientOneSiliconPkg/IpBlock/Fia/Library/PeiDxeSmmFiaAccessLib/PeiDxeSmmFiaAccessLib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFia15Lib.inf
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PeiPchFia19Lib.inf
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPchPcieClocksLib/PeiPchPcieClocksLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieRpInitLib/PeiPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.inf
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c
ClientOneSiliconPkg/IpBlock/Tsn/LibraryPrivate/PeiTsnInitLib/PeiTsnInitLib.c

================================================================================ 
Commit: f056151bedfaaffe7a1adfcb9b249a83f48f96a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:19:47 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLM] Multi VR options, Hybrid, PMIC, IMVP9.1 - BIOS should be able to override platform VR parameters based on Platform ID and not CPU ID.
 - Added ADL M updates per VR Spec
 - Removed ADL S 25 SKU
 - Internal only added for ADL S 150W
 - Modified Vr Power Delevery Design to applicable across all SKU's

internal-only:
Hsd-es-id: 16012063478
Original commit date: Thu Dec 3 13:08:08 2020 +0530
Change-Id: Ia773d03e9e116b11d3e0388acdc393ceaa411442
Original commit hash: 04b4eeb008f28e001ceab9b5b401b861e43a64c7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/AdlCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/AdlCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 3e6ad4db7fd4c6d23058e87148f11d195914d824 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:19:37 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Dec 7 01:29:42 2020 -0800
Change-Id: I0381f398f5f89ea777050da16530cf1d56c79b56
Original commit hash: 8a6236e852fffb8f38aa0fc0683ed19e9d24a3c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c8913f846b11adb7d9c7abb3139240184262afdb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:19:28 2020 -0800 
-------------------------------------------------------------------------------- 
Support path in Punit for BIOS to confirm if the straps read are correct after CPU strap overrides
 - New Mailbox command added for reading the CPU softstraps

internal-only:
Hsd-es-id: 16012155284
Original commit date: Tue Nov 17 15:54:55 2020 +0530
Change-Id: Iec062d8f517cc0eea310f2eb07e01dfc0dd632dc
Original commit hash: 019a79cea5c21c1bbae717bae6589ce27e34973c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/CpuInitPeim.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Include/Library/VoltageRegulatorCommands.h

================================================================================ 
Commit: 3b46892e4afd82d57cc2de7e92c0c51a27e2f90b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:19:23 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S] BIOS assert from UpdateTcssNVS() function when TCSS feature disabled in BIOS

Problem:
 - UpdateTcssNVS() function is getting called even if TCSS feature is disabled in BIOS, So getting BIOS assert
   from UpdateTcssNVS() function when TCSS Hob was NULL

Solution:
 - UpdateTcssNVS() function should be called when when TCSS feature enabled in BIOS(if TCSS HOB was not NULL)

Hsd-es-id: 16012257056

Original commit date: Fri Dec 4 16:46:53 2020 +0530
Change-Id: I278411f1eee28da4fc929647579d9abbc3187efa
Original commit hash: 332ea44bb6389ed84358dcee4ae4b3e59225acec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c

================================================================================ 
Commit: 4cf3443380d218d16fa9d09fdf53143c94fe919a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:19:18 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Enable Deep PKG C for PEG10 (L1,L2, L1ss) in all GEN speeds
Provide default values for Gen4

Hsd-es-id: 1308218586

Original commit date: Fri Nov 27 18:01:53 2020 +0530
Change-Id: Ib92533826126ce1270d51efa712b694519df7043
Original commit hash: 425a69f8cbde159a97fd5c33c7f4578153a9076d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/AdlCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: 1bdca781417d6dfed3e950b730f2cca59d007cfc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:19:06 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Collect the RSE erase result and show the operation status message.

Collect the erase result and show the RSE operation status message.

Original commit date: Fri Nov 27 15:20:34 2020 +0800
Change-Id: I13d3e2d8932671500e1328bc14b0d5ac7c568183
Original commit hash: 1b68e694d0e5f17a69213dd7bada8373bcef10d0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/AtaSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/SecureEraseDxeLib.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.c
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/Ui.h

================================================================================ 
Commit: 8cf816f0a8d1a23fca3a14566db7bb9ce0e60b30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:18:56 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Disable throttling on Back to Back PCIe read transactions

Disable Back to Back Read throttling for each PEG

Hsd-es-id: 16012241306
Original commit date: Mon Dec 7 02:54:19 2020 +0530
Change-Id: Ife48c1ab687c31560c9498519f0408678423ab4b
Original commit hash: eeedc708667161e80f9712d7833b403d0ea3bec2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: 23b5fd08924c208921b486756c53f5897a15ef85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:18:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1497_00

Hsd-es-id: N/A
Original commit date: Sun Dec 6 17:49:14 2020 -0800
Change-Id: Ie7cba5b8bd27f6e7e646b861ade01043116a4ce4
Original commit hash: 79612e25c464ab5b338f636084660b3ac52ac616

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 31534c4c34dfe62f6c4b2dcc247897c113b16b3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:17:40 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Dec 6 01:25:54 2020 -0800
Change-Id: I03d2d1b635e1384752e738faeaf7e9cf57b1fa93
Original commit hash: 0cfdb6285c2e7ea0f89e41319f7a2c0d882bbffa

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 86d89daa9113a8e55507fabbc19bb2d427cd500b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:17:30 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 34415d12ab8515b9bdc7566617023639ddc8a2ff)

Sun Dec 6 08:10:42 2020 +0000
Original commit date: Sun Dec 6 08:10:42 2020 +0000
Original commit hash: 1afb7358a34d19e8175207d61d5a8f3e769c76c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2de2fbb6863ec975db1d3984881f262ef58bcbf3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:17:24 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1308212333][ADL-S][B0][DDR5] FLL CFG registers values are incorrect

Issue:
 Some FLL registers are not programmed as expected by design

Root cause:
 Missing documentation of FLL config

Solution:
 Update FLL static config registers per DE recommendations:
 CAL_THRESH_HI
 CAL_THRESH_LO
 LDO_VREFSEL
 RUNTIME_CAL
 FAST_CAL_WINDOW_VAL
 SLOW_CAL_WINDOW_VAL
 REFCLK_DIVIDE_RATIO_SEL
 VSUPPLY_CFG
 DELAY_FLLENABLE
 VSUPPLY_CFG


Hsd-es-id: 1308212333
Original commit date: Fri Dec 4 23:17:21 2020 -0800
Change-Id: I64a802fb00e19da0fe04bb3777d4446e1be7daa2
Original commit hash: 5f99d7e42835a2b95da4b045860a944e98a1b623

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 552aa015cdf80d2339ffbffa0faf310d4232396c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:17:19 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Add TimerLib dependency to eSPI lib

Hsd-es-id: 1508598230

Original commit date: Fri Dec 4 16:57:45 2020 +0800
Change-Id: If66f78af40b11dcd8662d824d71e8409b8a0bcf0
Original commit hash: 96e5a4ea5dc949b5671ae5531a8ea4d32ff31ba5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Espi/Library/PeiDxeSmmEspiLib/PeiDxeSmmEspiLib.inf

================================================================================ 
Commit: 75c6d6fda5e97f7582d5485e480e3fbcb7352134 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:17:13 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1496_00

Hsd-es-id: N/A
Original commit date: Sat Dec 5 17:49:12 2020 -0800
Change-Id: Ieb0e0a798e04a01cd026a1024697ddd75b3a1b5f
Original commit hash: 75cd04004287203c8c2a1024e8c5ca585493b57e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: bc6cd316a3da07062484f47ec0feb7cb0cb50d8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:16:57 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL P] Integrate GOP 1016

internal-only:
  - Added Writing GOP Version File Modification.
  - PO Changes from GOP
Hsd-es-id: 16012246017

Original commit date: Fri Dec 4 14:03:08 2020 +0530
Change-Id: Iabe0881b68a09168bfcec81892c732f200e283a4
Original commit hash: e6819358ae110d4ce4c19250cee2744b670587d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.bin
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: e426d4d1f9c04f1b223fd307328f2d0d64503df8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:16:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Dec 5 01:26:01 2020 -0800
Change-Id: I03c33edee5325577a9a42921b298d2af2df746a1
Original commit hash: 381c4276c22eae5c04f1aa80264bb6e28897eb71

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 9cc9c8796af24746142ab1fa7369295016cac8b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:16:28 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] GPIO Setting for ADL-P/M LP to support CVF

Hsd-es-id: 16012229826
Original commit date: Fri Dec 4 13:20:09 2020 +0530
Change-Id: I689bcade5708f816fc74cd843cd765889adbe1c1
Original commit hash: c0b3e3e75e6ea7b364dd3d4879172142bd5a9859

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl

================================================================================ 
Commit: 5c2ed8965b33160c1e661c9e8a862ca80799c14b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:16:22 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 9ef1f9a1bf6e72278cb66f231dbfc47dc702c397)

Sat Dec 5 04:28:26 2020 +0000
Original commit date: Sat Dec 5 04:28:26 2020 +0000
Original commit hash: 7ad5e5c1149a350e4bc41c76dbd249f094eb1142

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7b858a4f6fcdb9cdd220cc70ad71f3d804363bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:16:16 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013077561][ADL-S][DDR5][JEDEC Reset after JWL causes zero margin on ECC bytes]

Issue:
  ECC bytes have zero margin after JEDEC reset which sends MR3 as PDA

Root cause:
  Generic MRS FSM will send PerDevice MR to ECC device only when do_PDA_for_ECC is set.

Solution:
  Set MRS_FSM_CONTROL.do_PDA_for_ECC = 1 when in ECC mode

Additional fixes:

Issue:      TrainDdrOptParam / MrcGetBERMarginByte show full eye on ECC bytes
Root cause: CPGC error count on ECC byte is always zero, as it is reading from a wrong counter.
Fix:        Cpgc20SetupErrCounterCtl: set CPGC_ERR_CNTRCTL_4.COUNTER_POINTER = 8, because CPGC uses byte 8 for ECC in both DDR4 and DDR5.

Issue:      WrV margins drop on one byte after WRDSEQ2D step
Root cause: Wrong register offset calculation for DataOffsetComp inside UpdateOptParamOffset, for DDR5 ECC case
Fix:        Use MrcTranslateSystemToIp for proper register offset calculation

Issue:      RMT WrV margins drop to zero on left side after WRDSEQ2D step
Root cause: Average WrV calculated incorrectly in UpdatePdaCenterDdr5 due to signed / unsigned mismatch.
Fix:        Use explicit INT32 casting in UpdatePdaCenterDdr5 in ByteCenterAvg calculation

Additional changes:
 - Update DDR_MR_PARAMS to use ranks 0 and 3 when ddr4_1dpc feature is enabled.
 - Moved MrcGetOffsetDataOffsetComp() from MrcCommon.c to MrcDdrIoOffsets.c
 - Removed extra MR3 in Ddr5SagvMrOrder
 - Update A0 W/A for broken retraining on ECC bytes: use ByteSel = 1 to keep RoCount = 0


Hsd-es-id: 14013077561
Original commit date: Fri Dec 4 16:19:08 2020 -0800
Change-Id: I66501a9cb09f9bb33817d05d6c057ae91fd291e1
Original commit hash: b72130eae577d5f850b7f9a2bb29f4a7353b6e35

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: a97c825190cec802ee32928b363258d6e1d46f57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:16:01 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1495_00

Hsd-es-id: N/A
Original commit date: Fri Dec 4 17:51:35 2020 -0800
Change-Id: I78cd56de625e097726a768c016e98030c58f6a43
Original commit hash: d9c676cc42a3b2c53415e4972bb2b0c0c3a2b3c4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ae434d398646c8ccc4979680b323ef35626acb6c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:15:55 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]: Add SmmRuntimeUpdateFeaturePkg for SMM runtime update

Hsd-es-id: 1508586213
Original commit date: Fri Nov 27 09:52:45 2020 +0800
Change-Id: Id5af2121460a7ab6387db2de86bccb97f5f318b0
Original commit hash: 873fefbf29ea2264983a33938c95a8c7874390c8

-------------------------------------------------------------------------------- 
[Changed Files]
Features/SmmRuntimeUpdateFeaturePkg/Include/Library/OemSmmRuntimeUpdateLib.h
Features/SmmRuntimeUpdateFeaturePkg/Include/Library/SmmCpuRendezvousLib.h
Features/SmmRuntimeUpdateFeaturePkg/Include/Protocol/MmRuntimeUpdate.h
Features/SmmRuntimeUpdateFeaturePkg/Include/Protocol/MmTelemetryServiceProtocol.h
Features/SmmRuntimeUpdateFeaturePkg/Include/SmmRuntimeUpdate.dsc
Features/SmmRuntimeUpdateFeaturePkg/Include/SmmRuntimeUpdatePostMem.fdf
Features/SmmRuntimeUpdateFeaturePkg/Library/OemSmmRuntimeUpdateLibNull/OemSmmRuntimeUpdateLibNull.c
Features/SmmRuntimeUpdateFeaturePkg/Library/OemSmmRuntimeUpdateLibNull/OemSmmRuntimeUpdateLibNull.inf
Features/SmmRuntimeUpdateFeaturePkg/Library/SmmCpuRendezvousLib/SmmCpuRendezvousLib.c
Features/SmmRuntimeUpdateFeaturePkg/Library/SmmCpuRendezvousLib/SmmCpuRendezvousLib.inf
Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmCodeInjectionStandaloneMm/StandaloneMmSample.c
Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmCodeInjectionStandaloneMm/StandaloneMmSample.inf
Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmDriverUpdateStandaloneMm/StandaloneMmSample.c
Features/SmmRuntimeUpdateFeaturePkg/Sample/SmmDriverUpdateStandaloneMm/StandaloneMmSample.inf
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/ContextStorage.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/ContextStorage.h
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/PerformanceMeasure.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmCodeInjection.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmCodeInjection.h
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmDriverUpdate.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmDriverUpdate.h
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdate.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdate.inf
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateAcpi.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateComm.h
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateImageVerify.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateSmi.asl
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmRuntimeUpdateSmi.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmTelemetryService.asl
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmTelemetryService.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmTelemetryService.h
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/SmmTelemetryServiceProtocol.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdate/TelemetryHelper.c
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdateFeaturePkg.dec
Features/SmmRuntimeUpdateFeaturePkg/SmmRuntimeUpdateFeaturePkg.dsc
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/GenCapsuleDriverUpdateFv.bat
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/GenCapsuleStandAloneMM.bat
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/GenCapsuleViaBlacklistCert.bat
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/GenerateCapsule.bat
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Capsule/GenerateCapsule.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Edk2/Capsule/SmmCodeInjectionPayloadHeader.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Edk2/Capsule/SmmDriverUpdatePayloadHeader.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Edk2/Capsule/__init__.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Edk2/__init__.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/CapsuleDependency.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/FmpAuthHeader.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/FmpCapsuleHeader.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/UefiCapsuleHeader.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/Capsule/__init__.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/Uefi/__init__.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Common/__init__.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Pkcs7Sign/Pkcs7Sign.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Pkcs7Sign/Readme.md
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Python/Tests/PythonTest.py
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/Readme.txt
Features/SmmRuntimeUpdateFeaturePkg/Tool/CapsuleGen/toolsetup.bat

================================================================================ 
Commit: e0db34448a81743cc575f0628438586bc1a79368 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:15:44 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Serial output for Flexible I/O Adapter (FIA)  is not aligned with EDS definition

Update FIA LOS serial message to match register name

Hsd-es-id: 1508581620
Original commit date: Tue Dec 1 09:38:36 2020 -0800
Change-Id: If672b94b8520fecd28524aafd0b953d78fe672b5
Original commit hash: 66d409e238523b76abdf5deb999bf5802a16d8fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia15.c
ClientOneSiliconPkg/IpBlock/Fia/LibraryPrivate/PeiPchFiaLib/PchFia19.c

================================================================================ 
Commit: 60b13fd789169a439b33d17383d335e6ec9dbd7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:15:01 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH]: Cleanup CPU generation/Family check from PCH IP Block (PMC)

Cleanup older CpuGeneration, CpuId usage in PMC IP Block

Hsd-es-id: 14013067871
Original commit date: Thu Dec 3 15:33:50 2020 -0800
Change-Id: Iea932f4639d6311c8feade454c6c39011947c58b
Original commit hash: d48c9c119c28729e36a6ad5b450a1f199f800d0d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiPmcPrivateLib/PeiPmcPrivateLibVer2.c

================================================================================ 
Commit: fa0ca829c56bd24425168c52007cfb3b2a7d6c40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:11:41 2020 -0800 
-------------------------------------------------------------------------------- 
[TCSS] BIOS to enable USB2 port reset messaging support for Cpu typec usb ports.

BIOS to enable USB2 port reset messaging support for the PCH USB2 port those are paired with Cpu XHCI usb ports.

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: 16012241415, 2209868551
Original commit date: Thu Dec 3 03:06:15 2020 +0530
Change-Id: Iaded569361c91e8d9eeb06a0c70d852ca06f940e
Original commit hash: a19021177fb2dce7df74e49edc98acea846756e0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/AlderLakeFspPkg.dsc
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Features/UsbTypeC/Include/UsbTypeC.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
ClientOneSiliconPkg/Fru/AdlPch/IncludePrivate/Library/PeiUsbTypeCMapSupportLib.h
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.c
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiUsbTypeCMapSupportLib/PeiUsbTypeCMapSupportLib.inf
ClientOneSiliconPkg/Fru/AdlPch/PeiLib.dsc

================================================================================ 
Commit: 5cd4f71f903a426232b2dfb9f2fb7f8a16cf4d43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:11:16 2020 -0800 
-------------------------------------------------------------------------------- 
[AMT] Serial port timeout cannot exceed SERIAL_PORT_MAX_TIMEOUT

SERIAL_PORT_MAX_TIMEOUT defined as 10000000000 exceeds UINT32 size.
Narrow down definition to fit UINT32 and use MAX UINT32 rounded
to full seconds:
     0xFFFFFFFF == 4294967295 -> 4294 seconds

Original commit date: Mon Nov 30 18:08:36 2020 +0100
Change-Id: I738f3a6722d155d71bd97911a681e241d2a8ea05
Original commit hash: 33d97387c7f5f98b160a9076e3e00933ccad9e81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Sol/Dxe/SerialOverLan.h

================================================================================ 
Commit: 05be3df564fd9fb4f1dba992a9fba1981973afc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:10:50 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Updated the RPL PCH device IDs and GPIO controller ACPI ID.

Following changes are made.
* PchInfo Library is updated due to LPC DeviceID change and accordingly SKU info
* GPIO controller ACPI ID is updated.
* SerialIo Device IDs (I2C, SPI and UART) are updated
* XHCI Device ID is updated.

Hsd-es-id: 1508501647
Original commit date: Sun Nov 22 16:35:15 2020 +0530
Change-Id: Ie622d0e766a3d0a29504530097db9e0dd19663b3
Original commit hash: 85e92a667553824c1768b07bb565bf30218a3716

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/GpioCommunitiesAdl.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/GpioAcpiDefinesAdl.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Register/SerialIoRegsVer4.h
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/PeiDxeSmmSerialIoPrivateLibVer4.inf
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibI2cVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibSpiVer4.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiDxeSmmSerialIoPrivateLib/SerialIoPrivateLibUartVer4.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 92fad90a7ea2a028dceaea23f7a019f37198293e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:10:36 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][ADP-P] PCIe devices are not getting detected on PCH PCIe DT x1 slot

Update GPIO settings in BIOS for OEB:
For OEB 7:GPP_A7 and OEB 6:GPP_E5 to be driven low.

Hsd-es-id: 16012187645
Original commit date: Wed Dec 2 21:45:52 2020 +0530
Change-Id: I3a949fa3b87ea16ba7a39507a5000bc19a12cdf9
Original commit hash: 41e09c07f42bebdd32cd198722889d87e046d73a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPreMem.dsc

================================================================================ 
Commit: d9b1a3f48fc20271fb0cfc05df5d38321293a875 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:10:26 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] USB Port change for ADL to support CVF

Hsd-es-id: 16012245377
Original commit date: Fri Dec 4 12:50:56 2020 +0530
Change-Id: If7119c9fed61108b22361d89096bbd6d216696a7
Original commit hash: ab0fd7f5dba546e8c832436bbd61174828f724e7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 0d7cb6f2bc38ae2a642565d2c597f749d2001b13 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:10:21 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] When L1SS is disabled, CPG bits are not programed correctly

Hsd-es-id: 22011506879

Original commit date: Tue Nov 24 13:04:38 2020 +0530
Change-Id: I9188b42ddc25f17f0079e381b13ff602aa317397
Original commit hash: 57c2c9e65b26c1e50d62e41456d786b694ccc89e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer2.c

================================================================================ 
Commit: a63c403acbd2d1b764bde83a9519f8a523ead60e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:10:16 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Dec 4 01:50:57 2020 -0800
Change-Id: Iad40b36e7b6c93f00036d2272383747c67466a11
Original commit hash: 89b4f0706fbe5cdb0caa59f159c6133249f1ca7a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: abe822d869e0afbb04f02f23cbb59a5e2ca5cbe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:10:02 2020 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/CpuPcieRp: Fix condition to enable Igfx along with external gfx when IGD is forced enabled

internal-only: Place holder for information that in internal to intel, for ex: information related to internal-only/restricted code, hsd, gerrit, bugzilla links etc.
Hsd-es-id: NA
Original commit date: Wed Nov 18 22:45:11 2020 +0530
Change-Id: Icd0e7d0d8de5887a7d89e4125ffe7f55d44e2c03
Original commit hash: 4e1b0d28462755d6823a88b03072d40be508c294

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c

================================================================================ 
Commit: 51e9e51232bee18b7ece9041baacce0779ca4b28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:09:38 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL-S][Regression] FSP API release builds is not booting

Revert "Clean up unused API's and Structure defines in Features.c" since it causing a boot hang in FSP API build.
This reverts commit 8455bf0f27f7918aa09d3e965a563de9783aea5d.

internal-only:
Hsd-es-id: 14013068620
Original commit date: Thu Dec 3 03:32:37 2020 -0700
Change-Id: I2d08dc2db2bf43e9759db042e56fca53736de964
Original commit hash: da2b0bb202fee55eb0f98052ee0d5bd7d773bdfd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h

================================================================================ 
Commit: 37c396a9d426bc5f524d29adef8866bb55bdd04a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:09:12 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] Remove Sv relative files from AlderLakeBoardPkg

1. Remove Sv relative files BoardPkgSvPlatRestricted.dsc, ValidationFv.fdf and ValidationFvDef.fdf from AlderLakeBoardPkg.
2. Remove copy files commands from prebuild.bat and PreBuild.sh.
3. Change !include paths of MerlinXPlatformPkg.dsc, MerlinXPlatformPkg.fdf and ValidationFvDef.fdf in BoardPkg.dsc and BoardPkg.fdf.

Hsd-es-id: 1508596293
Original commit date: Wed Dec 2 15:16:12 2020 +0800
Change-Id: I1fe282551ac4aefa63a13bff51da39823496cf85
Original commit hash: ba3a11a1d5ddc3356968002433f4ef46bc6ef16b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/PreBuild.sh
AlderLakeBoardPkg/prebuild.bat

================================================================================ 
Commit: be00f2b1d13c0bb30ae3f62eef490030213b610e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:08:47 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1494_00

Hsd-es-id: N/A
Original commit date: Thu Dec 3 17:51:42 2020 -0800
Change-Id: Id8ced4973624f0b087d536927c836c9230ed687a
Original commit hash: 3ce83291a9e6b6b51cd11bd5dfdc15a369e334a5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 85cd8972b45b984d7fb0c79e4fae2010bc1857e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:08:22 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Bios Interface Lock Down (BILD) bit is not set post cold boot

Moved the code to set Bios Interface Lock Down bit earlier in the boot flow

Hsd-es-id: 16012025841

Original commit date: Mon Nov 16 11:27:35 2020 -0800
Change-Id: I068d56740f14b570fbb41ca4305d6301b3250437
Original commit hash: c6587954f6a7646b2a151d6cf0bedb12f7d2c3dd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 5b81bf73aa6c0ea8297e767df285d03012b34e15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:08:11 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit cc00a2ba38c49cc3c013e6e8fb033932c0c50b36)

Thu Dec 3 19:53:43 2020 +0000
Original commit date: Thu Dec 3 19:53:43 2020 +0000
Original commit hash: 44e83688e184e5fb78c6bea2ad22933af1d23efb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d14eaeecf078c27d0a58b308e8db76d114d35dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:08:01 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][14013058363][ADL-S][DDR5][Early Command Training fails with DDR5 ECC modules]

Issue:
  Early Command Training fails with DDR5 ECC modules

Root cause:
  ECC byte has only 4 bits in DDR5, but DataTrainFeedback mask is 0xFF for all bytes in CSTM/CATM

Solution:
  Use 4-bit mask for ECC byte in CSTM/CATM

Additional fixes:
 - ProgramDeswizzleRegisters: skip ECC byte in MC DESWIZZLE programming
 - DQ mapping: Use 4-bit mask for ECC byte feedback and only map bits [0..3]
 - Various training steps: MRC_DDR5_ECC_BYTE should be 4 instead of 5
 - JWL: use proper 4 bits in ReadAfeMiscControl0Reg() to get correct feedback on the ECC byte
 - DQTimeCentering1D: use 32 + 4 = 36 bits in DQ results print (instead of 40)


Hsd-es-id: 14013058363
Original commit date: Thu Dec 3 00:09:15 2020 -0800
Change-Id: I1c4afa22978db2879101878734a2f34ac9b13f34
Original commit hash: 0ed5eb0674ae281b5bc26702de19c0c3b98d1d07

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ef22061cffd014f661ab8d8ec6e70e937e60c1d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:07:48 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Update HSCFG1 programming

Update BIOS programmed HSCFG1 register for USB IP version v19.
After this change HS Async Active will not be propagated to PMC.

Hsd-es-id: 14013053464
Original commit date: Thu Dec 3 11:07:21 2020 +0100
Change-Id: I597aeb6452e8a53d9c1135c425e445f2d610de01
Original commit hash: 56246bdab0a0c987b05e03618b2903d70b00479c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 78888572745f3ad4e2897436f8f0cf6d48f09f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:07:35 2020 -0800 
-------------------------------------------------------------------------------- 
MeExtMeasurement: [ADL] Fixed Sporadic SUT auto restart issue due to assert

Fixed Sporadic SUT auto restart observed while entering to boot menu
through F7 key press due to MeExtConfig Assert.

Original commit date: Thu Dec 3 10:02:13 2020 +0530
Change-Id: Ie49f36904593727a74fb3e18ff1d533117c186bf
Original commit hash: e6ca69e56960c247aa2b77b6b30958a9e6ed3802

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.inf

================================================================================ 
Commit: 01ac7085722bbe420079ec0b7b68a80efc5749e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:06:58 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-S] SNDW#2 is greyed out in BIOS hence blocking ALC-1308 (Speaker) enumeration in Device Manager

Update config patch table for ADL-S.
Use Enable/Disable option instead of checkbox for Hda link enablement.

Hsd-es-id: 16012193333
Original commit date: Fri Nov 27 09:43:22 2020 +0100
Change-Id: I16ba1ce052092725ff3b2a39279a878220b57d7a
Original commit hash: 140501824dd0a8005bcf1b3d1f226488b97ef1d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchHdaAcpi.c

================================================================================ 
Commit: 86450535d17f3e22983cf51d5e857b79dff8fbd6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:06:45 2020 -0800 
-------------------------------------------------------------------------------- 
SUT not booting to OS with corporate Debug

Fixed logical error

Original commit date: Wed Dec 2 12:41:11 2020 +0100
Change-Id: Ia1c340bd0ada12578c5df7999ebc5244e39286fb
Original commit hash: 7c8dbcd1f80a7ea24655f5c070b86a725fd74f57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Amt/Mebx/Dxe/MebxCore.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: 0668fb99166e0a8fde6db7ec5723774c73d09ef2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:06:28 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S/AMT] AMT Configuration Menu in BIOS Setup is accessible when AMT KVM session opened while SUT in BIOS
Merge from TGL.

Issue: Remote KVM session is opened after BIOS sends Get ASF Boot Option command, therefore the KVM in Boot Option is 0
Resolution: Use USB-R port to check if KVM is enabled in runtime, and modify the flow as:
            1. If remote KVM is opened before entering or exiting "PCH-FW Configuration", BIOS can detect the KVM and update the accessibility accordingly.
            2. If remote KVM is opened in "PCH-FW Configuration", because BIOS can't update the accessibility, BIOS will pop out a dialog box and reset system.
Impacted: All C1S projects.

Original commit date: Thu Dec 3 10:54:28 2020 +0800
Change-Id: Ie18e5bff497f0460c394a17aeb368a83c67df779
Original commit hash: c35142973578c8d9be35461731a7f31713bae1c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.c
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.h
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AmtWrapperDxe.inf
AlderLakePlatSamplePkg/Features/Amt/AmtWrapperDxe/AsfSupport.c
AlderLakePlatSamplePkg/Features/Amt/Include/Protocol/AmtWrapperProtocol.h
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtConfig.c
AlderLakePlatSamplePkg/Setup/AmtSetup.hfr
AlderLakePlatSamplePkg/Setup/MeSetup.c
AlderLakePlatSamplePkg/Setup/MeSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Register/MeRegs.h
ClientOneSiliconPkg/IpBlock/Me/HwAsset/Dxe/Inventory.c
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMem.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/PeiMeInitLib.inf
ClientOneSiliconPkg/Pch/Include/Library/PchInfoLib.h

================================================================================ 
Commit: 1276d5d666a2c63a15cbe994e4a39d49fe3aa9b8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:06:21 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Dec 3 01:27:25 2020 -0800
Change-Id: Ieaee8a9714e29f22f0e0381bcd28eaea2d6accb8
Original commit hash: 5d53721357ffc2db923ec91e74314f43ba395338

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 588d450366d225b3cce1db3fca236f2f4bea3aa8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:06:15 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Add to support the case of MMIO disabled in SPI driver.

In certain scenarios existing SPI BAR0 matches mSpiResvMmioAddr
with memory space bit cleared from command register which can
cause SetVariable() failure.

Since SetVariable() can be called everywhere, it is better to
handle this inside SMM SPI driver, and save/restore original
command register value after finished SPI command.

Hsd-es-id: 14012823259
Original commit date: Tue Dec 1 17:41:14 2020 +0800
Change-Id: I72c526096c5c211bdfe91d904effc0ec96436e41
Original commit hash: 70628bdb3706e11cb74821c67fa7bcce900e3fec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Spi/Smm/Spi.c

================================================================================ 
Commit: 6805eb8f81a0ea7ec0a2f014238245ae94a0050e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:05:27 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL] [J0 PO] [FSP]: EnableFastMsrHwpReq UPD is default enable in dsc but disable in setup variable

internal-only:
Hsd-es-id: 16012229625
Original commit date: Thu Dec 3 13:24:35 2020 +0800
Change-Id: I1635bab902cfa91469450e7466113c8b1303a154
Original commit hash: 0bc01abdd58e1a095f9c4734588af85ebd78e5d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc

================================================================================ 
Commit: 2779a0af5b1241cf4c0607b59f9baa2a7e8a45b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:04:53 2020 -0800 
-------------------------------------------------------------------------------- 
AlderLakeBoarFspPkg/FspPkgPcdInit.dsc: SUT getting hang at 9A5F PC with EXT_FspGccWrapperApi_Debug of AlderLake_Label1467_00_24 BIOS BUILD

Increase PcdFspReservedMemoryLength size to prevent out of resource

Hsd-es-id: 16012160637

Original commit date: Wed Dec 2 10:09:20 2020 +0800
Change-Id: Idc259c576d1497b367a4d985c4b2e0b4e44741c4
Original commit hash: ea2b23ff9290d1b59b01c7d1769d4631bc7852ad

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 16cfba1a4e686b7ee5c9f6cc62a0e5215d655043 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:04:36 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 12354acd018015eb3f25eb8f1b3446f71d3205cb)

Thu Dec 3 02:32:17 2020 +0000
Original commit date: Thu Dec 3 02:32:17 2020 +0000
Original commit hash: 8fb4bd7b04beb57d499a425cef6cebede638338f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4252e8b4190e68867fc6512415d8b2fd800ef74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:04:22 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1493_00

Hsd-es-id: N/A
Original commit date: Wed Dec 2 17:53:25 2020 -0800
Change-Id: I93b1cf67d1c68fb7f5f9f9ab32861717a8f6106a
Original commit hash: 4ac57ab43f29f3cba4f0e8a00e155c62ecca89da

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 2a3ccc8d66cf0a8da0151ca4ab2ce871dcc251aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:04:02 2020 -0800 
-------------------------------------------------------------------------------- 
[RPL-S] C1S: Add the basic checking of RPL-S CPUID in TCSS/MRC/VMD.

Simple let the RPL-S act as ADL-S now, then can boot to Win10.

internal-only:
  Change the RPL:Restricted to RPLS:Restricted.

Hsd-es-id: 1508587456
Original commit date: Fri Nov 27 15:45:16 2020 +0800
Change-Id: Ic91c538731426f647ffe46ed58aa0e1b32586402
Original commit hash: f47ecd7742584ef183fb003f8608bd5ed5f3f1c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/Tcss/LibraryPrivate/PeiTcssInitFruLib/PeiTcssInitFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c

================================================================================ 
Commit: 9e307a315213b0e2fa3739782271f53d907c10a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:02:14 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][ADP-P] Add support for ALC 245 for ADL

Remove option for select external or internal codec.
All external or internal codecs verbs tables are added to common verb database.
Add verb table for ALC245

Hsd-es-id: 16012222312
Original commit date: Wed Dec 2 10:58:27 2020 +0100
Change-Id: I1a9b073b12db9fc1b62ee0239c0119ce1c84d16f
Original commit hash: b69e27f5875467567a8e0f78fdb0d7b9a6ef5bfd

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeMBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakeUSimicsBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/Library/PeiHdaVerbTables.h
AlderLakeBoardPkg/Include/PlatformBoardConfig.h
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiBoardConfigLib/PeiHdaVerbTables.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: e4384136f23e2ad5a611052bb92d15d6fd97ed70 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:02:03 2020 -0800 
-------------------------------------------------------------------------------- 
[C1S/ME] ME recovery process initiated when HDA_SDO is asserted

Resolution: When ME is disabled by HDA_SDO jumper, ME resiliency driver should read ME FWSTS from HOB.
            Merge change from TGL.

Hsd-es-id: 16012163183

Original commit date: Wed Dec 2 13:08:15 2020 +0800
Change-Id: I9208e16b7233ea1036b1489d83463a0bd2b3518e
Original commit hash: 9d4efb5e3be4632fc7999efaeeecbe13e1eeaf5d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/MeResiliencyDxe/MeResiliencyDxe.inf
AlderLakePlatSamplePkg/Setup/MeSetup.c

================================================================================ 
Commit: 072ed91c53c0cfea5b7498a98c6593129237b56c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:01:58 2020 -0800 
-------------------------------------------------------------------------------- 
18013974295: [Dfx][ME] Program MCTP for Dfx ME

When onboard is Dfx ME, MCTP should be programmed.
MCTP programming can be disabled using MctpBroadcastCycle BIOS Setup knob

Original commit date: Mon Nov 30 09:33:47 2020 +0100
Change-Id: Iefa6a8425e4fe6e0dafdb14fde0495c07f9ad55e
Original commit hash: 687c809f6c970e0064df0ca029d694f1dc8b63ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c

================================================================================ 
Commit: ded97dc47c9cdfa98a9f8922e7f9182a602acad0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:01:44 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Dec 2 01:31:36 2020 -0800
Change-Id: Ic24eda02a425fdf06b986b29968cebe926dec214
Original commit hash: 3cb15ef5c322c2abee933f4fb4ca94f92fd827d9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 5cea5a505ac38373e3936576b969d7d0a21193fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:01:35 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Allow for disabling USB lanes

This change adds second function to UsbLib to allow for manually
providing number of USB2 and USB3 lanes instead of relying on amount
reported by xHCI controller.

Hsd-es-id: 16011827131
Original commit date: Mon Nov 23 12:55:09 2020 +0100
Change-Id: If563261a8de658a422ad0bf23020b3b4788aa0a7
Original commit hash: 8aaf3f0063b09c82354eb4a31744350336be30ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/UsbLib.h
ClientOneSiliconPkg/IpBlock/Usb/Library/PeiDxeSmmUsbLib/UsbLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: e8e45707d1aec39a73d37adc1823021e49fb36ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:01:26 2020 -0800 
-------------------------------------------------------------------------------- 
[ADL S] Integrate GOP 1048

internal-only:
  - [GOP][TGL/RKL/ADL-S]: Ignore Scrambling status in HDMI enable sequence (#38)
  - [GOP][TGL-H]: Update the DklPhy PLL value (#57) 17.0.1048
  - [GOP][TGL/RKL/ADL-S]: Bug fix in PchGmBusPinPairTable for CMP PCH (#56)

Hsd-es-id: 16012200983
Original commit date: Wed Nov 25 22:49:12 2020 +0530
Change-Id: I22faa33db7468ff462f8b2637338aa4b02cc9ee3
Original commit hash: 9438d9b2c2664d3511baca8ca70e8e300b4f6df5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 58eb75e3c67be2303e40ca997c66eec3b873a99e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:01:20 2020 -0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

(cherry picked from commit 90e29a58585b5df2cff304e09bbbb31997d92e20)

Wed Dec 2 06:48:03 2020 +0000
Original commit date: Wed Dec 2 06:48:03 2020 +0000
Original commit hash: e4decf04d9dd5c86bd2b8eec1f4e2df7f8bdba7b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cdebe5848110d706278fc279191faaae9aa05ba9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:01:15 2020 -0800 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1308040886][ADL-S][A0][DDR5] fastboot with SAGV DDR5 fail to boot/hang after first transition

Issue:
 At the end of MRC Fast flow the Generic MRS FSM is not configured properly for the runtime usage of SAGV

Root cause:
 In Fast flow MRC is using Generic MRS FSM to issue JEDEC Reset/Init, clobbering the restored FSM configuration.
 Hence the final state of FSM registers is not matching the final expected SAGV configuration

Solution:
 In fast flow run the Generic MRS FSM to issue the full JEDEC init sequence, without reprogramming it.
 All the FSM registers are part of save/restore, so it's ready to be used.
 Add MR13 / DllReset to Ddr5SagvMrOrder table
 MrcSaGvFinal: call MrcFinalizeMrSeq regardless of SAGV, because we will use FSM in the Fast flow also when SAGV is off.


Hsd-es-id: 1308040886
Original commit date: Wed Oct 14 13:36:43 2020 -0700
Change-Id: I857037c60a0889ebd0327505213b646239833d00
Original commit hash: 5e8294e2cd3bdf47cc5ac0e4eeea9bf363be3384

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 4fa3ac7d660c58c7be6de51c2102314ae5c54ccb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:00:38 2020 -0800 
-------------------------------------------------------------------------------- 
Clean up unused API's and Structure defines in Features.c

Clean up unused API's and Structure defines

internal-only:
Hsd-es-id: 16012204931
Original commit date: Mon Nov 30 15:22:35 2020 +0800
Change-Id: Ic52d201297b6297f0d96888b810ebfe2efb4e95f
Original commit hash: 94cc1f53a29350e02d7b61648691e06aedecc6ca

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.h

================================================================================ 
Commit: 4724ced9bf7d4d8c155aa32b461370d725e09e4b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:00:24 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH] Update ADP xHCI IP version

ADP-S uses xHCI IP v19.0 and other use v18.

Hsd-es-id: 16012229008
Original commit date: Fri Nov 27 14:55:55 2020 +0100
Change-Id: Ide76446f024a4a4c24e0266f0c6267e5fb570c73
Original commit hash: ae569b1ac6d71dc55af1e06579a3b464ed3fca1a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: 883930e1820f2cd39dc73eaa1cfa69d53f31b23f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:00:14 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] Fixed BIOS only showing 5 CLK items in Setup page.

Hsd-es-id: 16012142193
Original commit date: Tue Nov 24 12:13:00 2020 +0530
Change-Id: I303a52cee0b7d513f2aa6bbf40b59f5dcd0cf0e5
Original commit hash: 4b28e394ebeddd4198123546b0b88aa00a4c8a93

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 18734e6af67fe34c88c73963e3a1a08946a4f52e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 12:00:00 2020 -0800 
-------------------------------------------------------------------------------- 
[PCH][ADL-P] System was slowing down after connecting Cnvi device

Update policy as per ADL-P for SerialIo UART0

Hsd-es-id: 16012169417
Original commit date: Tue Dec 1 19:07:37 2020 +0530
Change-Id: Ib932e0904732ec5e1a0ed833d60c7074c057257b
Original commit hash: 8ae72b3aa7de176b557c443a3f23b6ac7dd6147e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 0b3dc44a9baa3c58dfaaa6804534956c7d819db2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 11:59:44 2020 -0800 
-------------------------------------------------------------------------------- 
[ADLP] Corrected the microcode alignment to 4K

To fix issue: Mcheck not initializing with latest IFWI.

Hsd-es-id: 1308209247

Original commit date: Tue Dec 1 10:54:59 2020 +0530
Change-Id: Ic589534f114c03f29f68c43c19a8ec2fe7f9cfb1
Original commit hash: 1a5eff614fde6fddb9fa718495f985a2aa0fec8d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 0341798f1190cf4c4360da5d43e9bbb9b6136e91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Dec 15 11:59:18 2020 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 1492_00

Hsd-es-id: N/A
Original commit date: Tue Dec 1 17:50:35 2020 -0800
Change-Id: Ic60f914f034f00a1e8c4d0eb433cfe9fe14b16f0
Original commit hash: 9f93cce3b021c032683eff482ffc3d2e3185cce5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
