{{nv begin}}
{{nv h1 | Types}}
{{nv ln | cap/SIMDPP_HAS_INT8_SIMD}}
{{nv ln | cap/SIMDPP_HAS_INT16_SIMD}}
{{nv ln | cap/SIMDPP_HAS_INT32_SIMD}}
{{nv ln | cap/SIMDPP_HAS_INT64_SIMD}}
{{nv ln | cap/SIMDPP_HAS_FLOAT32_SIMD}}
{{nv ln | cap/SIMDPP_HAS_FLOAT64_SIMD}}
{{nv h1 | Conversions}}
{{nv ln | cap/SIMDPP_HAS_INT64_TO_FLOAT32_CONVERSION}}
{{nv ln | cap/SIMDPP_HAS_INT64_TO_FLOAT64_CONVERSION}}
{{nv ln | cap/SIMDPP_HAS_UINT64_TO_FLOAT32_CONVERSION}}
{{nv ln | cap/SIMDPP_HAS_UINT64_TO_FLOAT64_CONVERSION}}
{{nv ln | cap/SIMDPP_HAS_FLOAT32_TO_INT64_CONVERSION}}
{{nv ln | cap/SIMDPP_HAS_FLOAT32_TO_UINT64_CONVERSION}}
{{nv ln | cap/SIMDPP_HAS_FLOAT64_TO_UINT32_CONVERSION}}
{{nv ln | cap/SIMDPP_HAS_FLOAT64_TO_INT64_CONVERSION}}
{{nv ln | cap/SIMDPP_HAS_FLOAT64_TO_UINT64_CONVERSION}}
{{nv h1 | Integer vector shifts}}
{{nv ln | cap/SIMDPP_HAS_UINT8_SHIFT_R_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_INT8_SHIFT_R_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_UINT16_SHIFT_R_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_INT16_SHIFT_R_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_UINT32_SHIFT_R_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_INT32_SHIFT_R_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_UINT8_SHIFT_L_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_INT8_SHIFT_L_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_UINT16_SHIFT_L_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_INT16_SHIFT_L_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_UINT32_SHIFT_L_BY_VECTOR }}
{{nv ln | cap/SIMDPP_HAS_INT32_SHIFT_L_BY_VECTOR }}
{{nv end}}
