\doxysection{DAC\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_a_c___type_def}\index{DAC\_TypeDef@{DAC\_TypeDef}}


Digital to Analog Converter.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SWTRIGR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHR12\+R1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHR12\+L1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHR8\+R1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHR12\+R2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHR12\+L2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHR8\+R2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHR12\+RD}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHR12\+LD}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DHR8\+RD}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DOR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ DOR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ MCR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SHSR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SHSR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SHHR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ SHRR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RESERVED} [2]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ STR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ STR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ STMODR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Digital to Analog Converter. 

Definition at line \textbf{ 345} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_d_a_c___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{CCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CCR}

DAC calibration control register, Address offset\+: 0x38 

Definition at line \textbf{ 361} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{CR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

DAC control register, Address offset\+: 0x00 

Definition at line \textbf{ 347} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_ae9028b8bcb5118b7073165fb50fcd559}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12L1@{DHR12L1}}
\index{DHR12L1@{DHR12L1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DHR12L1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHR12\+L1}

DAC channel1 12-\/bit left aligned data holding register, Address offset\+: 0x0C 

Definition at line \textbf{ 350} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a2e45f9c9d67e384187b25334ba0a3e3d}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12L2@{DHR12L2}}
\index{DHR12L2@{DHR12L2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DHR12L2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHR12\+L2}

DAC channel2 12-\/bit left aligned data holding register, Address offset\+: 0x18 

Definition at line \textbf{ 353} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_acc269320aff0a6482730224a4b641a59}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12LD@{DHR12LD}}
\index{DHR12LD@{DHR12LD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DHR12LD}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHR12\+LD}

DUAL DAC 12-\/bit left aligned data holding register, Address offset\+: 0x24 

Definition at line \textbf{ 356} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_ac2bb55b037b800a25852736afdd7a258}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12R1@{DHR12R1}}
\index{DHR12R1@{DHR12R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DHR12R1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHR12\+R1}

DAC channel1 12-\/bit right-\/aligned data holding register, Address offset\+: 0x08 

Definition at line \textbf{ 349} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a804c7e15dbb587c7ea25511f6a7809f7}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12R2@{DHR12R2}}
\index{DHR12R2@{DHR12R2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DHR12R2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHR12\+R2}

DAC channel2 12-\/bit right aligned data holding register, Address offset\+: 0x14 

Definition at line \textbf{ 352} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a1590b77e57f17e75193da259da72095e}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR12RD@{DHR12RD}}
\index{DHR12RD@{DHR12RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DHR12RD}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHR12\+RD}

Dual DAC 12-\/bit right-\/aligned data holding register, Address offset\+: 0x20 

Definition at line \textbf{ 355} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_ad0a200e12acad17a5c7d2059159ea7e1}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8R1@{DHR8R1}}
\index{DHR8R1@{DHR8R1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DHR8R1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHR8\+R1}

DAC channel1 8-\/bit right aligned data holding register, Address offset\+: 0x10 

Definition at line \textbf{ 351} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a4c435f0e34ace4421241cd5c3ae87fc2}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8R2@{DHR8R2}}
\index{DHR8R2@{DHR8R2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DHR8R2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHR8\+R2}

DAC channel2 8-\/bit right-\/aligned data holding register, Address offset\+: 0x1C 

Definition at line \textbf{ 354} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a9590269cba8412f1be96b0ddb846ef44}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DHR8RD@{DHR8RD}}
\index{DHR8RD@{DHR8RD}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DHR8RD}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DHR8\+RD}

DUAL DAC 8-\/bit right aligned data holding register, Address offset\+: 0x28 

Definition at line \textbf{ 357} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_aa710505be03a41981c35bacc7ce20746}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DOR1@{DOR1}}
\index{DOR1@{DOR1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DOR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DOR1}

DAC channel1 data output register, Address offset\+: 0x2C 

Definition at line \textbf{ 358} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_aba9fb810b0cf6cbc1280c5c63be2418b}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!DOR2@{DOR2}}
\index{DOR2@{DOR2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{DOR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t DOR2}

DAC channel2 data output register, Address offset\+: 0x30 

Definition at line \textbf{ 359} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a27af4e9f888f0b7b1e8da7e002d98798}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!MCR@{MCR}}
\index{MCR@{MCR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{MCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t MCR}

DAC mode control register, Address offset\+: 0x3C 

Definition at line \textbf{ 362} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_ae7b3324cb8261d0e40dbf17bbc0b52c8}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{RESERVED}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RESERVED[2]}



Definition at line \textbf{ 367} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a32bcc4a8d05220fba0dc44a6cd289a5b}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHHR@{SHHR}}
\index{SHHR@{SHHR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{SHHR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SHHR}

DAC Sample and Hold hold time register, Address offset\+: 0x48 

Definition at line \textbf{ 365} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a0fa3fb0105403a3cc45c5199a7cf18aa}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHRR@{SHRR}}
\index{SHRR@{SHRR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{SHRR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SHRR}

DAC Sample and Hold refresh time register, Address offset\+: 0x4C 

Definition at line \textbf{ 366} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a2f1b1c5dc8845e9975fd4e389f3d61df}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHSR1@{SHSR1}}
\index{SHSR1@{SHSR1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{SHSR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SHSR1}

DAC Sample and Hold sample time register 1, Address offset\+: 0x40 

Definition at line \textbf{ 363} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a2ed474a60e57e7957d5ecc165ea1b770}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SHSR2@{SHSR2}}
\index{SHSR2@{SHSR2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{SHSR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SHSR2}

DAC Sample and Hold sample time register 2, Address offset\+: 0x44 

Definition at line \textbf{ 364} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{SR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SR}

DAC status register, Address offset\+: 0x34 

Definition at line \textbf{ 360} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a2d84ecfc6f23a6ffeeea6a6aa8bf0e3e}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!STMODR@{STMODR}}
\index{STMODR@{STMODR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{STMODR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t STMODR}

DAC Sawtooth Mode register, Address offset\+: 0x60 

Definition at line \textbf{ 370} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a7a82a5bfb94b070675ac41836d32c97b}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!STR1@{STR1}}
\index{STR1@{STR1}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{STR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t STR1}

DAC Sawtooth register, Address offset\+: 0x58 

Definition at line \textbf{ 368} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a52d6e8ee5c70673fedac9291236a2b89}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!STR2@{STR2}}
\index{STR2@{STR2}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{STR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t STR2}

DAC Sawtooth register, Address offset\+: 0x5C 

Definition at line \textbf{ 369} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_a_c___type_def_a896bbb7153af0b67ad772360feaceeb4}} 
\index{DAC\_TypeDef@{DAC\_TypeDef}!SWTRIGR@{SWTRIGR}}
\index{SWTRIGR@{SWTRIGR}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{SWTRIGR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t SWTRIGR}

DAC software trigger register, Address offset\+: 0x04 

Definition at line \textbf{ 348} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
