architecture
common
debug
exceptions
interconnect
memory
processor
simulator
system
tests
