{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1481178115367 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_CCD EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DE2_CCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1481178115666 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481178115751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1481178115751 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] -324.0 degrees -326.3 degrees " "Can't achieve requested value -324.0 degrees for clock output Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -326.3 degrees" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3522 9698 10655 0 0 ""}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1481178115851 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 3 1 0 0 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3521 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1481178115851 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] 3 1 -326 -6042 " "Implementing clock multiplication of 3, clock division of 1, and phase shift of -326 degrees (-6042 ps) for Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3522 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1481178115851 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/my_sdram_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3521 9698 10655 0 0 ""}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1481178115851 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0 " "Atom \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1481178115851 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"}  } {  } 0 119042 "Found RAM instances in design that are actually implemented as ROM because the write logic is always disabled. One such instance is listed below for example." 0 0 "Fitter" 0 -1 1481178115851 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116453 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15 clk0 GND " "WYSIWYG primitive \"Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo4\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|altsyncram_rf51:fifo_ram\|ram_block5a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_rf51.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/altsyncram_rf51.tdf" 38 2 0 } } { "db/dcfifo_klp1.tdf" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/dcfifo_klp1.tdf" 61 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "Sdram_Control_4Port/my_Sdram_WR_FIFO.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/my_Sdram_WR_FIFO.v" 92 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 402 0 0 } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 725 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1481178116469 "|DE2_CCD|Sdram_Control_4Port:u6|my_Sdram_WR_FIFO:write_fifo4|dcfifo:dcfifo_component|dcfifo_klp1:auto_generated|altsyncram_rf51:fifo_ram|ram_block5a15"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1481178116585 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1481178116600 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481178117070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481178117070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481178117070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481178117070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481178117070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481178117070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481178117070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481178117070 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1481178117070 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1481178117070 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 55493 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481178117139 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 55495 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481178117139 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 55497 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481178117139 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 55499 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1481178117139 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1481178117139 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1481178117171 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1481178122268 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 382 " "No exact pin location assignment(s) for 29 pins of 382 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1481178124220 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_klp1 " "Entity dcfifo_klp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129616 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129616 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1481178129616 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_ssp1 " "Entity dcfifo_ssp1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_1f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129616 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_0f9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129616 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1481178129616 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1481178129616 ""}
{ "Info" "ISTA_SDC_FOUND" "DE2_CCD.out.sdc " "Reading SDC File: 'DE2_CCD.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\] could not be matched with a pin" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 49 u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] pin " "Ignored filter at DE2_CCD.out.sdc(49): u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\] could not be matched with a pin" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[0\]\}\] " {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 49 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(49): Argument -source is an empty collection" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 50 u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] pin " "Ignored filter at DE2_CCD.out.sdc(50): u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\]  " "create_generated_clock -name \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\} -source \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|inclk\[0\]\}\] -duty_cycle 50.000 -multiply_by 2 -phase -108.000 -master_clock \{clk\} \[get_pins \{u6\|sdram_pll1\|altpll_component\|pll\|clk\[1\]\}\] " {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE2_CCD.out.sdc 50 Argument -source is an empty collection " "Ignored create_generated_clock at DE2_CCD.out.sdc(50): Argument -source is an empty collection" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 161 GPIO_0\[0\] port " "Ignored filter at DE2_CCD.out.sdc(161): GPIO_0\[0\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 161 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(161): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 161 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 162 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(162): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 162 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 162 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 163 GPIO_0\[1\] port " "Ignored filter at DE2_CCD.out.sdc(163): GPIO_0\[1\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 163 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(163): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 163 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 164 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(164): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 164 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 164 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 165 GPIO_0\[2\] port " "Ignored filter at DE2_CCD.out.sdc(165): GPIO_0\[2\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 165 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(165): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 165 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 166 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(166): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 166 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 166 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 167 GPIO_0\[3\] port " "Ignored filter at DE2_CCD.out.sdc(167): GPIO_0\[3\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 167 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(167): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 167 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 168 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(168): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 168 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 168 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 169 GPIO_0\[4\] port " "Ignored filter at DE2_CCD.out.sdc(169): GPIO_0\[4\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 169 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(169): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 169 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 170 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(170): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 170 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 170 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 171 GPIO_0\[5\] port " "Ignored filter at DE2_CCD.out.sdc(171): GPIO_0\[5\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 171 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(171): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129785 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 171 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129785 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 172 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(172): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 172 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 172 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 173 GPIO_0\[6\] port " "Ignored filter at DE2_CCD.out.sdc(173): GPIO_0\[6\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 173 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(173): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 173 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 174 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(174): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 174 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 174 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 175 GPIO_0\[7\] port " "Ignored filter at DE2_CCD.out.sdc(175): GPIO_0\[7\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 175 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(175): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 175 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 176 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(176): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 176 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 176 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 177 GPIO_0\[8\] port " "Ignored filter at DE2_CCD.out.sdc(177): GPIO_0\[8\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 177 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(177): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 177 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 178 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(178): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 178 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 178 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 179 GPIO_0\[9\] port " "Ignored filter at DE2_CCD.out.sdc(179): GPIO_0\[9\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 179 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(179): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 179 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 180 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(180): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 180 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 180 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 181 GPIO_0\[10\] port " "Ignored filter at DE2_CCD.out.sdc(181): GPIO_0\[10\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 181 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(181): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 181 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 182 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(182): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 182 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 182 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 183 GPIO_0\[11\] port " "Ignored filter at DE2_CCD.out.sdc(183): GPIO_0\[11\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 183 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(183): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 183 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 184 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(184): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 184 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 184 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 185 GPIO_0\[12\] port " "Ignored filter at DE2_CCD.out.sdc(185): GPIO_0\[12\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 185 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(185): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 185 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 186 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(186): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 186 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 186 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 187 GPIO_0\[13\] port " "Ignored filter at DE2_CCD.out.sdc(187): GPIO_0\[13\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 187 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(187): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 187 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 188 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(188): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 188 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 188 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 189 GPIO_0\[14\] port " "Ignored filter at DE2_CCD.out.sdc(189): GPIO_0\[14\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 189 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(189): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 189 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 190 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(190): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 190 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 190 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 191 GPIO_0\[15\] port " "Ignored filter at DE2_CCD.out.sdc(191): GPIO_0\[15\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 191 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(191): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 191 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 192 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(192): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 192 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 192 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 193 GPIO_0\[16\] port " "Ignored filter at DE2_CCD.out.sdc(193): GPIO_0\[16\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 193 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(193): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 193 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 194 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(194): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 194 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 194 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 195 GPIO_0\[17\] port " "Ignored filter at DE2_CCD.out.sdc(195): GPIO_0\[17\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 195 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(195): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 195 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 196 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(196): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 196 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 196 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 197 GPIO_0\[18\] port " "Ignored filter at DE2_CCD.out.sdc(197): GPIO_0\[18\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 197 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(197): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 197 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 198 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(198): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 198 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 198 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 199 GPIO_0\[19\] port " "Ignored filter at DE2_CCD.out.sdc(199): GPIO_0\[19\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 199 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(199): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 200 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(200): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 200 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 200 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 201 GPIO_0\[20\] port " "Ignored filter at DE2_CCD.out.sdc(201): GPIO_0\[20\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 201 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(201): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 201 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 202 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(202): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 202 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 202 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 203 GPIO_0\[21\] port " "Ignored filter at DE2_CCD.out.sdc(203): GPIO_0\[21\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 203 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(203): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 203 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 204 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(204): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 204 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 204 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 205 GPIO_0\[22\] port " "Ignored filter at DE2_CCD.out.sdc(205): GPIO_0\[22\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 205 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(205): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 205 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 206 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(206): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 206 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129801 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 206 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 207 GPIO_0\[23\] port " "Ignored filter at DE2_CCD.out.sdc(207): GPIO_0\[23\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 207 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(207): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 207 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 208 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(208): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 208 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 208 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 209 GPIO_0\[24\] port " "Ignored filter at DE2_CCD.out.sdc(209): GPIO_0\[24\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 209 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(209): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 209 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 210 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(210): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 210 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 210 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 211 GPIO_0\[25\] port " "Ignored filter at DE2_CCD.out.sdc(211): GPIO_0\[25\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 211 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(211): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 211 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 212 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(212): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 212 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 212 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 213 GPIO_0\[26\] port " "Ignored filter at DE2_CCD.out.sdc(213): GPIO_0\[26\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 213 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(213): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 213 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 214 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(214): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 214 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 214 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 215 GPIO_0\[27\] port " "Ignored filter at DE2_CCD.out.sdc(215): GPIO_0\[27\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 215 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(215): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 215 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 216 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(216): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 216 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 216 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 217 GPIO_0\[28\] port " "Ignored filter at DE2_CCD.out.sdc(217): GPIO_0\[28\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 217 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(217): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 217 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 218 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(218): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 218 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 219 GPIO_0\[29\] port " "Ignored filter at DE2_CCD.out.sdc(219): GPIO_0\[29\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 219 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(219): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 219 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 220 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(220): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 220 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 221 GPIO_0\[30\] port " "Ignored filter at DE2_CCD.out.sdc(221): GPIO_0\[30\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 221 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(221): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 221 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 222 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(222): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 222 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 223 GPIO_0\[31\] port " "Ignored filter at DE2_CCD.out.sdc(223): GPIO_0\[31\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 223 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(223): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 223 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 224 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(224): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 224 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 225 GPIO_0\[32\] port " "Ignored filter at DE2_CCD.out.sdc(225): GPIO_0\[32\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 225 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(225): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 225 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 226 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(226): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 226 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 226 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 227 GPIO_0\[33\] port " "Ignored filter at DE2_CCD.out.sdc(227): GPIO_0\[33\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 227 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(227): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 227 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 228 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(228): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 228 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 228 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 229 GPIO_0\[34\] port " "Ignored filter at DE2_CCD.out.sdc(229): GPIO_0\[34\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 229 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(229): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 229 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 230 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(230): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 230 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 230 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 231 GPIO_0\[35\] port " "Ignored filter at DE2_CCD.out.sdc(231): GPIO_0\[35\] could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 231 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(231): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 231 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 232 Argument <targets> is an empty collection " "Ignored set_input_delay at DE2_CCD.out.sdc(232): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 232 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 232 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 317 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[0\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(317): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[0\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[0\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 317 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 317 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 318 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[0\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(318): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[0\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[0\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[0\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 318 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129816 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 318 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129816 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 319 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[1\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(319): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[1\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[1\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 319 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 319 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 320 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[1\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(320): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[1\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[1\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[1\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 320 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 320 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 321 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[2\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(321): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[2\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[2\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 321 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 321 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 322 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[2\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(322): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[2\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[2\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[2\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 322 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 322 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 323 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[3\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(323): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[3\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[3\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 323 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 323 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 324 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[3\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(324): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[3\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[3\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[3\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 324 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 324 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 325 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[4\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(325): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[4\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[4\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 325 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 325 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 326 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[4\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(326): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[4\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[4\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[4\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 326 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 326 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 327 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[5\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(327): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[5\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[5\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 327 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 327 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 328 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[5\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(328): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[5\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[5\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[5\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 328 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 328 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 329 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[6\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(329): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[6\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[6\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 329 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 329 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 330 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[6\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(330): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[6\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[6\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[6\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 330 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 330 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 331 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[7\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(331): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[7\]\}\] " "set_input_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_DATA\[7\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 331 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 331 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE2_CCD.out.sdc 332 Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[7\]\}\] contains no input ports " "Ignored set_input_delay at DE2_CCD.out.sdc(332): Positional argument: object_list targets with value \[get_ports \{LCD_DATA\[7\]\}\] contains no input ports" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[7\]\}\] " "set_input_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_DATA\[7\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 332 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129832 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 332 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129832 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 683 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(683): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 683 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 683 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 684 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(684): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[0\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 684 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 684 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 685 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(685): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 685 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 685 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 686 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(686): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[1\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 686 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 686 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 687 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(687): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 687 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 687 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 688 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(688): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[2\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 688 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 688 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 689 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(689): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 689 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 689 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 690 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(690): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[3\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 690 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 690 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 691 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(691): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 691 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 691 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 692 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(692): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[4\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 692 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 692 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 693 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(693): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 693 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 693 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 694 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(694): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[5\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 694 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 694 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 695 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(695): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 695 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 695 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 696 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(696): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[6\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 696 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 696 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 697 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(697): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 697 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 697 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 698 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(698): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[7\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 698 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 698 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 699 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(699): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 699 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 699 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 700 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(700): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[8\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 700 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 700 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 701 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(701): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 701 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 701 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 702 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(702): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[9\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 702 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 703 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(703): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 703 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 704 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(704): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[10\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 704 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 705 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(705): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 705 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 706 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(706): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[11\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 706 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 706 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 707 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(707): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 707 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 707 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 708 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(708): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[12\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 708 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 708 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 709 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(709): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 709 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 709 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 710 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(710): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[13\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 710 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 710 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 711 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(711): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 711 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 711 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 712 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(712): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[14\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 712 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 712 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 713 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(713): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 713 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 713 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 714 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(714): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[15\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 714 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 714 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 715 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(715): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 715 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 715 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 716 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(716): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[16\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 716 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129847 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 716 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129847 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 717 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(717): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 717 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129863 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 717 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129863 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 718 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(718): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[17\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 718 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129864 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 718 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 719 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(719): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 719 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129864 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 719 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129864 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 720 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(720): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[18\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 720 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129865 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 720 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 721 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(721): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 721 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129865 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 721 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 722 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(722): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[19\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 722 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129865 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 722 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 723 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(723): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 723 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129866 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 723 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 724 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(724): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[20\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 724 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129866 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 724 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 725 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(725): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 725 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129867 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 725 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 726 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(726): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[21\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 726 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129867 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 726 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129867 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 727 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(727): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 727 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129868 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 727 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 728 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(728): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[22\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 728 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129868 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 728 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129868 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 729 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(729): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 729 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129869 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 729 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 730 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(730): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[23\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 730 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129869 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 730 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129869 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 731 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(731): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 731 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 731 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 732 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(732): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[24\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 732 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 732 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 733 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(733): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 733 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 733 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 734 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(734): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[25\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 734 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 734 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 735 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(735): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 735 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 735 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 736 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(736): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[26\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 736 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 736 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 737 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(737): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 737 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 737 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 738 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(738): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[27\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 738 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 739 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(739): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 739 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 740 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(740): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[28\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 740 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 741 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(741): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 741 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 742 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(742): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[29\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 742 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 742 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 743 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(743): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 743 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 743 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 744 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(744): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[30\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 744 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 744 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 745 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(745): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 745 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 745 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 746 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(746): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[31\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 746 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 746 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 747 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(747): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 747 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 747 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 748 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(748): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[32\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 748 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 748 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 749 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(749): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 749 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 749 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 750 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(750): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[33\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 750 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 750 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 751 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(751): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 751 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 751 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 752 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(752): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[34\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 752 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 752 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 753 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(753): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 753 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 753 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 754 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(754): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{GPIO_0\[35\]\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 754 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129870 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 754 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129870 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 945 LCD_BLON port " "Ignored filter at DE2_CCD.out.sdc(945): LCD_BLON could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 945 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 945 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(945): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_BLON\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_BLON\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 945 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 945 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 946 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(946): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_BLON\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_BLON\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 946 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 946 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 963 LCD_EN port " "Ignored filter at DE2_CCD.out.sdc(963): LCD_EN could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 963 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 963 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(963): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_EN\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_EN\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 963 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 963 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 964 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(964): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_EN\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_EN\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 964 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 964 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 965 LCD_ON port " "Ignored filter at DE2_CCD.out.sdc(965): LCD_ON could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 965 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 965 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(965): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_ON\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_ON\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 965 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 965 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 966 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(966): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_ON\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_ON\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 966 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 966 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 967 LCD_RS port " "Ignored filter at DE2_CCD.out.sdc(967): LCD_RS could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 967 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 967 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(967): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_RS\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_RS\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 967 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 967 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 968 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(968): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_RS\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_RS\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 968 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 968 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 969 LCD_RW port " "Ignored filter at DE2_CCD.out.sdc(969): LCD_RW could not be matched with a port" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 969 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 969 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(969): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_RW\}\] " "set_output_delay -add_delay -max -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{LCD_RW\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 969 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 969 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE2_CCD.out.sdc 970 Argument <targets> is an empty collection " "Ignored set_output_delay at DE2_CCD.out.sdc(970): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_RW\}\] " "set_output_delay -add_delay -min -clock \[get_clocks \{clk\}\]  2.000 \[get_ports \{LCD_RW\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 970 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129885 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 970 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129885 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 1239 *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* keeper " "Ignored filter at DE2_CCD.out.sdc(1239): *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* could not be matched with a keeper" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_CCD.out.sdc 1239 Argument <to> is an empty collection " "Ignored set_false_path at DE2_CCD.out.sdc(1239): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*\}\] " "set_false_path -from \[get_keepers \{*rdptr_g*\}\] -to \[get_keepers \{*ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129901 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 1239 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE2_CCD.out.sdc 1240 *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* keeper " "Ignored filter at DE2_CCD.out.sdc(1240): *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* could not be matched with a keeper" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1481178129901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE2_CCD.out.sdc 1240 Argument <to> is an empty collection " "Ignored set_false_path at DE2_CCD.out.sdc(1240): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*\}\] " "set_false_path -from \[get_keepers \{*delayed_wrptr_g*\}\] -to \[get_keepers \{*rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*\}\]" {  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1481178129901 ""}  } { { "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.out.sdc" 1240 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1481178129901 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CCD_MCLK " "Node: CCD_MCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register LCD:LCD0\|max_digit:max_digit0\|digit\[0\] CCD_MCLK " "Register LCD:LCD0\|max_digit:max_digit0\|digit\[0\] is being clocked by CCD_MCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481178130017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481178130017 "|DE2_CCD|CCD_MCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sample_clip:u10\|counter\[3\] " "Node: sample_clip:u10\|counter\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sample_clip:u10\|scol_cont\[0\] sample_clip:u10\|counter\[3\] " "Register sample_clip:u10\|scol_cont\[0\] is being clocked by sample_clip:u10\|counter\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481178130017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481178130017 "|DE2_CCD|sample_clip:u10|counter[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[10\] " "Node: GPIO_1\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] GPIO_1\[10\] " "Register Sdram_Control_4Port:u6\|my_Sdram_WR_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_klp1:auto_generated\|delayed_wrptr_g\[3\] is being clocked by GPIO_1\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481178130017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481178130017 "|DE2_CCD|GPIO_1[10]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u7\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Register I2C_CCD_Config:u7\|I2C_Controller:u0\|SD_COUNTER\[0\] is being clocked by I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481178130017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481178130017 "|DE2_CCD|I2C_CCD_Config:u7|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:u1\|oVGA_V_SYNC " "Node: VGA_Controller:u1\|oVGA_V_SYNC was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register vga_color_out:u1_1\|key_ctr\[0\] VGA_Controller:u1\|oVGA_V_SYNC " "Register vga_color_out:u1_1\|key_ctr\[0\] is being clocked by VGA_Controller:u1\|oVGA_V_SYNC" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1481178130017 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1481178130017 "|DE2_CCD|VGA_Controller:u1|oVGA_V_SYNC"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1481178130302 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u6\|sdram_pll1\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1481178130302 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1481178130302 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1481178130302 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1481178130302 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1481178130302 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1481178130317 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481178130317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481178130317 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1481178130317 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1481178130317 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK " "Destination node CCD_MCLK" {  } { { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 471 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 4241 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3011 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 55467 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "GPIO_1\[10\]~input  " "Promoted node GPIO_1\[10\]~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 55461 9698 10655 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "GPIO_1\[10\]~input Global Clock " "Pin GPIO_1\[10\]~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 55461 9698 10655 0 0 ""}  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/my_sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3521 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control_4Port:u6\|my_Sdram_PLL:sdram_pll1\|altpll:altpll_component\|my_Sdram_PLL_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "db/my_sdram_pll_altpll.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/db/my_sdram_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3521 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CCD_MCLK  " "Automatically promoted node CCD_MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[11\]~output " "Destination node GPIO_1\[11\]~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 51576 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|oVGA_V_SYNC " "Destination node VGA_Controller:u1\|oVGA_V_SYNC" {  } { { "VGA_Controller.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/VGA_Controller.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 4183 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sample_clip:u10\|counter\[3\] " "Destination node sample_clip:u10\|counter\[3\]" {  } { { "sample_clip.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/sample_clip.sv" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3783 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK~0 " "Destination node CCD_MCLK~0" {  } { { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 471 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 51451 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK~output " "Destination node VGA_CLK~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 263 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 55299 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 471 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 4241 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "I2C_Controller.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22971 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23533 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "I2C_CCD_Config.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/I2C_CCD_Config.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3011 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sample_clip:u10\|counter\[3\]  " "Automatically promoted node sample_clip:u10\|counter\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sample_clip:u10\|wren~1 " "Destination node sample_clip:u10\|wren~1" {  } { { "sample_clip.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/sample_clip.sv" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22476 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sample_clip:u10\|counter\[3\]~1 " "Destination node sample_clip:u10\|counter\[3\]~1" {  } { { "sample_clip.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/sample_clip.sv" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23286 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "sample_clip.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/sample_clip.sv" 94 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 3783 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Controller:u1\|oVGA_V_SYNC  " "Automatically promoted node VGA_Controller:u1\|oVGA_V_SYNC " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|oVGA_BLANK " "Destination node VGA_Controller:u1\|oVGA_BLANK" {  } { { "VGA_Controller.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/VGA_Controller.v" 33 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 4182 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Controller:u1\|oVGA_V_SYNC~0 " "Destination node VGA_Controller:u1\|oVGA_V_SYNC~0" {  } { { "VGA_Controller.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/VGA_Controller.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22248 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_VS~output " "Destination node VGA_VS~output" {  } { { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 265 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 55301 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "VGA_Controller.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/VGA_Controller.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 4183 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state.WAIT  " "Automatically promoted node LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state.WAIT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~14 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~14" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22739 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|Selector11~0 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|Selector11~0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 184 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23432 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|Selector10~1 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|Selector10~1" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 184 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23434 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~19 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~19" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 51260 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state.WAIT~2 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state.WAIT~2" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 51268 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 2152 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22626 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|RD_MASK\[2\]~5 " "Destination node Sdram_Control_4Port:u6\|RD_MASK\[2\]~5" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 743 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22872 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23881 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~25 " "Destination node Sdram_Control_4Port:u6\|rRD1_ADDR\[12\]~25" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23886 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD4_ADDR\[17\]~23 " "Destination node Sdram_Control_4Port:u6\|rRD4_ADDR\[17\]~23" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23897 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD4_ADDR\[17\]~24 " "Destination node Sdram_Control_4Port:u6\|rRD4_ADDR\[17\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23898 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23905 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~24 " "Destination node Sdram_Control_4Port:u6\|rRD2_ADDR\[13\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23911 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD3_ADDR\[14\]~21 " "Destination node Sdram_Control_4Port:u6\|rRD3_ADDR\[14\]~21" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23918 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u6\|rRD3_ADDR\[14\]~24 " "Destination node Sdram_Control_4Port:u6\|rRD3_ADDR\[14\]~24" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Sdram_Control_4Port/Sdram_Control_4Port.v" 626 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23923 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133441 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133441 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Reset_Delay.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 4075 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133441 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state.WAIT  " "Automatically promoted node LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state.WAIT " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state~12 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state~12" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22746 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state.WAIT~0 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state.WAIT~0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23437 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133456 ""}  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1768 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|state~8 " "Destination node LCD:LCD0\|multiply_add:multadd\|state~8" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22173 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|state.WAIT~0 " "Destination node LCD:LCD0\|multiply_add:multadd\|state.WAIT~0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22619 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|state~12 " "Destination node LCD:LCD0\|multiply_add:multadd\|state~12" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22621 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~0 " "Destination node Reset_Delay:u2\|oRST_2~0" {  } { { "Reset_Delay.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22732 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~13 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~13" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22738 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~15 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~15" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22740 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|state~13 " "Destination node LCD:LCD0\|multiply_add:multadd\|state~13" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22741 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state~13 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state~13" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 22747 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~16 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage1:mult_add1\|state~16" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 164 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23435 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state.WAIT~0 " "Destination node LCD:LCD0\|multiply_add:multadd\|mult_add_stage2:mult_add2\|state.WAIT~0" {  } { { "multiply_add.sv" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/multiply_add.sv" 375 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23437 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1481178133456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133456 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Reset_Delay.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 4073 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133456 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_1  " "Automatically promoted node Reset_Delay:u2\|oRST_1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_1~1 " "Destination node Reset_Delay:u2\|oRST_1~1" {  } { { "Reset_Delay.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 23416 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1481178133456 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1481178133456 ""}  } { { "Reset_Delay.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/Reset_Delay.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 4076 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1481178133456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1481178139795 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481178139810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1481178139810 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481178139842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1481178139873 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1481178139911 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1481178146112 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O Input Buffer " "Packed 12 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1481178146128 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1481178146128 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 5 8 16 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 5 input, 8 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1481178146391 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1481178146391 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1481178146391 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 42 14 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481178146408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 54 9 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 54 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481178146408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 65 8 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 65 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481178146408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 68 3 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 68 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481178146408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 34 31 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481178146408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 8 50 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 8 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481178146408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 30 42 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 30 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481178146408 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 56 15 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 56 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1481178146408 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1481178146408 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1481178146408 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1481178152359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "load " "Node \"load\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "load" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1481178152359 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1481178152359 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1481178152359 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:36 " "Fitter preparation operations ending: elapsed time is 00:00:36" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481178152359 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1481178152406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1481178161987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481178174248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1481178174580 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1481178225857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:52 " "Fitter placement operations ending: elapsed time is 00:00:52" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481178225857 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1481178232827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1481178291159 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1481178291159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:03 " "Fitter routing operations ending: elapsed time is 00:01:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481178300395 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1481178300395 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1481178300395 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1481178300395 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.24 " "Total time spent on timing analysis during the Fitter is 6.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1481178301413 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481178301814 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481178306179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1481178306349 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1481178310674 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:17 " "Fitter post-fit operations ending: elapsed time is 00:00:17" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1481178318623 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1481178325125 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "161 Cyclone IV E " "161 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[16\] 3.3-V LVTTL Y24 " "Pin SW\[16\] uses I/O standard 3.3-V LVTTL at Y24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1118 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[17\] 3.3-V LVTTL Y23 " "Pin SW\[17\] uses I/O standard 3.3-V LVTTL at Y23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1119 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL G12 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at G12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { UART_RXD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1368 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL Y1 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { IRDA_RXD } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1370 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT0 3.3-V LVTTL A6 " "Pin OTG_INT0 uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 239 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1396 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_INT1 3.3-V LVTTL D5 " "Pin OTG_INT1 uses I/O standard 3.3-V LVTTL at D5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_INT1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1397 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ0 3.3-V LVTTL J1 " "Pin OTG_DREQ0 uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ0 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1398 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DREQ1 3.3-V LVTTL B4 " "Pin OTG_DREQ1 uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DREQ1 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 242 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1399 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TDI 3.3-V LVTTL B19 " "Pin TDI uses I/O standard 3.3-V LVTTL at B19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TDI } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 258 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1405 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCK 3.3-V LVTTL B25 " "Pin TCK uses I/O standard 3.3-V LVTTL at B25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCK } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 259 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1406 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TCS 3.3-V LVTTL B17 " "Pin TCS uses I/O standard 3.3-V LVTTL at B17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TCS } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 260 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1407 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL H5 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at H5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 255 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1410 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL G6 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at G6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 256 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1411 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_INT 3.3-V LVTTL U28 " "Pin ENET_INT uses I/O standard 3.3-V LVTTL at U28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_INT } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 278 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1422 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCDAT 3.3-V LVTTL C2 " "Pin AUD_ADCDAT uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1424 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL E8 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1316 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL A7 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1317 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL D8 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1318 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL C7 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1319 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL D7 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at D7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1320 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL D6 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1321 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL E7 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1322 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL F7 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at F7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 288 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1323 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL E5 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at E5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_HS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 289 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1427 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E4 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { TD_VS } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 290 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1428 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT3 3.3-V LVTTL AC14 " "Pin SD_DAT3 uses I/O standard 3.3-V LVTTL at AC14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1402 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AD14 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AD14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1403 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[16\] 3.3-V LVTTL AF25 " "Pin GPIO_1\[16\] uses I/O standard 3.3-V LVTTL at AF25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1339 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[17\] 3.3-V LVTTL AC22 " "Pin GPIO_1\[17\] uses I/O standard 3.3-V LVTTL at AC22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1340 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[18\] 3.3-V LVTTL AE22 " "Pin GPIO_1\[18\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1341 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[19\] 3.3-V LVTTL AF21 " "Pin GPIO_1\[19\] uses I/O standard 3.3-V LVTTL at AF21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1342 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[20\] 3.3-V LVTTL AF22 " "Pin GPIO_1\[20\] uses I/O standard 3.3-V LVTTL at AF22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1343 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[21\] 3.3-V LVTTL AD22 " "Pin GPIO_1\[21\] uses I/O standard 3.3-V LVTTL at AD22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1344 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[22\] 3.3-V LVTTL AG25 " "Pin GPIO_1\[22\] uses I/O standard 3.3-V LVTTL at AG25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1345 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[23\] 3.3-V LVTTL AD25 " "Pin GPIO_1\[23\] uses I/O standard 3.3-V LVTTL at AD25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1346 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[24\] 3.3-V LVTTL AH25 " "Pin GPIO_1\[24\] uses I/O standard 3.3-V LVTTL at AH25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1347 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[25\] 3.3-V LVTTL AE25 " "Pin GPIO_1\[25\] uses I/O standard 3.3-V LVTTL at AE25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1348 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[26\] 3.3-V LVTTL AG22 " "Pin GPIO_1\[26\] uses I/O standard 3.3-V LVTTL at AG22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1349 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[27\] 3.3-V LVTTL AE24 " "Pin GPIO_1\[27\] uses I/O standard 3.3-V LVTTL at AE24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1350 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[28\] 3.3-V LVTTL AH22 " "Pin GPIO_1\[28\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1351 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[29\] 3.3-V LVTTL AF26 " "Pin GPIO_1\[29\] uses I/O standard 3.3-V LVTTL at AF26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1352 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[30\] 3.3-V LVTTL AE20 " "Pin GPIO_1\[30\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1353 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[31\] 3.3-V LVTTL AG23 " "Pin GPIO_1\[31\] uses I/O standard 3.3-V LVTTL at AG23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1354 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[32\] 3.3-V LVTTL AF20 " "Pin GPIO_1\[32\] uses I/O standard 3.3-V LVTTL at AF20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1355 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[33\] 3.3-V LVTTL AH26 " "Pin GPIO_1\[33\] uses I/O standard 3.3-V LVTTL at AH26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1356 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[34\] 3.3-V LVTTL AH23 " "Pin GPIO_1\[34\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1357 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[35\] 3.3-V LVTTL AG26 " "Pin GPIO_1\[35\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1358 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1203 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1204 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1205 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1206 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1207 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1208 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1209 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1210 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1211 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1212 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1213 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1214 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1215 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1216 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1217 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 203 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1218 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1090 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1091 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1092 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1093 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1094 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1095 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1096 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1097 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1254 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1255 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1257 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1258 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1259 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1260 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1261 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1262 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1263 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1264 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1265 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1266 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1267 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1268 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1269 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[0\] 3.3-V LVTTL J6 " "Pin OTG_DATA\[0\] uses I/O standard 3.3-V LVTTL at J6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1074 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[1\] 3.3-V LVTTL K4 " "Pin OTG_DATA\[1\] uses I/O standard 3.3-V LVTTL at K4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1075 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[2\] 3.3-V LVTTL J5 " "Pin OTG_DATA\[2\] uses I/O standard 3.3-V LVTTL at J5" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1076 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[3\] 3.3-V LVTTL K3 " "Pin OTG_DATA\[3\] uses I/O standard 3.3-V LVTTL at K3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1077 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[4\] 3.3-V LVTTL J4 " "Pin OTG_DATA\[4\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1078 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[5\] 3.3-V LVTTL J3 " "Pin OTG_DATA\[5\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1079 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[6\] 3.3-V LVTTL J7 " "Pin OTG_DATA\[6\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1080 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[7\] 3.3-V LVTTL H6 " "Pin OTG_DATA\[7\] uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1081 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[8\] 3.3-V LVTTL H3 " "Pin OTG_DATA\[8\] uses I/O standard 3.3-V LVTTL at H3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1082 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[9\] 3.3-V LVTTL H4 " "Pin OTG_DATA\[9\] uses I/O standard 3.3-V LVTTL at H4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1083 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[10\] 3.3-V LVTTL G1 " "Pin OTG_DATA\[10\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1084 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[11\] 3.3-V LVTTL G2 " "Pin OTG_DATA\[11\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1085 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[12\] 3.3-V LVTTL G3 " "Pin OTG_DATA\[12\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1086 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[13\] 3.3-V LVTTL F1 " "Pin OTG_DATA\[13\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1087 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[14\] 3.3-V LVTTL F3 " "Pin OTG_DATA\[14\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1088 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OTG_DATA\[15\] 3.3-V LVTTL G4 " "Pin OTG_DATA\[15\] uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1089 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT 3.3-V LVTTL AE14 " "Pin SD_DAT uses I/O standard 3.3-V LVTTL at AE14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1365 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL A8 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1364 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[0\] 3.3-V LVTTL C21 " "Pin ENET_DATA\[0\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1050 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[1\] 3.3-V LVTTL J13 " "Pin ENET_DATA\[1\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1051 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[2\] 3.3-V LVTTL E14 " "Pin ENET_DATA\[2\] uses I/O standard 3.3-V LVTTL at E14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1052 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[3\] 3.3-V LVTTL L24 " "Pin ENET_DATA\[3\] uses I/O standard 3.3-V LVTTL at L24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1053 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[4\] 3.3-V LVTTL E26 " "Pin ENET_DATA\[4\] uses I/O standard 3.3-V LVTTL at E26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1054 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[5\] 3.3-V LVTTL N25 " "Pin ENET_DATA\[5\] uses I/O standard 3.3-V LVTTL at N25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1055 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[6\] 3.3-V LVTTL D16 " "Pin ENET_DATA\[6\] uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1056 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[7\] 3.3-V LVTTL G14 " "Pin ENET_DATA\[7\] uses I/O standard 3.3-V LVTTL at G14" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1057 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[8\] 3.3-V LVTTL AF27 " "Pin ENET_DATA\[8\] uses I/O standard 3.3-V LVTTL at AF27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1058 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[9\] 3.3-V LVTTL AE23 " "Pin ENET_DATA\[9\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1059 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[10\] 3.3-V LVTTL N8 " "Pin ENET_DATA\[10\] uses I/O standard 3.3-V LVTTL at N8" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1060 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[11\] 3.3-V LVTTL C17 " "Pin ENET_DATA\[11\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1061 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[12\] 3.3-V LVTTL D9 " "Pin ENET_DATA\[12\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1062 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[13\] 3.3-V LVTTL E10 " "Pin ENET_DATA\[13\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1063 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[14\] 3.3-V LVTTL D20 " "Pin ENET_DATA\[14\] uses I/O standard 3.3-V LVTTL at D20" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1064 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_DATA\[15\] 3.3-V LVTTL V24 " "Pin ENET_DATA\[15\] uses I/O standard 3.3-V LVTTL at V24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1065 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_ADCLRCK 3.3-V LVTTL D2 " "Pin AUD_ADCLRCK uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1363 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_DACLRCK 3.3-V LVTTL D1 " "Pin AUD_DACLRCK uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1362 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUD_BCLK 3.3-V LVTTL F2 " "Pin AUD_BCLK uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 285 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1359 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[0\] 3.3-V LVTTL AB22 " "Pin GPIO_1\[0\] uses I/O standard 3.3-V LVTTL at AB22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1324 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[1\] 3.3-V LVTTL AC15 " "Pin GPIO_1\[1\] uses I/O standard 3.3-V LVTTL at AC15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1325 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[2\] 3.3-V LVTTL AB21 " "Pin GPIO_1\[2\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1326 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[3\] 3.3-V LVTTL Y17 " "Pin GPIO_1\[3\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1327 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[4\] 3.3-V LVTTL AC21 " "Pin GPIO_1\[4\] uses I/O standard 3.3-V LVTTL at AC21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1328 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[5\] 3.3-V LVTTL Y16 " "Pin GPIO_1\[5\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1329 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[6\] 3.3-V LVTTL AD21 " "Pin GPIO_1\[6\] uses I/O standard 3.3-V LVTTL at AD21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1330 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[7\] 3.3-V LVTTL AE16 " "Pin GPIO_1\[7\] uses I/O standard 3.3-V LVTTL at AE16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1331 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[8\] 3.3-V LVTTL AD15 " "Pin GPIO_1\[8\] uses I/O standard 3.3-V LVTTL at AD15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1332 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[9\] 3.3-V LVTTL AE15 " "Pin GPIO_1\[9\] uses I/O standard 3.3-V LVTTL at AE15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1333 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[10\] 3.3-V LVTTL AC19 " "Pin GPIO_1\[10\] uses I/O standard 3.3-V LVTTL at AC19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1334 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[11\] 3.3-V LVTTL AF16 " "Pin GPIO_1\[11\] uses I/O standard 3.3-V LVTTL at AF16" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1049 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[12\] 3.3-V LVTTL AD19 " "Pin GPIO_1\[12\] uses I/O standard 3.3-V LVTTL at AD19" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1335 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[13\] 3.3-V LVTTL AF15 " "Pin GPIO_1\[13\] uses I/O standard 3.3-V LVTTL at AF15" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1336 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[14\] 3.3-V LVTTL AF24 " "Pin GPIO_1\[14\] uses I/O standard 3.3-V LVTTL at AF24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1337 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO_1\[15\] 3.3-V LVTTL AE21 " "Pin GPIO_1\[15\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1338 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1366 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3-V LVTTL M23 " "Pin KEY\[0\] uses I/O standard 3.3-V LVTTL at M23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1098 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[3\] 3.3-V LVTTL R24 " "Pin KEY\[3\] uses I/O standard 3.3-V LVTTL at R24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1101 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3-V LVTTL M21 " "Pin KEY\[1\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1099 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[2\] 3.3-V LVTTL N21 " "Pin KEY\[2\] uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { KEY[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 181 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1100 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL AC27 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at AC27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1104 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[10\] 3.3-V LVTTL AC24 " "Pin SW\[10\] uses I/O standard 3.3-V LVTTL at AC24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1112 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL AC28 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at AC28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1103 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL AB25 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at AB25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1111 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[15\] 3.3-V LVTTL AA22 " "Pin SW\[15\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1117 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL AB26 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at AB26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1109 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL AC25 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at AC25" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1110 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL AB28 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at AB28" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1102 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL AB27 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at AB27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1106 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[12\] 3.3-V LVTTL AB23 " "Pin SW\[12\] uses I/O standard 3.3-V LVTTL at AB23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1114 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[11\] 3.3-V LVTTL AB24 " "Pin SW\[11\] uses I/O standard 3.3-V LVTTL at AB24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1113 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL AD27 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at AD27" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1105 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL AD26 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at AD26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1108 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[14\] 3.3-V LVTTL AA23 " "Pin SW\[14\] uses I/O standard 3.3-V LVTTL at AA23" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1116 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[13\] 3.3-V LVTTL AA24 " "Pin SW\[13\] uses I/O standard 3.3-V LVTTL at AA24" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1115 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL AC26 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at AC26" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 183 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1107 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1481178326266 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1481178326266 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "98 " "Following 98 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 248 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1402 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 249 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1403 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1339 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1340 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1341 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1342 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1343 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1344 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1345 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1346 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1347 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1348 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1349 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1350 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1351 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1352 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1353 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1354 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1355 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1356 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1357 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1358 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1090 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1091 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1092 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1093 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1094 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1095 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1096 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { FL_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 216 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1097 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently enabled " "Pin SRAM_DQ\[0\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1254 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently enabled " "Pin SRAM_DQ\[1\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1255 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently enabled " "Pin SRAM_DQ\[2\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1256 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently enabled " "Pin SRAM_DQ\[3\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1257 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently enabled " "Pin SRAM_DQ\[4\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1258 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently enabled " "Pin SRAM_DQ\[5\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1259 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently enabled " "Pin SRAM_DQ\[6\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1260 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently enabled " "Pin SRAM_DQ\[7\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1261 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently enabled " "Pin SRAM_DQ\[8\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1262 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently enabled " "Pin SRAM_DQ\[9\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1263 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently enabled " "Pin SRAM_DQ\[10\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1264 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently enabled " "Pin SRAM_DQ\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1265 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently enabled " "Pin SRAM_DQ\[12\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1266 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently enabled " "Pin SRAM_DQ\[13\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1267 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently enabled " "Pin SRAM_DQ\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1268 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently enabled " "Pin SRAM_DQ\[15\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 223 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1269 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[0\] a permanently disabled " "Pin OTG_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1074 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[1\] a permanently disabled " "Pin OTG_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1075 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[2\] a permanently disabled " "Pin OTG_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1076 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[3\] a permanently disabled " "Pin OTG_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1077 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[4\] a permanently disabled " "Pin OTG_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1078 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[5\] a permanently disabled " "Pin OTG_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1079 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[6\] a permanently disabled " "Pin OTG_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1080 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[7\] a permanently disabled " "Pin OTG_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1081 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[8\] a permanently disabled " "Pin OTG_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1082 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[9\] a permanently disabled " "Pin OTG_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1083 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[10\] a permanently disabled " "Pin OTG_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1084 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[11\] a permanently disabled " "Pin OTG_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1085 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[12\] a permanently disabled " "Pin OTG_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1086 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[13\] a permanently disabled " "Pin OTG_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1087 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[14\] a permanently disabled " "Pin OTG_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1088 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_DATA\[15\] a permanently disabled " "Pin OTG_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { OTG_DATA[15] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 231 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1089 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { SD_DAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 247 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1365 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 252 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1364 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[0\] a permanently disabled " "Pin ENET_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1050 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[1\] a permanently disabled " "Pin ENET_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[1] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1051 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[2\] a permanently disabled " "Pin ENET_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[2] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1052 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[3\] a permanently disabled " "Pin ENET_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[3] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1053 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[4\] a permanently disabled " "Pin ENET_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[4] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1054 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[5\] a permanently disabled " "Pin ENET_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[5] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1055 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[6\] a permanently disabled " "Pin ENET_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[6] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1056 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[7\] a permanently disabled " "Pin ENET_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[7] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1057 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[8\] a permanently disabled " "Pin ENET_DATA\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[8] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1058 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[9\] a permanently disabled " "Pin ENET_DATA\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[9] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1059 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[10\] a permanently disabled " "Pin ENET_DATA\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[10] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1060 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[11\] a permanently disabled " "Pin ENET_DATA\[11\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[11] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1061 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[12\] a permanently disabled " "Pin ENET_DATA\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[12] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1062 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[13\] a permanently disabled " "Pin ENET_DATA\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[13] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1063 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[14\] a permanently disabled " "Pin ENET_DATA\[14\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[14] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1064 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_DATA\[15\] a permanently disabled " "Pin ENET_DATA\[15\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { ENET_DATA[15] } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 272 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1065 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1363 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1362 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 285 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1359 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1324 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1325 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1326 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1327 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1328 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1329 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1330 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1331 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1332 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1333 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1334 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1049 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1335 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1336 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.0/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE2_CCD.v" "" { Text "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.v" 294 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/" { { 0 { 0 ""} 0 1337 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1481178326282 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1481178326282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.fit.smsg " "Generated suppressed messages file C:/Users/User/Desktop/ece385-final-master/ece385-final-master/DE2_CCD-test/DE2_CCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1481178328764 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 261 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 261 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1849 " "Peak virtual memory: 1849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1481178335086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 08 00:25:35 2016 " "Processing ended: Thu Dec 08 00:25:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1481178335086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:41 " "Elapsed time: 00:03:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1481178335086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:45 " "Total CPU time (on all processors): 00:04:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1481178335086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1481178335086 ""}
