<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: REU                                 Date:  4-28-2022,  1:04PM
Device Used: XC2C384-7-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
193/384 ( 50%) 664 /1344 ( 49%) 568 /960  ( 59%) 165/384 ( 43%) 53 /118 ( 45%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      11/16     37/40    38/56     3/ 4    0/1      0/1      0/1      0/1
FB2      12/16     37/40    41/56     2/ 6    0/1      0/1      0/1      0/1
FB3      13/16     37/40    53/56     2/ 5    0/1      0/1      0/1      0/1
FB4      11/16     37/40    38/56     1/ 4    0/1      0/1      0/1      0/1
FB5      12/16     38/40*   55/56     0/ 5    0/1      0/1      0/1      0/1
FB6      12/16     37/40    56/56*    0/ 6    0/1      0/1      0/1      0/1
FB7      16/16*    35/40    53/56     2/ 6    0/1      0/1      0/1      0/1
FB8       8/16     38/40*   44/56     6/ 6*   0/1      0/1      0/1      1/1*
FB9      11/16     38/40*   34/56     3/ 3*   0/1      0/1      0/1      1/1*
FB10      4/16     38/40*   12/56     0/ 6    0/1      0/1      0/1      0/1
FB11     16/16*    34/40    55/56     6/ 6*   0/1      0/1      0/1      0/1
FB12      9/16     38/40*   41/56     4/ 4*   0/1      0/1      0/1      1/1*
FB13     16/16*    32/40    42/56     4/ 4*   0/1      0/1      0/1      0/1
FB14     13/16     38/40*   49/56     6/ 6*   0/1      0/1      0/1      1/1*
FB15     16/16*    22/40    29/56     5/ 5*   0/1      0/1      0/1      0/1
FB16     13/16     32/40    24/56     4/ 4*   0/1      0/1      0/1      0/1
FB17      0/16      0/40     0/56     0/ 5    0/1      0/1      0/1      0/1
FB18      0/16      0/40     0/56     0/ 5    0/1      0/1      0/1      0/1
FB19      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB20      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB21      0/16      0/40     0/56     0/ 4    0/1      0/1      0/1      0/1
FB22      0/16      0/40     0/56     0/ 3    0/1      0/1      0/1      0/1
FB23      0/16      0/40     0/56     0/ 6    0/1      0/1      0/1      0/1
FB24      0/16      0/40     0/56     0/ 3    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total   193/384   568/960  664/1344  48/118   0/24     0/24     0/24     4/24

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
2/3         0/1         2/4         0/1

Signal 'C8M' mapped onto global clock net GCK0.
Signal 'PHI2' mapped onto global clock net GCK1.
Signal 'ram/RDOE_MC.GLB' mapped onto global output enable net GTS2.
Signal 'DOE_MC.GLB' mapped onto global output enable net GTS3.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    3           3    |  I/O              :    45    108
Output        :   15          15    |  GCK/IO           :     3      3
Bidirectional :   33          33    |  GTS/IO           :     2      4
GCK           :    2           2    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     1      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     53          53

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'REU.ise'.
*************************  Summary of Mapped Logic  ************************

** 48 Outputs **

Signal                           Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                             Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
D<0>                             11    18    2    FB1_3   143   GSR/I/O   I/O     LVCMOS18 KPR       FAST DEFF    RESET
D<1>                             11    18    2    FB1_4   142   I/O       I/O     LVCMOS18 KPR       FAST DEFF    RESET
D<2>                             11    17    2    FB1_12  140   I/O       I/O     LVCMOS18 KPR       FAST DEFF    RESET
D<3>                             10    16    2    FB2_4   4     I/O       I/O     LVCMOS18 KPR       FAST DEFF    RESET
D<4>                             9     16    2    FB2_5   5     GTS/I/O   I/O     LVCMOS18 KPR       FAST DEFF    RESET
D<5>                             11    18    2    FB3_3   138   I/O       I/O     LVCMOS18 KPR       FAST DEFF    RESET
D<6>                             12    19    2    FB3_4   137   I/O       I/O     LVCMOS18 KPR       FAST DEFF    RESET
D<7>                             12    19    2    FB4_1   9     I/O       I/O     LVCMOS18 KPR       FAST DEFF    RESET
RD<0>                            1     1     1    FB7_1   35    CDR/I/O   I/O     LVCMOS18 KPR       FAST DFF     RESET
RD<1>                            1     1     1    FB7_4   34    I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
A<15>                            7     19    1    FB8_2   38    GCK/I/O   I/O     LVCMOS18 KPR       FAST TFF     RESET
A<14>                            7     18    1    FB8_5   39    DGE/I/O   I/O     LVCMOS18 KPR       FAST TFF     RESET
A<13>                            7     17    1    FB8_13  40    I/O       I/O     LVCMOS18 KPR       FAST TFF     RESET
A<12>                            7     16    1    FB8_14  41    I/O       I/O     LVCMOS18 KPR       FAST TFF     RESET
A<11>                            7     15    1    FB8_15  42    I/O       I/O     LVCMOS18 KPR       FAST TFF     RESET
A<10>                            7     14    1    FB8_16  43    I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
A<7>                             7     18    1    FB9_2   28    I/O       I/O     LVCMOS18 KPR       FAST TFF     RESET
A<6>                             7     17    1    FB9_15  26    I/O       I/O     LVCMOS18 KPR       FAST TFF     RESET
A<5>                             7     16    1    FB9_16  25    I/O       I/O     LVCMOS18 KPR       FAST TFF     RESET
RD<2>                            1     1     1    FB11_1  24    I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
RD<3>                            1     1     1    FB11_2  23    I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
RD<4>                            1     1     1    FB11_3  22    I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
RD<5>                            1     1     1    FB11_4  21    I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
RD<6>                            1     1     1    FB11_5  20    I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
RD<7>                            1     1     1    FB11_12 19    I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
A<4>                             7     15    1    FB12_1  51    I/O       I/O     LVCMOS18 KPR       FAST TFF     RESET
A<3>                             7     14    1    FB12_2  52    I/O       I/O     LVCMOS18 KPR       FAST TFF     RESET
A<2>                             7     13    1    FB12_3  53    I/O       I/O     LVCMOS18 KPR       FAST TFF     RESET
A<1>                             7     12    1    FB12_5  54    I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
RA<0>                            2     5     4    FB13_3  112   I/O       O       LVCMOS18           FAST DFF     RESET
RA<1>                            2     5     4    FB13_4  113   I/O       O       LVCMOS18           FAST DFF     RESET
RA<2>                            2     5     4    FB13_12 114   I/O       O       LVCMOS18           FAST DFF     RESET
RA<3>                            2     5     4    FB13_13 115   I/O       O       LVCMOS18           FAST DFF     RESET
A<9>                             6     13    4    FB14_1  111   I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
A<8>                             5     12    4    FB14_2  110   I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
A<0>                             6     11    4    FB14_3  107   I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
nWE                              8     10    4    FB14_4  106   I/O       I/O     LVCMOS18 KPR       FAST DFF     RESET
nDMA                             2     4     4    FB14_5  105   I/O       O       LVCMOS18           FAST DFF/S   SET
nRAS                             4     6     4    FB14_13 104   I/O       O       LVCMOS18           FAST DFF     RESET
nRWE                             3     5     4    FB15_2  116   I/O       O       LVCMOS18           FAST DFF     RESET

Signal                           Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                             Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
nCAS                             2     3     4    FB15_5  117   I/O       O       LVCMOS18           FAST DFF     RESET
RA<9>                            2     4     4    FB15_13 118   I/O       O       LVCMOS18           FAST DFF     RESET
RA<4>                            2     5     4    FB15_15 119   I/O       O       LVCMOS18           FAST DFF     RESET
RA<5>                            2     5     4    FB15_16 120   I/O       O       LVCMOS18           FAST DFF     RESET
RA<6>                            2     5     4    FB16_1  103   I/O       O       LVCMOS18           FAST DFF     RESET
RA<7>                            2     5     4    FB16_3  102   I/O       O       LVCMOS18           FAST DFF     RESET
RA<8>                            2     5     4    FB16_14 101   I/O       O       LVCMOS18           FAST DFF     RESET
nIRQ                             2     5     4    FB16_16 100   I/O       O       LVCMOS18           FAST         

** 145 Buried Nodes **

Signal                           Total Total Loc     Reg     Reg Init
Name                             Pts   Inps          Use     State
dmaseq/DMAr                      1     1     FB1_8   DFF     RESET
reureg/REUAWritten_7_and0000     1     8     FB1_9           
reureg/REUAWritten_18_and0000    1     8     FB1_10          
reureg/REUAWritten_15_and0000    1     8     FB1_11          
dmaseq/BAr                       0     0     FB1_13  DFF     RESET
reureg/LengthWritten_15_and0000  1     8     FB1_14          
reureg/CA_7_and0001              1     8     FB1_15          
N_PZ_1010                        1     8     FB1_16          
ram/RDOE_MC.GLB                  1     2     FB2_1   DFF     RESET
DOE_MC.GLB                       2     6     FB2_3           
reureg/CAWritten<2>              2     10    FB2_8   DEFF    RESET
reureg/LengthWritten<4>          3     11    FB2_9   TFF     RESET
reureg/CAWritten<4>              2     10    FB2_10  DEFF    RESET
reureg/FF00DecodeEN              4     12    FB2_11  TFF     RESET
reureg/LengthWritten<3>          3     11    FB2_12  TFF     RESET
reureg/CAWritten<3>              2     10    FB2_13  DEFF    RESET
reureg/DF01Reserved32_1          3     11    FB2_14  TFF     RESET
dmaseq/nRESETr_0                 0     0     FB2_15  DFF     RESET
reureg/CAWritten<7>              2     10    FB3_1   DEFF    RESET
reureg/LengthWritten<6>          3     11    FB3_2   TFF     RESET
reureg/LengthWritten<5>          3     11    FB3_6   TFF     RESET
reureg/EndOfBlock                3     11    FB3_7   TFF     RESET
reureg/CAWritten<6>              2     10    FB3_8   DEFF    RESET
reureg/IncMode<0>                3     11    FB3_9   TFF     RESET
reureg/EndOfBlockMask            3     11    FB3_10  TFF     RESET
reureg/DF01Reserved6             3     11    FB3_11  TFF     RESET
reureg/CAWritten<5>              2     10    FB3_13  DEFF    RESET
reureg/VerifyErrMask             3     11    FB3_14  TFF     RESET
reureg/AutoloadEN                3     11    FB3_15  TFF     RESET
N_PZ_954                         1     2     FB4_7           
reureg/Execute8                  1     10    FB4_8           
N_PZ_955                         2     9     FB4_9           
N_PZ_823                         2     10    FB4_10          
N_PZ_1017                        2     10    FB4_11          
reureg/LengthWritten<7>          3     11    FB4_12  TFF     RESET
reureg/Length<7>                 6     24    FB4_13  TFF     RESET
reureg/ExecuteEN                 4     12    FB4_14  TFF     RESET
reureg/IntEnable                 3     11    FB4_15  TFF     RESET
reureg/IncMode<1>                3     11    FB4_16  TFF     RESET
reureg/LengthWritten<11>         2     4     FB5_1   DFF     RESET

Signal                           Total Total Loc     Reg     Reg Init
Name                             Pts   Inps          Use     State
reureg/LengthWritten<10>         2     4     FB5_4   DFF     RESET
reureg/Length<8>                 6     17    FB5_5   TFF     RESET
Length1                          1     16    FB5_6           
reureg/Length<9>                 6     18    FB5_7   TFF     RESET
reureg/Length<10>                6     19    FB5_8   TFF     RESET
reureg/Length<11>                6     20    FB5_9   TFF     RESET
reureg/Length<12>                6     21    FB5_10  TFF     RESET
reureg/Length<15>                6     23    FB5_11  TFF     RESET
reureg/Length<13>                6     22    FB5_12  TFF     RESET
reureg/Length<14>                6     23    FB5_14  TFF     RESET
reureg/LengthWritten<12>         2     4     FB5_16  DFF     RESET
reureg/LengthWritten<2>          3     11    FB6_1   TFF     RESET
reureg/LengthWritten<1>          3     11    FB6_5   TFF     RESET
reureg/LengthWritten<0>          3     11    FB6_6   TFF     RESET
reureg/Length<0>                 6     17    FB6_7   TFF     RESET
reureg/Length<1>                 6     18    FB6_8   TFF     RESET
reureg/Length<2>                 6     19    FB6_9   TFF     RESET
reureg/Length<3>                 6     20    FB6_10  TFF     RESET
reureg/Length<4>                 6     21    FB6_11  TFF     RESET
reureg/Length<5>                 6     22    FB6_12  TFF     RESET
reureg/LengthWritten<13>         2     4     FB6_14  DFF     RESET
reureg/Length<6>                 6     23    FB6_15  TFF     RESET
reureg/DF01Reserved32_0          3     11    FB6_16  TFF     RESET
REUA<1>                          6     9     FB7_2   DFF     RESET
REUA<0>                          5     8     FB7_3   DFF     RESET
reureg/REUAWritten<1>            2     4     FB7_5   DFF     RESET
reureg/REUAWritten<0>            2     4     FB7_6   DFF     RESET
_cmp_eq0000                      16    16    FB7_7           
reureg/LengthWritten<15>         2     4     FB7_8   DFF     RESET
reureg/LengthWritten<14>         2     4     FB7_9   DFF     RESET
reureg/LengthWritten<9>          2     4     FB7_10  DFF     RESET
reureg/LengthWritten<8>          2     4     FB7_11  DFF     RESET
ram/PHI2r<0>                     0     0     FB7_12  DFF     RESET
reureg/CAWritten<9>              2     3     FB7_13  DEFF    RESET
REUA<3>                          6     11    FB7_14  TFF     RESET
REUA<2>                          6     10    FB7_15  TFF     RESET
reureg/CAWritten<8>              2     3     FB7_16  DEFF    RESET
REUA<10>                         6     11    FB8_11  DFF     RESET
reureg/REUAWritten<10>           2     4     FB8_12  DFF     RESET
dmaseq/nRESETr<1>                1     1     FB9_7   DFF     RESET

Signal                           Total Total Loc     Reg     Reg Init
Name                             Pts   Inps          Use     State
dmaseq/Equalr                    1     1     FB9_8   DFF     RESET
reureg/XferType<1>               1     2     FB9_9   DFF     RESET
reureg/XferType<0>               1     2     FB9_10  DFF     RESET
XferType<0>                      3     10    FB9_11          
reureg/IntPending                4     15    FB9_12  TFF     RESET
reureg/Fault                     3     14    FB9_13  TFF     RESET
reureg/CA_15_and0000             1     10    FB9_14          
REUA<17>                         6     16    FB10_10 TFF     RESET
reureg/REUAWritten<17>           2     4     FB10_11 DFF     RESET
XferType<1>                      3     10    FB10_12         
reureg/Execute1                  1     19    FB10_13         
reureg/REUAWritten<8>            2     4     FB11_6  DFF     RESET
REUA<8>                          4     9     FB11_7  DFF     RESET
REUA<16>                         6     15    FB11_8  TFF     RESET
REUA<18>                         6     17    FB11_9  TFF     RESET
REUA<15>                         6     16    FB11_10 TFF     RESET
REUA<14>                         6     15    FB11_11 TFF     RESET
REUA<13>                         6     14    FB11_13 TFF     RESET
REUA<12>                         6     13    FB11_14 TFF     RESET
REUA<11>                         6     12    FB11_15 TFF     RESET
reureg/REUAWritten<11>           2     4     FB11_16 DFF     RESET
reureg/REUAWritten<4>            2     4     FB12_12 DFF     RESET
REUA<4>                          6     12    FB12_13 TFF     RESET
REUA<9>                          5     10    FB12_14 DFF     RESET
reureg/REUAWritten<9>            2     4     FB12_15 DFF     RESET
reureg/REUAWritten<12>           2     4     FB12_16 DFF     RESET
reureg/REUAWritten<13>           2     4     FB13_1  DFF     RESET
ram/S<1>                         2     3     FB13_2  DFF     RESET
ram/S<0>                         3     6     FB13_5  DFF     RESET
ram/S<2>                         2     4     FB13_6  TFF     RESET
ram/InitDone                     1     4     FB13_7  TFF     RESET
reureg/REUAWritten<7>            2     4     FB13_8  DFF     RESET
reureg/REUAWritten<6>            2     4     FB13_9  DFF     RESET
reureg/REUAWritten<5>            2     4     FB13_10 DFF     RESET
N_PZ_1099                        1     10    FB13_11         
REUA<7>                          6     15    FB13_14 TFF     RESET
REUA<6>                          6     14    FB13_15 TFF     RESET
REUA<5>                          6     13    FB13_16 TFF     RESET
N_PZ_949                         1     3     FB14_9          
RegReset                         2     4     FB14_10         

Signal                           Total Total Loc     Reg     Reg Init
Name                             Pts   Inps          Use     State
N_PZ_833                         3     5     FB14_11         
dmaseq/XferEnd8                  5     9     FB14_12         
N_PZ_816                         4     8     FB14_14         
RAMWR                            3     7     FB14_15 DFF     RESET
RAMRD                            7     9     FB14_16 DFF     RESET
ram/PORDone                      1     2     FB15_1  DFF     RESET
ram/nRESETr                      1     1     FB15_3  DFF     RESET
ram/PHI2r<1>                     1     1     FB15_4  DFF     RESET
ram/RDD<7>                       2     2     FB15_6  DEFF    RESET
ram/RDD<6>                       2     2     FB15_7  DEFF    RESET
ram/RDD<5>                       2     2     FB15_8  DEFF    RESET
ram/RDD<4>                       2     2     FB15_9  DEFF    RESET
ram/RDD<3>                       2     2     FB15_10 DEFF    RESET
ram/RDD<2>                       2     2     FB15_11 DEFF    RESET
ram/RDD<1>                       2     2     FB15_12 DEFF    RESET
ram/RDD<0>                       2     2     FB15_14 DEFF    RESET
N_PZ_990                         2     3     FB16_6          
N_PZ_958                         1     2     FB16_7          
N_PZ_953                         1     2     FB16_8          
reureg/REUAWritten<3>            2     4     FB16_9  DFF     RESET
reureg/REUAWritten<2>            2     4     FB16_10 DFF     RESET
reureg/REUAWritten<18>           2     4     FB16_11 DFF     RESET
reureg/REUAWritten<16>           2     4     FB16_12 DFF     RESET
reureg/REUAWritten<15>           2     4     FB16_13 DFF     RESET
reureg/REUAWritten<14>           2     4     FB16_15 DFF     RESET

** 38 Inputs **

Signal                           Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                          No.   Type      Use     STD      Style
D<0>                             2    FB1_3   143   GSR/I/O   I/O     LVCMOS18 KPR
D<1>                             2    FB1_4   142   I/O       I/O     LVCMOS18 KPR
D<2>                             2    FB1_12  140   I/O       I/O     LVCMOS18 KPR
BA                               2    FB1_13  139   I/O       I       LVCMOS18 KPR
D<3>                             2    FB2_4   4     I/O       I/O     LVCMOS18 KPR
D<4>                             2    FB2_5   5     GTS/I/O   I/O     LVCMOS18 KPR
nRESET                           2    FB2_15  6     GTS/I/O   I       LVCMOS18 KPR
D<5>                             2    FB3_3   138   I/O       I/O     LVCMOS18 KPR
D<6>                             2    FB3_4   137   I/O       I/O     LVCMOS18 KPR
D<7>                             2    FB4_1   9     I/O       I/O     LVCMOS18 KPR
RD<0>                            1    FB7_1   35    CDR/I/O   I/O     LVCMOS18 KPR
RD<1>                            1    FB7_4   34    I/O       I/O     LVCMOS18 KPR
nIO2                             1    FB7_5   33    I/O       I       LVCMOS18 KPR
PHI2                             1    FB7_12  32    GCK/I/O   GCK/I   LVCMOS18 KPR
C8M                              1    FB7_15  30    GCK/I/O   GCK     LVCMOS18 KPR
A<15>                            1    FB8_2   38    GCK/I/O   I/O     LVCMOS18 KPR
A<14>                            1    FB8_5   39    DGE/I/O   I/O     LVCMOS18 KPR
A<13>                            1    FB8_13  40    I/O       I/O     LVCMOS18 KPR
A<12>                            1    FB8_14  41    I/O       I/O     LVCMOS18 KPR
A<11>                            1    FB8_15  42    I/O       I/O     LVCMOS18 KPR
A<10>                            1    FB8_16  43    I/O       I/O     LVCMOS18 KPR
A<7>                             1    FB9_2   28    I/O       I/O     LVCMOS18 KPR
A<6>                             1    FB9_15  26    I/O       I/O     LVCMOS18 KPR
A<5>                             1    FB9_16  25    I/O       I/O     LVCMOS18 KPR
RD<2>                            1    FB11_1  24    I/O       I/O     LVCMOS18 KPR
RD<3>                            1    FB11_2  23    I/O       I/O     LVCMOS18 KPR
RD<4>                            1    FB11_3  22    I/O       I/O     LVCMOS18 KPR
RD<5>                            1    FB11_4  21    I/O       I/O     LVCMOS18 KPR
RD<6>                            1    FB11_5  20    I/O       I/O     LVCMOS18 KPR
RD<7>                            1    FB11_12 19    I/O       I/O     LVCMOS18 KPR
A<4>                             1    FB12_1  51    I/O       I/O     LVCMOS18 KPR
A<3>                             1    FB12_2  52    I/O       I/O     LVCMOS18 KPR
A<2>                             1    FB12_3  53    I/O       I/O     LVCMOS18 KPR
A<1>                             1    FB12_5  54    I/O       I/O     LVCMOS18 KPR
A<9>                             4    FB14_1  111   I/O       I/O     LVCMOS18 KPR
A<8>                             4    FB14_2  110   I/O       I/O     LVCMOS18 KPR
A<0>                             4    FB14_3  107   I/O       I/O     LVCMOS18 KPR
nWE                              4    FB14_4  106   I/O       I/O     LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   38/18
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB1_1        (b)           
(unused)                      0     FB1_2        (b)           
D<0>                          11    FB1_3   143  GSR/I/O I/O               
D<1>                          11    FB1_4   142  I/O     I/O               
(unused)                      0     FB1_5        (b)           
(unused)                      0     FB1_6        (b)           
(unused)                      0     FB1_7        (b)           
dmaseq/DMAr                   1     FB1_8        (b)     (b)               
reureg/REUAWritten_7_and0000  1     FB1_9        (b)     (b)               
reureg/REUAWritten_18_and0000 1     FB1_10       (b)     (b)               
reureg/REUAWritten_15_and0000 1     FB1_11       (b)     (b)               
D<2>                          11    FB1_12  140  I/O     I/O               
dmaseq/BAr                    0     FB1_13  139  I/O     I                 
reureg/LengthWritten_15_and0000
                              1     FB1_14       (b)     (b)               
reureg/CA_7_and0001           1     FB1_15       (b)     (b)               
N_PZ_1010                     1     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: A<0>              14: REUA<10>          26: ram/RDD<0> 
  2: A<0>.PIN          15: REUA<16>          27: ram/RDD<1> 
  3: A<10>             16: REUA<17>          28: ram/RDD<2> 
  4: A<1>              17: REUA<18>          29: reureg/DF01Reserved32_0 
  5: A<1>.PIN          18: REUA<1>           30: reureg/Length<0> 
  6: A<2>              19: REUA<2>           31: reureg/Length<10> 
  7: A<2>.PIN          20: REUA<8>           32: reureg/Length<1> 
  8: A<3>.PIN          21: REUA<9>           33: reureg/Length<2> 
  9: A<4>.PIN          22: RegReset          34: reureg/Length<8> 
 10: A<8>              23: nDMA              35: reureg/Length<9> 
 11: A<9>              24: nIO2              36: reureg/XferType<0> 
 12: N_PZ_1010         25: nWE.PIN           37: reureg/XferType<1> 
 13: REUA<0>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
D<0>              XX..X.XXXX..X.X....X.XXXXX...X...X.X.... 18      
D<1>              .X.XX.XXX.X....X.X..XXXXX.X....X..X.X... 18      
dmaseq/DMAr       ......................X................. 1       
reureg/REUAWritten_7_and0000 
                  .X..X.XXX.............XXX............... 8       
reureg/REUAWritten_18_and0000 
                  .X..X.XXX.............XXX............... 8       
reureg/REUAWritten_15_and0000 
                  .X..X.XXX.............XXX............... 8       
D<2>              .XX.XXXXX..X.X..X.X..XX....XX.X.X....... 17      
reureg/LengthWritten_15_and0000 
                  .X..X.XXX.............XXX............... 8       
reureg/CA_7_and0001 
                  .X..X.XXX.............XXX............... 8       
N_PZ_1010         .X..X.XXX.............XXX............... 8       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   41/15
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ram/RDOE                      1     FB2_1   2    GTS/I/O (b)               
(unused)                      0     FB2_2        (b)           
DOE                           2     FB2_3   3    GTS/I/O (b)               
D<3>                          10    FB2_4   4    I/O     I/O               
D<4>                          9     FB2_5   5    GTS/I/O I/O               
(unused)                      0     FB2_6        (b)           
(unused)                      0     FB2_7        (b)           
reureg/CAWritten<2>           2     FB2_8        (b)     (b)               
reureg/LengthWritten<4>       3     FB2_9        (b)     (b)               
reureg/CAWritten<4>           2     FB2_10       (b)     (b)               
reureg/FF00DecodeEN           4     FB2_11       (b)     (b)               
reureg/LengthWritten<3>       3     FB2_12       (b)     (b)               
reureg/CAWritten<3>           2     FB2_13       (b)     (b)               
reureg/DF01Reserved32_1       3     FB2_14       (b)     (b)               
dmaseq/nRESETr_0              0     FB2_15  6    GTS/I/O I                 
(unused)                      0     FB2_16  7    I/O           

Signals Used by Logic in Function Block
  1: A<0>.PIN          14: N_PZ_1010         26: ram/RDD<3> 
  2: A<11>             15: PHI2              27: ram/RDD<4> 
  3: A<12>             16: REUA<11>          28: ram/S<1> 
  4: A<1>.PIN          17: REUA<12>          29: ram/S<2> 
  5: A<2>.PIN          18: REUA<3>           30: reureg/DF01Reserved32_1 
  6: A<3>              19: REUA<4>           31: reureg/FF00DecodeEN 
  7: A<3>.PIN          20: RegReset          32: reureg/Length<11> 
  8: A<4>              21: dmaseq/XferEnd8   33: reureg/Length<12> 
  9: A<4>.PIN          22: nDMA              34: reureg/Length<3> 
 10: BA                23: nIO2              35: reureg/Length<4> 
 11: D<2>.PIN          24: nWE               36: reureg/LengthWritten<3> 
 12: D<3>.PIN          25: nWE.PIN           37: reureg/LengthWritten<4> 
 13: D<4>.PIN         

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ram/RDOE          ...........................XX........... 2       
DOE               .........X....X......XXXX............... 6       
D<3>              XX.XXXX.X....X.X.X.X.X...X...X.X.X...... 16      
D<4>              X.XXX.XXX....X..X.XX.X....X...X.X.X..... 16      
reureg/CAWritten<2> 
                  X..XX.X.X.X........X.XX.X............... 10      
reureg/LengthWritten<4> 
                  X..XX.X.X...X......X.XX.X...........X... 11      
reureg/CAWritten<4> 
                  X..XX.X.X...X......X.XX.X............... 10      
reureg/FF00DecodeEN 
                  X..XX.X.X...X......XXXX.X.....X......... 12      
reureg/LengthWritten<3> 
                  X..XX.X.X..X.......X.XX.X..........X.... 11      
reureg/CAWritten<3> 
                  X..XX.X.X..X.......X.XX.X............... 10      
reureg/DF01Reserved32_1 
                  X..XX.X.X..X.......X.XX.X....X.......... 11      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   53/3
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
reureg/CAWritten<7>           2     FB3_1        (b)     (b)               
reureg/LengthWritten<6>       3     FB3_2        (b)     (b)               
D<5>                          11    FB3_3   138  I/O     I/O               
D<6>                          12    FB3_4   137  I/O     I/O               
(unused)                      0     FB3_5   136  I/O           
reureg/LengthWritten<5>       3     FB3_6        (b)     (b)               
reureg/EndOfBlock             3     FB3_7        (b)     (b)               
reureg/CAWritten<6>           2     FB3_8        (b)     (b)               
reureg/IncMode<0>             3     FB3_9        (b)     (b)               
reureg/EndOfBlockMask         3     FB3_10       (b)     (b)               
reureg/DF01Reserved6          3     FB3_11       (b)     (b)               
(unused)                      0     FB3_12  135  I/O           
reureg/CAWritten<5>           2     FB3_13       (b)     (b)               
reureg/VerifyErrMask          3     FB3_14       (b)     (b)               
reureg/AutoloadEN             3     FB3_15       (b)     (b)               
(unused)                      0     FB3_16  134  I/O           

Signals Used by Logic in Function Block
  1: A<0>.PIN          14: N_PZ_1010          26: reureg/DF01Reserved6 
  2: A<13>             15: REUA<13>           27: reureg/EndOfBlock 
  3: A<14>             16: REUA<14>           28: reureg/EndOfBlockMask 
  4: A<1>.PIN          17: REUA<5>            29: reureg/Fault 
  5: A<2>.PIN          18: REUA<6>            30: reureg/IncMode<0> 
  6: A<3>.PIN          19: RegReset           31: reureg/Length<13> 
  7: A<4>.PIN          20: nDMA               32: reureg/Length<14> 
  8: A<5>              21: nIO2               33: reureg/Length<5> 
  9: A<6>              22: nWE.PIN            34: reureg/Length<6> 
 10: D<5>.PIN          23: ram/RDD<5>         35: reureg/LengthWritten<5> 
 11: D<6>.PIN          24: ram/RDD<6>         36: reureg/LengthWritten<6> 
 12: D<7>.PIN          25: reureg/AutoloadEN  37: reureg/VerifyErrMask 
 13: Length1          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
reureg/CAWritten<7> 
                  X..XXXX....X......XXXX.................. 10      
reureg/LengthWritten<6> 
                  X..XXXX...X.......XXXX.............X.... 11      
D<5>              XX.XXXXX.....XX.X.XX..X.X...X.X.X...X... 18      
D<6>              X.XXXXX.X....X.X.XXX...X.XXX.X.X.X...... 19      
reureg/LengthWritten<5> 
                  X..XXXX..X........XXXX............X..... 11      
reureg/EndOfBlock 
                  X..XXXX.....X.....XXXX....X............. 11      
reureg/CAWritten<6> 
                  X..XXXX...X.......XXXX.................. 10      
reureg/IncMode<0> 
                  X..XXXX...X.......XXXX.......X.......... 11      
reureg/EndOfBlockMask 
                  X..XXXX...X.......XXXX.....X............ 11      
reureg/DF01Reserved6 
                  X..XXXX...X.......XXXX...X.............. 11      
reureg/CAWritten<5> 
                  X..XXXX..X........XXXX.................. 10      
reureg/VerifyErrMask 
                  X..XXXX..X........XXXX..............X... 11      
reureg/AutoloadEN 
                  X..XXXX..X........XXXX..X............... 11      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   38/18
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
D<7>                          12    FB4_1   9    I/O     I/O               
(unused)                      0     FB4_2   10   I/O           
(unused)                      0     FB4_3   11   I/O           
(unused)                      0     FB4_4   12   I/O           
(unused)                      0     FB4_5        (b)           
(unused)                      0     FB4_6        (b)           
N_PZ_954                      1     FB4_7        (b)     (b)               
reureg/Execute8               1     FB4_8        (b)     (b)               
N_PZ_955                      2     FB4_9        (b)     (b)               
N_PZ_823                      2     FB4_10       (b)     (b)               
N_PZ_1017                     2     FB4_11       (b)     (b)               
reureg/LengthWritten<7>       3     FB4_12       (b)     (b)               
reureg/Length<7>              6     FB4_13       (b)     (b)               
reureg/ExecuteEN              4     FB4_14       (b)     (b)               
reureg/IntEnable              3     FB4_15       (b)     (b)               
reureg/IncMode<1>             3     FB4_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: A<0>.PIN          14: N_PZ_949           26: reureg/IntPending 
  2: A<15>             15: REUA<15>           27: reureg/Length<0> 
  3: A<1>.PIN          16: REUA<7>            28: reureg/Length<15> 
  4: A<2>.PIN          17: RegReset           29: reureg/Length<1> 
  5: A<3>.PIN          18: dmaseq/XferEnd8    30: reureg/Length<2> 
  6: A<4>.PIN          19: nDMA               31: reureg/Length<3> 
  7: A<7>              20: nIO2               32: reureg/Length<4> 
  8: D<4>.PIN          21: nWE.PIN            33: reureg/Length<5> 
  9: D<7>.PIN          22: ram/RDD<7>         34: reureg/Length<6> 
 10: Length1           23: reureg/ExecuteEN   35: reureg/Length<7> 
 11: N_PZ_1010         24: reureg/IncMode<1>  36: reureg/LengthWritten<7> 
 12: N_PZ_816          25: reureg/IntEnable   37: reureg/LengthWritten_15_and0000 
 13: N_PZ_823         

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
D<7>              XXXXXXX...X...XXX.X..XXXXX.X......X..... 19      
N_PZ_954          ..........X..X.......................... 2       
reureg/Execute8   X.XXXX.XX.........XXX................... 10      
N_PZ_955          X.XXXX......X.....XXX................... 9       
N_PZ_823          X.XXXX.......X....XXX...............X... 10      
N_PZ_1017         X.X.XX....X.X...X.XXX................... 10      
reureg/LengthWritten<7> 
                  X.XXXX..X.......X.XXX..............X.... 11      
reureg/Length<7>  X.XXXX..XX.XXX..X.XXX.....X.XXXXXXXXX... 24      
reureg/ExecuteEN  X.XXXX..X.......XXXXX.X................. 12      
reureg/IntEnable  X.XXXX..X.......X.XXX...X............... 11      
reureg/IncMode<1> 
                  X.XXXX..X.......X.XXX..X................ 11      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   55/1
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
reureg/LengthWritten<11>      2     FB5_1        (b)     (b)               
(unused)                      0     FB5_2   133  I/O           
(unused)                      0     FB5_3   132  I/O           
reureg/LengthWritten<10>      2     FB5_4        (b)     (b)               
reureg/Length<8>              6     FB5_5        (b)     (b)               
Length1                       1     FB5_6        (b)     (b)               
reureg/Length<9>              6     FB5_7        (b)     (b)               
reureg/Length<10>             6     FB5_8        (b)     (b)               
reureg/Length<11>             6     FB5_9        (b)     (b)               
reureg/Length<12>             6     FB5_10       (b)     (b)               
reureg/Length<15>             6     FB5_11       (b)     (b)               
reureg/Length<13>             6     FB5_12       (b)     (b)               
(unused)                      0     FB5_13  131  I/O           
reureg/Length<14>             6     FB5_14       (b)     (b)               
(unused)                      0     FB5_15  130  I/O           
reureg/LengthWritten<12>      2     FB5_16  129  I/O     (b)               

Signals Used by Logic in Function Block
  1: D<0>.PIN          14: reureg/Length<0>   27: reureg/Length<7> 
  2: D<1>.PIN          15: reureg/Length<10>  28: reureg/Length<8> 
  3: D<2>.PIN          16: reureg/Length<11>  29: reureg/Length<9> 
  4: D<3>.PIN          17: reureg/Length<12>  30: reureg/LengthWritten<10> 
  5: D<4>.PIN          18: reureg/Length<13>  31: reureg/LengthWritten<11> 
  6: D<5>.PIN          19: reureg/Length<14>  32: reureg/LengthWritten<12> 
  7: D<6>.PIN          20: reureg/Length<15>  33: reureg/LengthWritten<13> 
  8: D<7>.PIN          21: reureg/Length<1>   34: reureg/LengthWritten<14> 
  9: Length1           22: reureg/Length<2>   35: reureg/LengthWritten<15> 
 10: N_PZ_1017         23: reureg/Length<3>   36: reureg/LengthWritten<8> 
 11: N_PZ_816          24: reureg/Length<4>   37: reureg/LengthWritten<9> 
 12: N_PZ_955          25: reureg/Length<5>   38: reureg/LengthWritten_15_and0000 
 13: RegReset          26: reureg/Length<6>  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
reureg/LengthWritten<11> 
                  ...X........X.................X......X.. 4       
reureg/LengthWritten<10> 
                  ..X.........X................X.......X.. 4       
reureg/Length<8>  X.......XXXXXX......XXXXXXXX.......X.X.. 17      
Length1           .............XXXXXXXXXXXXXXXX........... 16      
reureg/Length<9>  .X......XXXXXX......XXXXXXXXX.......XX.. 18      
reureg/Length<10> 
                  ..X.....XXXXXXX.....XXXXXXXXXX.......X.. 19      
reureg/Length<11> 
                  ...X....XXXXXXXX....XXXXXXXXX.X......X.. 20      
reureg/Length<12> 
                  ....X...XXXXXXXXX...XXXXXXXXX..X.....X.. 21      
reureg/Length<15> 
                  .......X.XXXXXXXXXXXXXXXXXXXX.....X..X.. 23      
reureg/Length<13> 
                  .....X..XXXXXXXXXX..XXXXXXXXX...X....X.. 22      
reureg/Length<14> 
                  ......X.XXXXXXXXXXX.XXXXXXXXX....X...X.. 23      
reureg/LengthWritten<12> 
                  ....X.......X..................X.....X.. 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               37/3
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   56/0
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
reureg/LengthWritten<2>       3     FB6_1        (b)     (b)               
(unused)                      0     FB6_2   13   I/O           
(unused)                      0     FB6_3   14   I/O           
(unused)                      0     FB6_4   15   I/O           
reureg/LengthWritten<1>       3     FB6_5        (b)     (b)               
reureg/LengthWritten<0>       3     FB6_6        (b)     (b)               
reureg/Length<0>              6     FB6_7        (b)     (b)               
reureg/Length<1>              6     FB6_8        (b)     (b)               
reureg/Length<2>              6     FB6_9        (b)     (b)               
reureg/Length<3>              6     FB6_10       (b)     (b)               
reureg/Length<4>              6     FB6_11       (b)     (b)               
reureg/Length<5>              6     FB6_12       (b)     (b)               
(unused)                      0     FB6_13  16   I/O           
reureg/LengthWritten<13>      2     FB6_14  17   I/O     (b)               
reureg/Length<6>              6     FB6_15       (b)     (b)               
reureg/DF01Reserved32_0       3     FB6_16  18   I/O     (b)               

Signals Used by Logic in Function Block
  1: A<0>.PIN          14: N_PZ_816                 26: reureg/Length<4> 
  2: A<1>.PIN          15: N_PZ_823                 27: reureg/Length<5> 
  3: A<2>.PIN          16: N_PZ_949                 28: reureg/Length<6> 
  4: A<3>.PIN          17: RegReset                 29: reureg/LengthWritten<0> 
  5: A<4>.PIN          18: nDMA                     30: reureg/LengthWritten<13> 
  6: D<0>.PIN          19: nIO2                     31: reureg/LengthWritten<1> 
  7: D<1>.PIN          20: nWE.PIN                  32: reureg/LengthWritten<2> 
  8: D<2>.PIN          21: reureg/DF01Reserved32_0  33: reureg/LengthWritten<3> 
  9: D<3>.PIN          22: reureg/Length<0>         34: reureg/LengthWritten<4> 
 10: D<4>.PIN          23: reureg/Length<1>         35: reureg/LengthWritten<5> 
 11: D<5>.PIN          24: reureg/Length<2>         36: reureg/LengthWritten<6> 
 12: D<6>.PIN          25: reureg/Length<3>         37: reureg/LengthWritten_15_and0000 
 13: Length1          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
reureg/LengthWritten<2> 
                  XXXXX..X........XXXX...........X........ 11      
reureg/LengthWritten<1> 
                  XXXXX.X.........XXXX..........X......... 11      
reureg/LengthWritten<0> 
                  XXXXXX..........XXXX........X........... 11      
reureg/Length<0>  XXXXXX......XXXXXXXX.X......X.......X... 17      
reureg/Length<1>  XXXXX.X.....XXXXXXXX.XX.......X.....X... 18      
reureg/Length<2>  XXXXX..X....XXXXXXXX.XXX.......X....X... 19      
reureg/Length<3>  XXXXX...X...XXXXXXXX.XXXX.......X...X... 20      
reureg/Length<4>  XXXXX....X..XXXXXXXX.XXXXX.......X..X... 21      
reureg/Length<5>  XXXXX.....X.XXXXXXXX.XXXXXX.......X.X... 22      
reureg/LengthWritten<13> 
                  ..........X.....X............X......X... 4       
reureg/Length<6>  XXXXX......XXXXXXXXX.XXXXXXX.......XX... 23      
reureg/DF01Reserved32_0 
                  XXXXX..X........XXXXX................... 11      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               35/5
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   53/3
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
RD<0>                         1     FB7_1   35   CDR/I/O I/O               
REUA<1>                       6     FB7_2        (b)     (b)               
REUA<0>                       5     FB7_3        (b)     (b)               
RD<1>                         1     FB7_4   34   I/O     I/O               
reureg/REUAWritten<1>         2     FB7_5   33   I/O     I                 
reureg/REUAWritten<0>         2     FB7_6        (b)     (b)               
_cmp_eq0000                   16    FB7_7        (b)     (b)               
reureg/LengthWritten<15>      2     FB7_8        (b)     (b)               
reureg/LengthWritten<14>      2     FB7_9        (b)     (b)               
reureg/LengthWritten<9>       2     FB7_10       (b)     (b)               
reureg/LengthWritten<8>       2     FB7_11       (b)     (b)               
ram/PHI2r<0>                  0     FB7_12  32   GCK/I/O GCK/I             
reureg/CAWritten<9>           2     FB7_13       (b)     (b)               
REUA<3>                       6     FB7_14  31   I/O     (b)               
REUA<2>                       6     FB7_15  30   GCK/I/O GCK               
reureg/CAWritten<8>           2     FB7_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: D<0>.PIN          13: REUA<1>           25: reureg/IncMode<0> 
  2: D<1>.PIN          14: REUA<2>           26: reureg/LengthWritten<14> 
  3: D<2>.PIN          15: REUA<3>           27: reureg/LengthWritten<15> 
  4: D<3>.PIN          16: RegReset          28: reureg/LengthWritten<8> 
  5: D<4>.PIN          17: ram/RDD<0>        29: reureg/LengthWritten<9> 
  6: D<5>.PIN          18: ram/RDD<1>        30: reureg/LengthWritten_15_and0000 
  7: D<6>.PIN          19: ram/RDD<2>        31: reureg/REUAWritten<0> 
  8: D<7>.PIN          20: ram/RDD<3>        32: reureg/REUAWritten<1> 
  9: N_PZ_1010         21: ram/RDD<4>        33: reureg/REUAWritten<2> 
 10: N_PZ_833          22: ram/RDD<5>        34: reureg/REUAWritten<3> 
 11: N_PZ_953          23: ram/RDD<6>        35: reureg/REUAWritten_7_and0000 
 12: REUA<0>           24: ram/RDD<7>       

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
RD<0>             X....................................... 1       
REUA<1>           .X.......XXXX..X........X......X..X..... 9       
REUA<0>           X........XXX...X........X.....X...X..... 8       
RD<1>             .X...................................... 1       
reureg/REUAWritten<1> 
                  .X.............X...............X..X..... 4       
reureg/REUAWritten<0> 
                  X..............X..............X...X..... 4       
_cmp_eq0000       XXXXXXXX........XXXXXXXX................ 16      
reureg/LengthWritten<15> 
                  .......X.......X..........X..X.......... 4       
reureg/LengthWritten<14> 
                  ......X........X.........X...X.......... 4       
reureg/LengthWritten<9> 
                  .X.............X............XX.......... 4       
reureg/LengthWritten<8> 
                  X..............X...........X.X.......... 4       
reureg/CAWritten<9> 
                  .X......X......X........................ 3       
REUA<3>           ...X.....XXXXXXX........X........XX..... 11      
REUA<2>           ..X......XXXXX.X........X.......X.X..... 10      
reureg/CAWritten<8> 
                  X.......X......X........................ 3       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   44/12
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1        (b)           
A<15>                         7     FB8_2   38   GCK/I/O I/O                +  
(unused)                      0     FB8_3        (b)           
(unused)                      0     FB8_4        (b)           
A<14>                         7     FB8_5   39   DGE/I/O I/O                +  
(unused)                      0     FB8_6        (b)           
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
REUA<10>                      6     FB8_11       (b)     (b)               
reureg/REUAWritten<10>        2     FB8_12       (b)     (b)               
A<13>                         7     FB8_13  40   I/O     I/O                +  
A<12>                         7     FB8_14  41   I/O     I/O                +  
A<11>                         7     FB8_15  42   I/O     I/O                +  
A<10>                         7     FB8_16  43   I/O     I/O                +  

Signals Used by Logic in Function Block
  1: A<10>             14: D<4>              27: N_PZ_990 
  2: A<11>             15: D<4>.PIN          28: PHI2 
  3: A<12>             16: D<5>              29: REUA<10> 
  4: A<13>             17: D<5>.PIN          30: REUA<8> 
  5: A<14>             18: D<6>              31: REUA<9> 
  6: A<15>             19: D<6>.PIN          32: RegReset 
  7: A<8>              20: D<7>              33: nDMA 
  8: A<9>              21: D<7>.PIN          34: reureg/CA_15_and0000 
  9: BA                22: N_PZ_1010         35: reureg/CA_7_and0001 
 10: D<2>              23: N_PZ_1099         36: reureg/REUAWritten<10> 
 11: D<2>.PIN          24: N_PZ_953          37: reureg/REUAWritten_15_and0000 
 12: D<3>              25: N_PZ_954          38: reureg/REUAWritten_7_and0000 
 13: D<3>.PIN          26: N_PZ_958         

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
A<15>             XXXXXXXXX..........XXX..X.XX...XXXX..... 19      
A<14>             XXXXX.XXX........XX..X..X.XX...XXXX..... 18      
REUA<10>          ..........X...........XX.X..XXXX...XXX.. 11      
reureg/REUAWritten<10> 
                  ..........X....................X...XX... 4       
A<13>             XXXX..XXX......XX....X..X.XX...XXXX..... 17      
A<12>             XXX...XXX....XX......X..X.XX...XXXX..... 16      
A<11>             XX....XXX..XX........X..X.XX...XXXX..... 15      
A<10>             X.....XXXXX..........X..X.XX...XXXX..... 14      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   34/22
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB9_1        (b)           
A<7>                          7     FB9_2   28   I/O     I/O                +  
(unused)                      0     FB9_3        (b)           
(unused)                      0     FB9_4        (b)           
(unused)                      0     FB9_5        (b)           
(unused)                      0     FB9_6        (b)           
dmaseq/nRESETr<1>             1     FB9_7        (b)     (b)               
dmaseq/Equalr                 1     FB9_8        (b)     (b)               
reureg/XferType<1>            1     FB9_9        (b)     (b)               
reureg/XferType<0>            1     FB9_10       (b)     (b)               
XferType<0>                   3     FB9_11       (b)     (b)               
reureg/IntPending             4     FB9_12       (b)     (b)               
reureg/Fault                  3     FB9_13       (b)     (b)               
reureg/CA_15_and0000          1     FB9_14       (b)     (b)               
A<6>                          7     FB9_15  26   I/O     I/O                +  
A<5>                          7     FB9_16  25   I/O     I/O                +  

Signals Used by Logic in Function Block
  1: A<0>              14: BA                27: dmaseq/nRESETr_0 
  2: A<0>.PIN          15: D<0>.PIN          28: nDMA 
  3: A<1>              16: D<5>.PIN          29: nIO2 
  4: A<1>.PIN          17: D<6>.PIN          30: nWE.PIN 
  5: A<2>              18: D<7>.PIN          31: reureg/CAWritten<5> 
  6: A<2>.PIN          19: Length1           32: reureg/CAWritten<6> 
  7: A<3>              20: N_PZ_816          33: reureg/CAWritten<7> 
  8: A<3>.PIN          21: N_PZ_954          34: reureg/CA_7_and0001 
  9: A<4>              22: PHI2              35: reureg/Fault 
 10: A<4>.PIN          23: RegReset          36: reureg/IncMode<1> 
 11: A<5>              24: XferType<0>       37: reureg/IntPending 
 12: A<6>              25: XferType<1>       38: reureg/XferType<0> 
 13: A<7>              26: _cmp_eq0000      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
A<7>              X.X.X.X.X.XXXX...X.XXXX....X....XX.X.... 18      
dmaseq/nRESETr<1> 
                  ..........................X............. 1       
dmaseq/Equalr     .........................X.............. 1       
reureg/XferType<1> 
                  ......................X.X............... 2       
reureg/XferType<0> 
                  ......................XX................ 2       
XferType<0>       .X.X.X.X.X....X............XXX.......X.. 10      
reureg/IntPending 
                  .X.X.X.X.X...X....X...XXXX.XXX......X... 15      
reureg/Fault      .X.X.X.X.X...X........XXXX.XXX....X..... 14      
reureg/CA_15_and0000 
                  X.X.X.X.X.XXX......X...............X.... 10      
A<6>              X.X.X.X.X.XX.X..X..XXXX....X...X.X.X.... 17      
A<5>              X.X.X.X.X.X..X.X...XXXX....X..X..X.X.... 16      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   12/44
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB10_1  44   I/O           
(unused)                      0     FB10_2  45   I/O           
(unused)                      0     FB10_3       (b)           
(unused)                      0     FB10_4  46   I/O           
(unused)                      0     FB10_5       (b)           
(unused)                      0     FB10_6       (b)           
(unused)                      0     FB10_7       (b)           
(unused)                      0     FB10_8       (b)           
(unused)                      0     FB10_9       (b)           
REUA<17>                      6     FB10_10      (b)     (b)               
reureg/REUAWritten<17>        2     FB10_11      (b)     (b)               
XferType<1>                   3     FB10_12      (b)     (b)               
reureg/Execute1               1     FB10_13      (b)     (b)               
(unused)                      0     FB10_14 48   I/O           
(unused)                      0     FB10_15 49   I/O           
(unused)                      0     FB10_16 50   I/O           

Signals Used by Logic in Function Block
  1: A<0>.PIN          14: A<7>.PIN          27: REUA<17> 
  2: A<10>.PIN         15: A<8>.PIN          28: REUA<8> 
  3: A<11>.PIN         16: A<9>.PIN          29: REUA<9> 
  4: A<12>.PIN         17: D<1>.PIN          30: RegReset 
  5: A<13>.PIN         18: N_PZ_1099         31: nDMA 
  6: A<14>.PIN         19: N_PZ_949          32: nIO2 
  7: A<15>.PIN         20: REUA<10>          33: nWE.PIN 
  8: A<1>.PIN          21: REUA<11>          34: reureg/ExecuteEN 
  9: A<2>.PIN          22: REUA<12>          35: reureg/FF00DecodeEN 
 10: A<3>.PIN          23: REUA<13>          36: reureg/REUAWritten<17> 
 11: A<4>.PIN          24: REUA<14>          37: reureg/REUAWritten_18_and0000 
 12: A<5>.PIN          25: REUA<15>          38: reureg/XferType<1> 
 13: A<6>.PIN          26: REUA<16>         

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
REUA<17>          ................XXXXXXXXXXXXXX.....XX... 16      
reureg/REUAWritten<17> 
                  ................X............X.....XX... 4       
XferType<1>       X......XXXX.....X.............XXX....X.. 10      
reureg/Execute1   XXXXXXXXXXXXXXXX................XXX..... 19      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               34/6
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   55/1
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
RD<2>                         1     FB11_1  24   I/O     I/O               
RD<3>                         1     FB11_2  23   I/O     I/O               
RD<4>                         1     FB11_3  22   I/O     I/O               
RD<5>                         1     FB11_4  21   I/O     I/O               
RD<6>                         1     FB11_5  20   I/O     I/O               
reureg/REUAWritten<8>         2     FB11_6       (b)     (b)               
REUA<8>                       4     FB11_7       (b)     (b)               
REUA<16>                      6     FB11_8       (b)     (b)               
REUA<18>                      6     FB11_9       (b)     (b)               
REUA<15>                      6     FB11_10      (b)     (b)               
REUA<14>                      6     FB11_11      (b)     (b)               
RD<7>                         1     FB11_12 19   I/O     I/O               
REUA<13>                      6     FB11_13      (b)     (b)               
REUA<12>                      6     FB11_14      (b)     (b)               
REUA<11>                      6     FB11_15      (b)     (b)               
reureg/REUAWritten<11>        2     FB11_16      (b)     (b)               

Signals Used by Logic in Function Block
  1: D<0>.PIN          13: REUA<11>          24: reureg/REUAWritten<11> 
  2: D<2>.PIN          14: REUA<12>          25: reureg/REUAWritten<12> 
  3: D<3>.PIN          15: REUA<13>          26: reureg/REUAWritten<13> 
  4: D<4>.PIN          16: REUA<14>          27: reureg/REUAWritten<14> 
  5: D<5>.PIN          17: REUA<15>          28: reureg/REUAWritten<15> 
  6: D<6>.PIN          18: REUA<16>          29: reureg/REUAWritten<16> 
  7: D<7>.PIN          19: REUA<17>          30: reureg/REUAWritten<18> 
  8: N_PZ_1099         20: REUA<18>          31: reureg/REUAWritten<8> 
  9: N_PZ_949          21: REUA<8>           32: reureg/REUAWritten_15_and0000 
 10: N_PZ_953          22: REUA<9>           33: reureg/REUAWritten_18_and0000 
 11: N_PZ_958          23: RegReset          34: reureg/REUAWritten_7_and0000 
 12: REUA<10>         

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
RD<2>             .X...................................... 1       
RD<3>             ..X..................................... 1       
RD<4>             ...X.................................... 1       
RD<5>             ....X................................... 1       
RD<6>             .....X.................................. 1       
reureg/REUAWritten<8> 
                  X.....................X.......XX........ 4       
REUA<8>           X......X.XX.........X.X.......XX.X...... 9       
REUA<16>          X......XX..XXXXXXX..XXX.....X...X....... 15      
REUA<18>          .X.....XX..XXXXXXXXXXXX......X..X....... 17      
REUA<15>          ......XX.XXXXXXXX...XXX....X...X.X...... 16      
REUA<14>          .....X.X.XXXXXXX....XXX...X....X.X...... 15      
RD<7>             ......X................................. 1       
REUA<13>          ....X..X.XXXXXX.....XXX..X.....X.X...... 14      
REUA<12>          ...X...X.XXXXX......XXX.X......X.X...... 13      
REUA<11>          ..X....X.XXXX.......XXXX.......X.X...... 12      
reureg/REUAWritten<11> 
                  ..X...................XX.......X........ 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   41/15
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
A<4>                          7     FB12_1  51   I/O     I/O                +  
A<3>                          7     FB12_2  52   I/O     I/O                +  
A<2>                          7     FB12_3  53   I/O     I/O                +  
(unused)                      0     FB12_4       (b)           
A<1>                          7     FB12_5  54   I/O     I/O                +  
(unused)                      0     FB12_6       (b)           
(unused)                      0     FB12_7       (b)           
(unused)                      0     FB12_8       (b)           
(unused)                      0     FB12_9       (b)           
(unused)                      0     FB12_10      (b)           
(unused)                      0     FB12_11      (b)           
reureg/REUAWritten<4>         2     FB12_12      (b)     (b)               
REUA<4>                       6     FB12_13      (b)     (b)               
REUA<9>                       5     FB12_14      (b)     (b)               
reureg/REUAWritten<9>         2     FB12_15      (b)     (b)               
reureg/REUAWritten<12>        2     FB12_16      (b)     (b)               

Signals Used by Logic in Function Block
  1: A<0>              14: N_PZ_833          27: nDMA 
  2: A<1>              15: N_PZ_953          28: reureg/CAWritten<2> 
  3: A<2>              16: N_PZ_954          29: reureg/CAWritten<3> 
  4: A<3>              17: N_PZ_958          30: reureg/CAWritten<4> 
  5: A<4>              18: PHI2              31: reureg/CA_7_and0001 
  6: BA                19: REUA<0>           32: reureg/IncMode<0> 
  7: D<1>              20: REUA<1>           33: reureg/IncMode<1> 
  8: D<1>.PIN          21: REUA<2>           34: reureg/REUAWritten<12> 
  9: D<2>.PIN          22: REUA<3>           35: reureg/REUAWritten<4> 
 10: D<3>.PIN          23: REUA<4>           36: reureg/REUAWritten<9> 
 11: D<4>.PIN          24: REUA<8>           37: reureg/REUAWritten_15_and0000 
 12: N_PZ_1099         25: REUA<9>           38: reureg/REUAWritten_7_and0000 
 13: N_PZ_816          26: RegReset         

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
A<4>              XXXXXX....X.X..X.X.......XX..XX.X....... 15      
A<3>              XXXX.X...X..X..X.X.......XX.X.X.X....... 14      
A<2>              XXX..X..X...X..X.X.......XXX..X.X....... 13      
A<1>              XX...XXX....X..X.X.......XX...X.X....... 12      
reureg/REUAWritten<4> 
                  ..........X..............X........X..X.. 4       
REUA<4>           ..........X..XX...XXXXX..X.....X..X..X.. 12      
REUA<9>           .......X...X..X.X......XXX.........XXX.. 10      
reureg/REUAWritten<9> 
                  .......X.................X.........XX... 4       
reureg/REUAWritten<12> 
                  ..........X..............X.......X..X... 4       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               32/8
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   42/14
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
reureg/REUAWritten<13>        2     FB13_1       (b)     (b)               
ram/S<1>                      2     FB13_2       (b)     (b)               
RA<0>                         2     FB13_3  112  I/O     O                 
RA<1>                         2     FB13_4  113  I/O     O                 
ram/S<0>                      3     FB13_5       (b)     (b)               
ram/S<2>                      2     FB13_6       (b)     (b)               
ram/InitDone                  1     FB13_7       (b)     (b)               
reureg/REUAWritten<7>         2     FB13_8       (b)     (b)               
reureg/REUAWritten<6>         2     FB13_9       (b)     (b)               
reureg/REUAWritten<5>         2     FB13_10      (b)     (b)               
N_PZ_1099                     1     FB13_11      (b)     (b)               
RA<2>                         2     FB13_12 114  I/O     O                 
RA<3>                         2     FB13_13 115  I/O     O                 
REUA<7>                       6     FB13_14      (b)     (b)               
REUA<6>                       6     FB13_15      (b)     (b)               
REUA<5>                       6     FB13_16      (b)     (b)               

Signals Used by Logic in Function Block
  1: D<5>.PIN          12: REUA<3>           23: ram/S<0> 
  2: D<6>.PIN          13: REUA<4>           24: ram/S<1> 
  3: D<7>.PIN          14: REUA<5>           25: ram/S<2> 
  4: N_PZ_833          15: REUA<6>           26: reureg/IncMode<0> 
  5: N_PZ_953          16: REUA<7>           27: reureg/REUAWritten<13> 
  6: REUA<0>           17: REUA<9>           28: reureg/REUAWritten<5> 
  7: REUA<10>          18: RegReset          29: reureg/REUAWritten<6> 
  8: REUA<11>          19: ram/InitDone      30: reureg/REUAWritten<7> 
  9: REUA<12>          20: ram/PHI2r<0>      31: reureg/REUAWritten_15_and0000 
 10: REUA<1>           21: ram/PHI2r<1>      32: reureg/REUAWritten_7_and0000 
 11: REUA<2>           22: ram/PORDone      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
reureg/REUAWritten<13> 
                  X................X........X...X......... 4       
ram/S<1>          .....................XXX................ 3       
RA<0>             .....X..........X.....XXX............... 5       
RA<1>             ......X..X............XXX............... 5       
ram/S<0>          ...................XXXXXX............... 6       
ram/S<2>          .....................XXXX............... 4       
ram/InitDone      ..................X...XXX............... 4       
reureg/REUAWritten<7> 
                  ..X..............X...........X.X........ 4       
reureg/REUAWritten<6> 
                  .X...............X..........X..X........ 4       
reureg/REUAWritten<5> 
                  X................X.........X...X........ 4       
N_PZ_1099         ...X.X...XXXXXXX.........X.............. 10      
RA<2>             .......X..X...........XXX............... 5       
RA<3>             ........X..X..........XXX............... 5       
REUA<7>           ..XXXX...XXXXXXX.X.......X...X.X........ 15      
REUA<6>           .X.XXX...XXXXXX..X.......X..X..X........ 14      
REUA<5>           X..XXX...XXXXX...X.......X.X...X........ 13      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   49/7
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
A<9>                          6     FB14_1  111  I/O     I/O                +  
A<8>                          5     FB14_2  110  I/O     I/O                +  
A<0>                          6     FB14_3  107  I/O     I/O                +  
nWE                           8     FB14_4  106  I/O     I/O                +  
nDMA                          2     FB14_5  105  I/O     O                 
(unused)                      0     FB14_6       (b)           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
N_PZ_949                      1     FB14_9       (b)     (b)               
RegReset                      2     FB14_10      (b)     (b)               
N_PZ_833                      3     FB14_11      (b)     (b)               
dmaseq/XferEnd8               5     FB14_12      (b)     (b)               
nRAS                          4     FB14_13 104  I/O     O                 
N_PZ_816                      4     FB14_14      (b)     (b)               
RAMWR                         3     FB14_15      (b)     (b)               
RAMRD                         7     FB14_16      (b)     (b)               

Signals Used by Logic in Function Block
  1: A<0>              14: RAMRD              27: ram/InitDone 
  2: A<8>              15: RAMWR              28: ram/S<0> 
  3: A<9>              16: RegReset           29: ram/S<1> 
  4: BA                17: XferType<0>        30: ram/S<2> 
  5: D<0>              18: XferType<1>        31: reureg/AutoloadEN 
  6: D<0>.PIN          19: dmaseq/BAr         32: reureg/CAWritten<8> 
  7: D<1>.PIN          20: dmaseq/DMAr        33: reureg/CAWritten<9> 
  8: Length1           21: dmaseq/Equalr      34: reureg/CA_15_and0000 
  9: N_PZ_1010         22: dmaseq/XferEnd8    35: reureg/CA_7_and0001 
 10: N_PZ_816          23: dmaseq/nRESETr<1>  36: reureg/Execute1 
 11: N_PZ_954          24: dmaseq/nRESETr_0   37: reureg/Execute8 
 12: N_PZ_990          25: nDMA               38: reureg/IncMode<1> 
 13: PHI2              26: nWE               

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
A<9>              .XXX..X.X.XXX..X........X.......XXX..... 13      
A<8>              .X.X.X..X.XXX..X........X......X.XX..... 12      
A<0>              X..XXX...XX.X..X........X.........X..X.. 11      
nWE               ...X........X...XX...X.XXX.........XX... 10      
nDMA              .....................X..X..........XX... 4       
N_PZ_949          .....................X..X.....X......... 3       
RegReset          ...................X..XXX............... 4       
N_PZ_833          .........X......XXXX.................... 5       
dmaseq/XferEnd8   ...X...X......X.XXXXX..X................ 9       
nRAS              .............XX...........XXXX.......... 6       
N_PZ_816          ...X..........X.XXXXX...X............... 8       
RAMWR             ...X..........X.XX...X.XX............... 7       
RAMRD             ...X.........X..XX...X.XX..........XX... 9       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               22/18
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   29/27
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ram/PORDone                   1     FB15_1       (b)     (b)               
nRWE                          3     FB15_2  116  I/O     O                 
ram/nRESETr                   1     FB15_3       (b)     (b)               
ram/PHI2r<1>                  1     FB15_4       (b)     (b)               
nCAS                          2     FB15_5  117  I/O     O                 
ram/RDD<7>                    2     FB15_6       (b)     (b)               
ram/RDD<6>                    2     FB15_7       (b)     (b)               
ram/RDD<5>                    2     FB15_8       (b)     (b)               
ram/RDD<4>                    2     FB15_9       (b)     (b)               
ram/RDD<3>                    2     FB15_10      (b)     (b)               
ram/RDD<2>                    2     FB15_11      (b)     (b)               
ram/RDD<1>                    2     FB15_12      (b)     (b)               
RA<9>                         2     FB15_13 118  I/O     O                 
ram/RDD<0>                    2     FB15_14      (b)     (b)               
RA<4>                         2     FB15_15 119  I/O     O                 
RA<5>                         2     FB15_16 120  I/O     O                 

Signals Used by Logic in Function Block
  1: RAMWR              9: RD<7>.PIN         16: ram/InitDone 
  2: RD<0>.PIN         10: REUA<13>          17: ram/PHI2r<0> 
  3: RD<1>.PIN         11: REUA<14>          18: ram/PORDone 
  4: RD<2>.PIN         12: REUA<18>          19: ram/S<0> 
  5: RD<3>.PIN         13: REUA<4>           20: ram/S<1> 
  6: RD<4>.PIN         14: REUA<5>           21: ram/S<2> 
  7: RD<5>.PIN         15: nRESET            22: ram/nRESETr 
  8: RD<6>.PIN        

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ram/PORDone       .................X...X.................. 2       
nRWE              X..............X..XXX................... 5       
ram/nRESETr       ..............X......................... 1       
ram/PHI2r<1>      ................X....................... 1       
nCAS              ..................XXX................... 3       
ram/RDD<7>        ........X...........X................... 2       
ram/RDD<6>        .......X............X................... 2       
ram/RDD<5>        ......X.............X................... 2       
ram/RDD<4>        .....X..............X................... 2       
ram/RDD<3>        ....X...............X................... 2       
ram/RDD<2>        ...X................X................... 2       
ram/RDD<1>        ..X.................X................... 2       
RA<9>             ...........X......XXX................... 4       
ram/RDD<0>        .X..................X................... 2       
RA<4>             .........X..X.....XXX................... 5       
RA<5>             ..........X..X....XXX................... 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               32/8
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   24/32
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
RA<6>                         2     FB16_1  103  I/O     O                 
(unused)                      0     FB16_2       (b)           
RA<7>                         2     FB16_3  102  I/O     O                 
(unused)                      0     FB16_4       (b)           
(unused)                      0     FB16_5       (b)           
N_PZ_990                      2     FB16_6       (b)     (b)               
N_PZ_958                      1     FB16_7       (b)     (b)               
N_PZ_953                      1     FB16_8       (b)     (b)               
reureg/REUAWritten<3>         2     FB16_9       (b)     (b)               
reureg/REUAWritten<2>         2     FB16_10      (b)     (b)               
reureg/REUAWritten<18>        2     FB16_11      (b)     (b)               
reureg/REUAWritten<16>        2     FB16_12      (b)     (b)               
reureg/REUAWritten<15>        2     FB16_13      (b)     (b)               
RA<8>                         2     FB16_14 101  I/O     O                 
reureg/REUAWritten<14>        2     FB16_15      (b)     (b)               
nIRQ                          2     FB16_16 100  I/O     O                 

Signals Used by Logic in Function Block
  1: D<0>.PIN          12: REUA<7>                23: reureg/REUAWritten<14> 
  2: D<2>.PIN          13: REUA<8>                24: reureg/REUAWritten<15> 
  3: D<3>.PIN          14: RegReset               25: reureg/REUAWritten<16> 
  4: D<6>.PIN          15: ram/S<0>               26: reureg/REUAWritten<18> 
  5: D<7>.PIN          16: ram/S<1>               27: reureg/REUAWritten<2> 
  6: N_PZ_1010         17: ram/S<2>               28: reureg/REUAWritten<3> 
  7: N_PZ_949          18: reureg/CA_7_and0001    29: reureg/REUAWritten_15_and0000 
  8: REUA<15>          19: reureg/EndOfBlock      30: reureg/REUAWritten_18_and0000 
  9: REUA<16>          20: reureg/EndOfBlockMask  31: reureg/REUAWritten_7_and0000 
 10: REUA<17>          21: reureg/Fault           32: reureg/VerifyErrMask 
 11: REUA<6>           22: reureg/IntEnable      

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
RA<6>             .......X..X...XXX....................... 5       
RA<7>             ........X..X..XXX....................... 5       
N_PZ_990          .....XX..........X...................... 3       
N_PZ_958          ......X.......................X......... 2       
N_PZ_953          ......X.....................X........... 2       
reureg/REUAWritten<3> 
                  ..X..........X.............X..X......... 4       
reureg/REUAWritten<2> 
                  .X...........X............X...X......... 4       
reureg/REUAWritten<18> 
                  .X...........X...........X...X.......... 4       
reureg/REUAWritten<16> 
                  X............X..........X....X.......... 4       
reureg/REUAWritten<15> 
                  ....X........X.........X....X........... 4       
RA<8>             .........X..X.XXX....................... 5       
reureg/REUAWritten<14> 
                  ...X.........X........X.....X........... 4       
nIRQ              ..................XXXX.........X........ 5       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB17 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB17_1       (b)           
(unused)                      0     FB17_2  121  I/O           
(unused)                      0     FB17_3       (b)           
(unused)                      0     FB17_4       (b)           
(unused)                      0     FB17_5       (b)           
(unused)                      0     FB17_6       (b)           
(unused)                      0     FB17_7       (b)           
(unused)                      0     FB17_8       (b)           
(unused)                      0     FB17_9       (b)           
(unused)                      0     FB17_10      (b)           
(unused)                      0     FB17_11      (b)           
(unused)                      0     FB17_12 124  I/O           
(unused)                      0     FB17_13 125  I/O           
(unused)                      0     FB17_14 126  I/O           
(unused)                      0     FB17_15      (b)           
(unused)                      0     FB17_16 128  I/O           
*********************************** FB18 ***********************************
This function block is part of I/O Bank number:               4
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB18_1       (b)           
(unused)                      0     FB18_2       (b)           
(unused)                      0     FB18_3  98   I/O           
(unused)                      0     FB18_4  97   I/O           
(unused)                      0     FB18_5  96   I/O           
(unused)                      0     FB18_6       (b)           
(unused)                      0     FB18_7       (b)           
(unused)                      0     FB18_8       (b)           
(unused)                      0     FB18_9       (b)           
(unused)                      0     FB18_10      (b)           
(unused)                      0     FB18_11      (b)           
(unused)                      0     FB18_12 95   I/O           
(unused)                      0     FB18_13 94   I/O           
(unused)                      0     FB18_14      (b)           
(unused)                      0     FB18_15      (b)           
(unused)                      0     FB18_16      (b)           
*********************************** FB19 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB19_1       (b)           
(unused)                      0     FB19_2       (b)           
(unused)                      0     FB19_3  74   I/O           
(unused)                      0     FB19_4  75   I/O           
(unused)                      0     FB19_5  76   I/O           
(unused)                      0     FB19_6       (b)           
(unused)                      0     FB19_7       (b)           
(unused)                      0     FB19_8       (b)           
(unused)                      0     FB19_9       (b)           
(unused)                      0     FB19_10      (b)           
(unused)                      0     FB19_11      (b)           
(unused)                      0     FB19_12 77   I/O           
(unused)                      0     FB19_13 78   I/O           
(unused)                      0     FB19_14 79   I/O           
(unused)                      0     FB19_15      (b)           
(unused)                      0     FB19_16      (b)           
*********************************** FB20 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB20_1  71   I/O           
(unused)                      0     FB20_2  70   I/O           
(unused)                      0     FB20_3  69   I/O           
(unused)                      0     FB20_4  68   I/O           
(unused)                      0     FB20_5  66   I/O           
(unused)                      0     FB20_6       (b)           
(unused)                      0     FB20_7       (b)           
(unused)                      0     FB20_8       (b)           
(unused)                      0     FB20_9       (b)           
(unused)                      0     FB20_10      (b)           
(unused)                      0     FB20_11      (b)           
(unused)                      0     FB20_12      (b)           
(unused)                      0     FB20_13 64   I/O           
(unused)                      0     FB20_14      (b)           
(unused)                      0     FB20_15      (b)           
(unused)                      0     FB20_16      (b)           
*********************************** FB21 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB21_1  80   I/O           
(unused)                      0     FB21_2       (b)           
(unused)                      0     FB21_3  81   I/O           
(unused)                      0     FB21_4       (b)           
(unused)                      0     FB21_5       (b)           
(unused)                      0     FB21_6       (b)           
(unused)                      0     FB21_7       (b)           
(unused)                      0     FB21_8       (b)           
(unused)                      0     FB21_9       (b)           
(unused)                      0     FB21_10      (b)           
(unused)                      0     FB21_11      (b)           
(unused)                      0     FB21_12 82   I/O           
(unused)                      0     FB21_13      (b)           
(unused)                      0     FB21_14      (b)           
(unused)                      0     FB21_15 83   I/O           
(unused)                      0     FB21_16      (b)           
*********************************** FB22 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB22_1       (b)           
(unused)                      0     FB22_2  61   I/O           
(unused)                      0     FB22_3       (b)           
(unused)                      0     FB22_4       (b)           
(unused)                      0     FB22_5       (b)           
(unused)                      0     FB22_6       (b)           
(unused)                      0     FB22_7       (b)           
(unused)                      0     FB22_8       (b)           
(unused)                      0     FB22_9       (b)           
(unused)                      0     FB22_10      (b)           
(unused)                      0     FB22_11      (b)           
(unused)                      0     FB22_12 60   I/O           
(unused)                      0     FB22_13      (b)           
(unused)                      0     FB22_14 59   I/O           
(unused)                      0     FB22_15      (b)           
(unused)                      0     FB22_16      (b)           
*********************************** FB23 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB23_1       (b)           
(unused)                      0     FB23_2       (b)           
(unused)                      0     FB23_3  85   I/O           
(unused)                      0     FB23_4  86   I/O           
(unused)                      0     FB23_5  87   I/O           
(unused)                      0     FB23_6       (b)           
(unused)                      0     FB23_7       (b)           
(unused)                      0     FB23_8       (b)           
(unused)                      0     FB23_9       (b)           
(unused)                      0     FB23_10      (b)           
(unused)                      0     FB23_11      (b)           
(unused)                      0     FB23_12 88   I/O           
(unused)                      0     FB23_13 91   I/O           
(unused)                      0     FB23_14 92   I/O           
(unused)                      0     FB23_15      (b)           
(unused)                      0     FB23_16      (b)           
*********************************** FB24 ***********************************
This function block is part of I/O Bank number:               3
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB24_1       (b)           
(unused)                      0     FB24_2  58   I/O           
(unused)                      0     FB24_3       (b)           
(unused)                      0     FB24_4       (b)           
(unused)                      0     FB24_5       (b)           
(unused)                      0     FB24_6       (b)           
(unused)                      0     FB24_7       (b)           
(unused)                      0     FB24_8       (b)           
(unused)                      0     FB24_9       (b)           
(unused)                      0     FB24_10      (b)           
(unused)                      0     FB24_11      (b)           
(unused)                      0     FB24_12 57   I/O           
(unused)                      0     FB24_13      (b)           
(unused)                      0     FB24_14 56   I/O           
(unused)                      0     FB24_15      (b)           
(unused)                      0     FB24_16      (b)           
*******************************  Equations  ********************************

********** Mapped Logic **********

FDCPE_A0: FDCPE port map (A_I(0),A(0),NOT PHI2,'0','0','1');
A(0) <= ((D(0).PIN AND NOT RegReset AND reureg/CA_7_and0001)
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND 
	reureg/CAWritten(0))
	OR (NOT RegReset AND N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	A(0) AND N_PZ_954)
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND A(0) AND 
	reureg/IncMode(1) AND N_PZ_954)
	OR (NOT RegReset AND NOT N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	NOT A(0) AND NOT reureg/IncMode(1) AND N_PZ_954));
A(0) <= A_I(0) when A_OE(0) = '1' else 'Z';
A_OE(0) <= (NOT nDMA AND BA AND PHI2);

FDCPE_A1: FDCPE port map (A_I(1),A(1),NOT PHI2,'0','0','1');
A(1) <= ((NOT RegReset AND D(1).PIN AND reureg/CA_7_and0001)
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND 
	reureg/CAWritten(1))
	OR (NOT RegReset AND N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	N_PZ_954 AND A(1))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND 
	reureg/IncMode(1) AND N_PZ_954 AND A(1))
	OR (NOT RegReset AND NOT N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	A(0) AND NOT reureg/IncMode(1) AND N_PZ_954 AND NOT A(1))
	OR (NOT RegReset AND NOT N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	NOT A(0) AND NOT reureg/IncMode(1) AND N_PZ_954 AND A(1)));
A(1) <= A_I(1) when A_OE(1) = '1' else 'Z';
A_OE(1) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A2: FTCPE port map (A_I(2),A_T(2),NOT PHI2,'0','0','1');
A_T(2) <= ((RegReset AND A(2))
	OR (NOT D(2).PIN AND reureg/CA_7_and0001 AND A(2))
	OR (NOT RegReset AND D(2).PIN AND reureg/CA_7_and0001 AND 
	NOT A(2))
	OR (NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND A(2) AND 
	NOT reureg/CAWritten(2))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND 
	NOT A(2) AND reureg/CAWritten(2))
	OR (NOT RegReset AND NOT N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	A(0) AND NOT reureg/IncMode(1) AND N_PZ_954 AND A(1)));
A(2) <= A_I(2) when A_OE(2) = '1' else 'Z';
A_OE(2) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A3: FTCPE port map (A_I(3),A_T(3),NOT PHI2,'0','0','1');
A_T(3) <= ((RegReset AND A(3))
	OR (NOT D(3).PIN AND reureg/CA_7_and0001 AND A(3))
	OR (NOT RegReset AND D(3).PIN AND reureg/CA_7_and0001 AND 
	NOT A(3))
	OR (NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND A(3) AND 
	NOT reureg/CAWritten(3))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND 
	NOT A(3) AND reureg/CAWritten(3))
	OR (NOT RegReset AND NOT N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	A(0) AND NOT reureg/IncMode(1) AND N_PZ_954 AND A(1) AND A(2)));
A(3) <= A_I(3) when A_OE(3) = '1' else 'Z';
A_OE(3) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A4: FTCPE port map (A_I(4),A_T(4),NOT PHI2,'0','0','1');
A_T(4) <= ((RegReset AND A(4))
	OR (NOT D(4).PIN AND reureg/CA_7_and0001 AND A(4))
	OR (NOT RegReset AND D(4).PIN AND reureg/CA_7_and0001 AND 
	NOT A(4))
	OR (NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND A(4) AND 
	NOT reureg/CAWritten(4))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND 
	NOT A(4) AND reureg/CAWritten(4))
	OR (NOT RegReset AND NOT N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	A(0) AND NOT reureg/IncMode(1) AND N_PZ_954 AND A(1) AND A(2) AND 
	A(3)));
A(4) <= A_I(4) when A_OE(4) = '1' else 'Z';
A_OE(4) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A5: FTCPE port map (A_I(5),A_T(5),NOT PHI2,'0','0','1');
A_T(5) <= ((RegReset AND A(5))
	OR (NOT D(5).PIN AND reureg/CA_7_and0001 AND A(5))
	OR (NOT RegReset AND D(5).PIN AND reureg/CA_7_and0001 AND 
	NOT A(5))
	OR (NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND A(5) AND 
	NOT reureg/CAWritten(5))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND 
	NOT A(5) AND reureg/CAWritten(5))
	OR (NOT RegReset AND NOT N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	A(0) AND NOT reureg/IncMode(1) AND N_PZ_954 AND A(1) AND A(2) AND 
	A(3) AND A(4)));
A(5) <= A_I(5) when A_OE(5) = '1' else 'Z';
A_OE(5) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A6: FTCPE port map (A_I(6),A_T(6),NOT PHI2,'0','0','1');
A_T(6) <= ((RegReset AND A(6))
	OR (NOT D(6).PIN AND reureg/CA_7_and0001 AND A(6))
	OR (NOT RegReset AND D(6).PIN AND reureg/CA_7_and0001 AND 
	NOT A(6))
	OR (NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND A(6) AND 
	NOT reureg/CAWritten(6))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND 
	NOT A(6) AND reureg/CAWritten(6))
	OR (NOT RegReset AND NOT N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	A(0) AND NOT reureg/IncMode(1) AND N_PZ_954 AND A(1) AND A(2) AND 
	A(3) AND A(4) AND A(5)));
A(6) <= A_I(6) when A_OE(6) = '1' else 'Z';
A_OE(6) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A7: FTCPE port map (A_I(7),A_T(7),NOT PHI2,'0','0','1');
A_T(7) <= ((RegReset AND A(7))
	OR (NOT D(7).PIN AND reureg/CA_7_and0001 AND A(7))
	OR (NOT RegReset AND D(7).PIN AND reureg/CA_7_and0001 AND 
	NOT A(7))
	OR (NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND A(7) AND 
	NOT reureg/CAWritten(7))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND NOT N_PZ_954 AND 
	NOT A(7) AND reureg/CAWritten(7))
	OR (NOT RegReset AND NOT N_PZ_816 AND NOT reureg/CA_7_and0001 AND 
	A(0) AND NOT reureg/IncMode(1) AND N_PZ_954 AND A(1) AND A(2) AND 
	A(3) AND A(4) AND A(5) AND A(6)));
A(7) <= A_I(7) when A_OE(7) = '1' else 'Z';
A_OE(7) <= (NOT nDMA AND BA AND PHI2);

FDCPE_A8: FDCPE port map (A_I(8),A(8),NOT PHI2,'0','0','1');
A(8) <= ((D(0).PIN AND NOT RegReset AND N_PZ_1010)
	OR (NOT RegReset AND reureg/CAWritten(8) AND N_PZ_990)
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	A(8) AND NOT reureg/CA_15_and0000)
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	NOT A(8) AND reureg/CA_15_and0000));
A(8) <= A_I(8) when A_OE(8) = '1' else 'Z';
A_OE(8) <= (NOT nDMA AND BA AND PHI2);

FDCPE_A9: FDCPE port map (A_I(9),A(9),NOT PHI2,'0','0','1');
A(9) <= ((NOT RegReset AND D(1).PIN AND N_PZ_1010)
	OR (NOT RegReset AND N_PZ_990 AND reureg/CAWritten(9))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	NOT reureg/CA_15_and0000 AND A(9))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	A(8) AND reureg/CA_15_and0000 AND NOT A(9))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	NOT A(8) AND reureg/CA_15_and0000 AND A(9)));
A(9) <= A_I(9) when A_OE(9) = '1' else 'Z';
A_OE(9) <= (NOT nDMA AND BA AND PHI2);

FDCPE_A10: FDCPE port map (A_I(10),A(10),NOT PHI2,'0','0','1');
A(10) <= ((NOT RegReset AND D(2).PIN AND N_PZ_1010)
	OR (NOT RegReset AND N_PZ_990 AND reureg/CAWritten(10))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	NOT reureg/CA_15_and0000 AND A(10))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	NOT A(8) AND reureg/CA_15_and0000 AND A(10))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	reureg/CA_15_and0000 AND A(10) AND NOT A(9))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	A(8) AND reureg/CA_15_and0000 AND NOT A(10) AND A(9)));
A(10) <= A_I(10) when A_OE(10) = '1' else 'Z';
A_OE(10) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A11: FTCPE port map (A_I(11),A_T(11),NOT PHI2,'0','0','1');
A_T(11) <= ((RegReset AND A(11))
	OR (NOT D(3).PIN AND N_PZ_1010 AND A(11))
	OR (N_PZ_990 AND A(11) AND NOT reureg/CAWritten(11))
	OR (NOT RegReset AND D(3).PIN AND N_PZ_1010 AND NOT A(11))
	OR (NOT RegReset AND N_PZ_990 AND NOT A(11) AND 
	reureg/CAWritten(11))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	A(8) AND reureg/CA_15_and0000 AND A(10) AND A(9)));
A(11) <= A_I(11) when A_OE(11) = '1' else 'Z';
A_OE(11) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A12: FTCPE port map (A_I(12),A_T(12),NOT PHI2,'0','0','1');
A_T(12) <= ((RegReset AND A(12))
	OR (NOT D(4).PIN AND N_PZ_1010 AND A(12))
	OR (N_PZ_990 AND A(12) AND NOT reureg/CAWritten(12))
	OR (NOT RegReset AND D(4).PIN AND N_PZ_1010 AND NOT A(12))
	OR (NOT RegReset AND N_PZ_990 AND NOT A(12) AND 
	reureg/CAWritten(12))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	A(8) AND reureg/CA_15_and0000 AND A(10) AND A(9) AND A(11)));
A(12) <= A_I(12) when A_OE(12) = '1' else 'Z';
A_OE(12) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A13: FTCPE port map (A_I(13),A_T(13),NOT PHI2,'0','0','1');
A_T(13) <= ((RegReset AND A(13))
	OR (NOT D(5).PIN AND N_PZ_1010 AND A(13))
	OR (N_PZ_990 AND A(13) AND NOT reureg/CAWritten(13))
	OR (NOT RegReset AND D(5).PIN AND N_PZ_1010 AND NOT A(13))
	OR (NOT RegReset AND N_PZ_990 AND NOT A(13) AND 
	reureg/CAWritten(13))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	A(8) AND reureg/CA_15_and0000 AND A(10) AND A(9) AND A(11) AND 
	A(12)));
A(13) <= A_I(13) when A_OE(13) = '1' else 'Z';
A_OE(13) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A14: FTCPE port map (A_I(14),A_T(14),NOT PHI2,'0','0','1');
A_T(14) <= ((RegReset AND A(14))
	OR (NOT D(6).PIN AND N_PZ_1010 AND A(14))
	OR (N_PZ_990 AND A(14) AND NOT reureg/CAWritten(14))
	OR (NOT RegReset AND D(6).PIN AND N_PZ_1010 AND NOT A(14))
	OR (NOT RegReset AND N_PZ_990 AND NOT A(14) AND 
	reureg/CAWritten(14))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	A(8) AND reureg/CA_15_and0000 AND A(10) AND A(9) AND A(11) AND 
	A(12) AND A(13)));
A(14) <= A_I(14) when A_OE(14) = '1' else 'Z';
A_OE(14) <= (NOT nDMA AND BA AND PHI2);

FTCPE_A15: FTCPE port map (A_I(15),A_T(15),NOT PHI2,'0','0','1');
A_T(15) <= ((RegReset AND A(15))
	OR (NOT D(7).PIN AND N_PZ_1010 AND A(15))
	OR (N_PZ_990 AND A(15) AND NOT reureg/CAWritten(15))
	OR (NOT RegReset AND D(7).PIN AND N_PZ_1010 AND NOT A(15))
	OR (NOT RegReset AND N_PZ_990 AND NOT A(15) AND 
	reureg/CAWritten(15))
	OR (NOT RegReset AND NOT reureg/CA_7_and0001 AND N_PZ_954 AND 
	A(8) AND reureg/CA_15_and0000 AND A(10) AND A(9) AND A(11) AND 
	A(12) AND A(13) AND A(14)));
A(15) <= A_I(15) when A_OE(15) = '1' else 'Z';
A_OE(15) <= (NOT nDMA AND BA AND PHI2);


DOE_MC.GLB <= ((nDMA AND nWE.PIN AND NOT nIO2 AND PHI2)
	OR (NOT nDMA AND BA AND PHI2 AND NOT nWE));


Length1 <= (reureg/Length(0) AND NOT reureg/Length(1) AND 
	NOT reureg/Length(2) AND NOT reureg/Length(3) AND NOT reureg/Length(4) AND 
	NOT reureg/Length(5) AND NOT reureg/Length(6) AND NOT reureg/Length(8) AND 
	NOT reureg/Length(7) AND NOT reureg/Length(10) AND NOT reureg/Length(9) AND 
	NOT reureg/Length(11) AND NOT reureg/Length(12) AND NOT reureg/Length(13) AND 
	NOT reureg/Length(14) AND NOT reureg/Length(15));


N_PZ_1010 <= (nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	NOT A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2);


N_PZ_1017 <= (NOT RegReset AND N_PZ_823)
	XOR (NOT RegReset AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND N_PZ_823 AND 
	NOT N_PZ_1010);


N_PZ_1099 <= (REUA(0) AND NOT reureg/IncMode(0) AND N_PZ_833 AND 
	REUA(1) AND REUA(2) AND REUA(3) AND REUA(4) AND REUA(5) AND 
	REUA(6) AND REUA(7));


N_PZ_816 <= ((nDMA)
	OR (NOT BA)
	OR (XferType(0) AND NOT XferType(1) AND NOT RAMWR)
	OR (dmaseq/DMAr AND dmaseq/BAr AND NOT dmaseq/Equalr AND 
	NOT XferType(0) AND NOT XferType(1)));


N_PZ_823 <= ((NOT reureg/LengthWritten_15_and0000 AND NOT N_PZ_949)
	OR (nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2));


N_PZ_833 <= ((NOT XferType(0) AND NOT N_PZ_816)
	OR (NOT XferType(1) AND NOT N_PZ_816)
	OR (dmaseq/DMAr AND dmaseq/BAr AND XferType(0) AND 
	XferType(1)));


N_PZ_949 <= (NOT nDMA AND dmaseq/XferEnd8 AND reureg/AutoloadEN);


N_PZ_953 <= (NOT N_PZ_949 AND NOT reureg/REUAWritten_15_and0000);


N_PZ_954 <= (NOT N_PZ_949 AND NOT N_PZ_1010);


N_PZ_955 <= ((NOT N_PZ_823)
	OR (nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2));


N_PZ_958 <= (NOT N_PZ_949 AND NOT reureg/REUAWritten_7_and0000);


N_PZ_990 <= ((N_PZ_949 AND NOT N_PZ_1010)
	OR (NOT N_PZ_1010 AND reureg/CA_7_and0001));

FDCPE_RA0: FDCPE port map (RA(0),RA_D(0),C8M,'0','0','1');
RA_D(0) <= ((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1) AND REUA(0))
	OR (NOT ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND REUA(9)));

FDCPE_RA1: FDCPE port map (RA(1),RA_D(1),C8M,'0','0','1');
RA_D(1) <= ((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1) AND REUA(1))
	OR (NOT ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND REUA(10)));

FDCPE_RA2: FDCPE port map (RA(2),RA_D(2),C8M,'0','0','1');
RA_D(2) <= ((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1) AND REUA(2))
	OR (NOT ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND REUA(11)));

FDCPE_RA3: FDCPE port map (RA(3),RA_D(3),C8M,'0','0','1');
RA_D(3) <= ((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1) AND REUA(3))
	OR (NOT ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND REUA(12)));

FDCPE_RA4: FDCPE port map (RA(4),RA_D(4),C8M,'0','0','1');
RA_D(4) <= ((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1) AND REUA(4))
	OR (NOT ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND REUA(13)));

FDCPE_RA5: FDCPE port map (RA(5),RA_D(5),C8M,'0','0','1');
RA_D(5) <= NOT (((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1) AND NOT REUA(5))
	OR (NOT ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND NOT REUA(14))));

FDCPE_RA6: FDCPE port map (RA(6),RA_D(6),C8M,'0','0','1');
RA_D(6) <= ((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1) AND REUA(6))
	OR (NOT ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND REUA(15)));

FDCPE_RA7: FDCPE port map (RA(7),RA_D(7),C8M,'0','0','1');
RA_D(7) <= ((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1) AND REUA(7))
	OR (NOT ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND REUA(16)));

FDCPE_RA8: FDCPE port map (RA(8),RA_D(8),C8M,'0','0','1');
RA_D(8) <= ((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1) AND REUA(8))
	OR (NOT ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND REUA(17)));

FDCPE_RA9: FDCPE port map (RA(9),RA_D(9),C8M,'0','0','1');
RA_D(9) <= NOT (((NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1))
	OR (NOT ram/S(2) AND NOT ram/S(1) AND NOT REUA(18))));

FDCPE_RAMRD: FDCPE port map (RAMRD,RAMRD_D,NOT PHI2,'0','0','1');
RAMRD_D <= NOT (((XferType(0) AND XferType(1))
	OR (nDMA AND NOT reureg/Execute8 AND NOT reureg/Execute1)
	OR (NOT nDMA AND dmaseq/XferEnd8 AND NOT dmaseq/nRESETr_0)
	OR (NOT nDMA AND dmaseq/XferEnd8 AND NOT XferType(0))
	OR (NOT nDMA AND dmaseq/XferEnd8 AND BA)
	OR (NOT nDMA AND XferType(0) AND BA AND RAMRD)
	OR (NOT nDMA AND dmaseq/nRESETr_0 AND XferType(0) AND NOT BA AND 
	NOT RAMRD)));

FDCPE_RAMWR: FDCPE port map (RAMWR,RAMWR_D,NOT PHI2,'0','0','1');
RAMWR_D <= ((NOT nDMA AND XferType(0) AND XferType(1))
	OR (NOT nDMA AND NOT dmaseq/XferEnd8 AND XferType(0) AND 
	NOT XferType(1) AND BA AND NOT RAMWR)
	OR (NOT nDMA AND dmaseq/nRESETr_0 AND XferType(0) AND 
	NOT XferType(1) AND NOT BA AND RAMWR));

FDCPE_RD0: FDCPE port map (RD_I(0),D(0).PIN,NOT PHI2,'0','0','1');
RD(0) <= RD_I(0) when ram/RDOE_MC.GLB = '1' else 'Z';

FDCPE_RD1: FDCPE port map (RD_I(1),D(1).PIN,NOT PHI2,'0','0','1');
RD(1) <= RD_I(1) when ram/RDOE_MC.GLB = '1' else 'Z';

FDCPE_RD2: FDCPE port map (RD_I(2),D(2).PIN,NOT PHI2,'0','0','1');
RD(2) <= RD_I(2) when ram/RDOE_MC.GLB = '1' else 'Z';

FDCPE_RD3: FDCPE port map (RD_I(3),D(3).PIN,NOT PHI2,'0','0','1');
RD(3) <= RD_I(3) when ram/RDOE_MC.GLB = '1' else 'Z';

FDCPE_RD4: FDCPE port map (RD_I(4),D(4).PIN,NOT PHI2,'0','0','1');
RD(4) <= RD_I(4) when ram/RDOE_MC.GLB = '1' else 'Z';

FDCPE_RD5: FDCPE port map (RD_I(5),D(5).PIN,NOT PHI2,'0','0','1');
RD(5) <= RD_I(5) when ram/RDOE_MC.GLB = '1' else 'Z';

FDCPE_RD6: FDCPE port map (RD_I(6),D(6).PIN,NOT PHI2,'0','0','1');
RD(6) <= RD_I(6) when ram/RDOE_MC.GLB = '1' else 'Z';

FDCPE_RD7: FDCPE port map (RD_I(7),D(7).PIN,NOT PHI2,'0','0','1');
RD(7) <= RD_I(7) when ram/RDOE_MC.GLB = '1' else 'Z';

FDCPE_REUA0: FDCPE port map (REUA(0),REUA_D(0),NOT PHI2,'0','0','1');
REUA_D(0) <= ((D(0).PIN AND NOT RegReset AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	NOT N_PZ_953 AND reureg/REUAWritten(0))
	OR (NOT RegReset AND REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND reureg/IncMode(0) AND N_PZ_953)
	OR (NOT RegReset AND REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND N_PZ_953 AND NOT N_PZ_833)
	OR (NOT RegReset AND NOT REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND NOT reureg/IncMode(0) AND N_PZ_953 AND N_PZ_833));

FDCPE_REUA1: FDCPE port map (REUA(1),REUA_D(1),NOT PHI2,'0','0','1');
REUA_D(1) <= ((NOT RegReset AND D(1).PIN AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	NOT N_PZ_953 AND reureg/REUAWritten(1))
	OR (NOT RegReset AND NOT REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND N_PZ_953 AND REUA(1))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	reureg/IncMode(0) AND N_PZ_953 AND REUA(1))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND NOT N_PZ_833 AND REUA(1))
	OR (NOT RegReset AND REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND NOT reureg/IncMode(0) AND N_PZ_953 AND N_PZ_833 AND 
	NOT REUA(1)));

FTCPE_REUA2: FTCPE port map (REUA(2),REUA_T(2),NOT PHI2,'0','0','1');
REUA_T(2) <= ((RegReset AND REUA(2))
	OR (NOT D(2).PIN AND reureg/REUAWritten_7_and0000 AND 
	REUA(2))
	OR (NOT RegReset AND D(2).PIN AND 
	reureg/REUAWritten_7_and0000 AND NOT REUA(2))
	OR (NOT reureg/REUAWritten_7_and0000 AND NOT N_PZ_953 AND 
	REUA(2) AND NOT reureg/REUAWritten(2))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	NOT N_PZ_953 AND NOT REUA(2) AND reureg/REUAWritten(2))
	OR (NOT RegReset AND REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND NOT reureg/IncMode(0) AND N_PZ_953 AND N_PZ_833 AND 
	REUA(1)));

FTCPE_REUA3: FTCPE port map (REUA(3),REUA_T(3),NOT PHI2,'0','0','1');
REUA_T(3) <= ((RegReset AND REUA(3))
	OR (NOT D(3).PIN AND reureg/REUAWritten_7_and0000 AND 
	REUA(3))
	OR (NOT RegReset AND D(3).PIN AND 
	reureg/REUAWritten_7_and0000 AND NOT REUA(3))
	OR (NOT reureg/REUAWritten_7_and0000 AND NOT N_PZ_953 AND 
	REUA(3) AND NOT reureg/REUAWritten(3))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	NOT N_PZ_953 AND NOT REUA(3) AND reureg/REUAWritten(3))
	OR (NOT RegReset AND REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND NOT reureg/IncMode(0) AND N_PZ_953 AND N_PZ_833 AND 
	REUA(1) AND REUA(2)));

FTCPE_REUA4: FTCPE port map (REUA(4),REUA_T(4),NOT PHI2,'0','0','1');
REUA_T(4) <= ((RegReset AND REUA(4))
	OR (NOT D(4).PIN AND reureg/REUAWritten_7_and0000 AND 
	REUA(4))
	OR (NOT RegReset AND D(4).PIN AND 
	reureg/REUAWritten_7_and0000 AND NOT REUA(4))
	OR (NOT reureg/REUAWritten_7_and0000 AND NOT N_PZ_953 AND 
	REUA(4) AND NOT reureg/REUAWritten(4))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	NOT N_PZ_953 AND NOT REUA(4) AND reureg/REUAWritten(4))
	OR (NOT RegReset AND REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND NOT reureg/IncMode(0) AND N_PZ_953 AND N_PZ_833 AND 
	REUA(1) AND REUA(2) AND REUA(3)));

FTCPE_REUA5: FTCPE port map (REUA(5),REUA_T(5),NOT PHI2,'0','0','1');
REUA_T(5) <= ((RegReset AND REUA(5))
	OR (NOT D(5).PIN AND reureg/REUAWritten_7_and0000 AND 
	REUA(5))
	OR (NOT RegReset AND D(5).PIN AND 
	reureg/REUAWritten_7_and0000 AND NOT REUA(5))
	OR (NOT reureg/REUAWritten_7_and0000 AND NOT N_PZ_953 AND 
	REUA(5) AND NOT reureg/REUAWritten(5))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	NOT N_PZ_953 AND NOT REUA(5) AND reureg/REUAWritten(5))
	OR (NOT RegReset AND REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND NOT reureg/IncMode(0) AND N_PZ_953 AND N_PZ_833 AND 
	REUA(1) AND REUA(2) AND REUA(3) AND REUA(4)));

FTCPE_REUA6: FTCPE port map (REUA(6),REUA_T(6),NOT PHI2,'0','0','1');
REUA_T(6) <= ((RegReset AND REUA(6))
	OR (NOT D(6).PIN AND reureg/REUAWritten_7_and0000 AND 
	REUA(6))
	OR (NOT RegReset AND D(6).PIN AND 
	reureg/REUAWritten_7_and0000 AND NOT REUA(6))
	OR (NOT reureg/REUAWritten_7_and0000 AND NOT N_PZ_953 AND 
	REUA(6) AND NOT reureg/REUAWritten(6))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	NOT N_PZ_953 AND NOT REUA(6) AND reureg/REUAWritten(6))
	OR (NOT RegReset AND REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND NOT reureg/IncMode(0) AND N_PZ_953 AND N_PZ_833 AND 
	REUA(1) AND REUA(2) AND REUA(3) AND REUA(4) AND REUA(5)));

FTCPE_REUA7: FTCPE port map (REUA(7),REUA_T(7),NOT PHI2,'0','0','1');
REUA_T(7) <= ((RegReset AND REUA(7))
	OR (NOT D(7).PIN AND reureg/REUAWritten_7_and0000 AND 
	REUA(7))
	OR (NOT RegReset AND D(7).PIN AND 
	reureg/REUAWritten_7_and0000 AND NOT REUA(7))
	OR (NOT reureg/REUAWritten_7_and0000 AND NOT N_PZ_953 AND 
	REUA(7) AND NOT reureg/REUAWritten(7))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	NOT N_PZ_953 AND NOT REUA(7) AND reureg/REUAWritten(7))
	OR (NOT RegReset AND REUA(0) AND 
	NOT reureg/REUAWritten_7_and0000 AND NOT reureg/IncMode(0) AND N_PZ_953 AND N_PZ_833 AND 
	REUA(1) AND REUA(2) AND REUA(3) AND REUA(4) AND REUA(5) AND 
	REUA(6)));

FDCPE_REUA8: FDCPE port map (REUA(8),REUA_D(8),NOT PHI2,'0','0','1');
REUA_D(8) <= ((D(0).PIN AND NOT RegReset AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	NOT N_PZ_958 AND reureg/REUAWritten(8))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND REUA(8) AND NOT N_PZ_1099)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND NOT REUA(8) AND N_PZ_1099));

FDCPE_REUA9: FDCPE port map (REUA(9),REUA_D(9),NOT PHI2,'0','0','1');
REUA_D(9) <= ((NOT RegReset AND D(1).PIN AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	reureg/REUAWritten(9) AND NOT N_PZ_958)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND REUA(9) AND NOT N_PZ_1099)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND REUA(9) AND NOT REUA(8) AND N_PZ_1099)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND NOT REUA(9) AND REUA(8) AND N_PZ_1099));

FDCPE_REUA10: FDCPE port map (REUA(10),REUA_D(10),NOT PHI2,'0','0','1');
REUA_D(10) <= ((NOT RegReset AND D(2).PIN AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	NOT N_PZ_958 AND reureg/REUAWritten(10))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND NOT N_PZ_1099 AND REUA(10))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND NOT REUA(9) AND N_PZ_1099 AND REUA(10))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND NOT REUA(8) AND N_PZ_1099 AND REUA(10))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND REUA(9) AND REUA(8) AND N_PZ_1099 AND NOT REUA(10)));

FTCPE_REUA11: FTCPE port map (REUA(11),REUA_T(11),NOT PHI2,'0','0','1');
REUA_T(11) <= ((RegReset AND REUA(11))
	OR (NOT D(3).PIN AND reureg/REUAWritten_15_and0000 AND 
	REUA(11))
	OR (NOT RegReset AND D(3).PIN AND 
	reureg/REUAWritten_15_and0000 AND NOT REUA(11))
	OR (NOT reureg/REUAWritten_15_and0000 AND NOT N_PZ_958 AND 
	REUA(11) AND NOT reureg/REUAWritten(11))
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	NOT N_PZ_958 AND NOT REUA(11) AND reureg/REUAWritten(11))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND REUA(9) AND REUA(8) AND N_PZ_1099 AND REUA(10)));

FTCPE_REUA12: FTCPE port map (REUA(12),REUA_T(12),NOT PHI2,'0','0','1');
REUA_T(12) <= ((RegReset AND REUA(12))
	OR (NOT D(4).PIN AND reureg/REUAWritten_15_and0000 AND 
	REUA(12))
	OR (NOT RegReset AND D(4).PIN AND 
	reureg/REUAWritten_15_and0000 AND NOT REUA(12))
	OR (NOT reureg/REUAWritten_15_and0000 AND NOT N_PZ_958 AND 
	REUA(12) AND NOT reureg/REUAWritten(12))
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	NOT N_PZ_958 AND NOT REUA(12) AND reureg/REUAWritten(12))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND REUA(9) AND REUA(8) AND N_PZ_1099 AND REUA(10) AND 
	REUA(11)));

FTCPE_REUA13: FTCPE port map (REUA(13),REUA_T(13),NOT PHI2,'0','0','1');
REUA_T(13) <= ((RegReset AND REUA(13))
	OR (NOT D(5).PIN AND reureg/REUAWritten_15_and0000 AND 
	REUA(13))
	OR (NOT RegReset AND D(5).PIN AND 
	reureg/REUAWritten_15_and0000 AND NOT REUA(13))
	OR (NOT reureg/REUAWritten_15_and0000 AND NOT N_PZ_958 AND 
	REUA(13) AND NOT reureg/REUAWritten(13))
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	NOT N_PZ_958 AND NOT REUA(13) AND reureg/REUAWritten(13))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND REUA(9) AND REUA(8) AND N_PZ_1099 AND REUA(10) AND 
	REUA(11) AND REUA(12)));

FTCPE_REUA14: FTCPE port map (REUA(14),REUA_T(14),NOT PHI2,'0','0','1');
REUA_T(14) <= ((RegReset AND REUA(14))
	OR (NOT D(6).PIN AND reureg/REUAWritten_15_and0000 AND 
	REUA(14))
	OR (NOT RegReset AND D(6).PIN AND 
	reureg/REUAWritten_15_and0000 AND NOT REUA(14))
	OR (NOT reureg/REUAWritten_15_and0000 AND NOT N_PZ_958 AND 
	REUA(14) AND NOT reureg/REUAWritten(14))
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	NOT N_PZ_958 AND NOT REUA(14) AND reureg/REUAWritten(14))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND REUA(9) AND REUA(8) AND N_PZ_1099 AND REUA(10) AND 
	REUA(11) AND REUA(12) AND REUA(13)));

FTCPE_REUA15: FTCPE port map (REUA(15),REUA_T(15),NOT PHI2,'0','0','1');
REUA_T(15) <= ((RegReset AND REUA(15))
	OR (NOT D(7).PIN AND reureg/REUAWritten_15_and0000 AND 
	REUA(15))
	OR (NOT RegReset AND D(7).PIN AND 
	reureg/REUAWritten_15_and0000 AND NOT REUA(15))
	OR (NOT reureg/REUAWritten_15_and0000 AND NOT N_PZ_958 AND 
	REUA(15) AND NOT reureg/REUAWritten(15))
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	NOT N_PZ_958 AND NOT REUA(15) AND reureg/REUAWritten(15))
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	N_PZ_953 AND REUA(9) AND REUA(8) AND N_PZ_1099 AND REUA(10) AND 
	REUA(11) AND REUA(12) AND REUA(13) AND REUA(14)));

FTCPE_REUA16: FTCPE port map (REUA(16),REUA_T(16),NOT PHI2,'0','0','1');
REUA_T(16) <= ((RegReset AND REUA(16))
	OR (NOT D(0).PIN AND REUA(16) AND 
	reureg/REUAWritten_18_and0000)
	OR (D(0).PIN AND NOT RegReset AND NOT REUA(16) AND 
	reureg/REUAWritten_18_and0000)
	OR (N_PZ_949 AND REUA(16) AND 
	NOT reureg/REUAWritten_18_and0000 AND NOT reureg/REUAWritten(16))
	OR (NOT RegReset AND N_PZ_949 AND NOT REUA(16) AND 
	NOT reureg/REUAWritten_18_and0000 AND reureg/REUAWritten(16))
	OR (NOT RegReset AND NOT N_PZ_949 AND REUA(9) AND REUA(8) AND 
	N_PZ_1099 AND REUA(10) AND REUA(11) AND REUA(12) AND REUA(13) AND 
	REUA(14) AND REUA(15) AND NOT reureg/REUAWritten_18_and0000));

FTCPE_REUA17: FTCPE port map (REUA(17),REUA_T(17),NOT PHI2,'0','0','1');
REUA_T(17) <= ((RegReset AND REUA(17))
	OR (NOT D(1).PIN AND reureg/REUAWritten_18_and0000 AND 
	REUA(17))
	OR (NOT RegReset AND D(1).PIN AND 
	reureg/REUAWritten_18_and0000 AND NOT REUA(17))
	OR (N_PZ_949 AND NOT reureg/REUAWritten_18_and0000 AND 
	REUA(17) AND NOT reureg/REUAWritten(17))
	OR (NOT RegReset AND N_PZ_949 AND 
	NOT reureg/REUAWritten_18_and0000 AND NOT REUA(17) AND reureg/REUAWritten(17))
	OR (NOT RegReset AND NOT N_PZ_949 AND REUA(9) AND REUA(8) AND 
	N_PZ_1099 AND REUA(10) AND REUA(11) AND REUA(12) AND REUA(13) AND 
	REUA(14) AND REUA(15) AND REUA(16) AND 
	NOT reureg/REUAWritten_18_and0000));

FTCPE_REUA18: FTCPE port map (REUA(18),REUA_T(18),NOT PHI2,'0','0','1');
REUA_T(18) <= ((RegReset AND REUA(18))
	OR (NOT D(2).PIN AND reureg/REUAWritten_18_and0000 AND 
	REUA(18))
	OR (NOT RegReset AND D(2).PIN AND 
	reureg/REUAWritten_18_and0000 AND NOT REUA(18))
	OR (N_PZ_949 AND NOT reureg/REUAWritten_18_and0000 AND 
	REUA(18) AND NOT reureg/REUAWritten(18))
	OR (NOT RegReset AND N_PZ_949 AND 
	NOT reureg/REUAWritten_18_and0000 AND NOT REUA(18) AND reureg/REUAWritten(18))
	OR (NOT RegReset AND NOT N_PZ_949 AND REUA(9) AND REUA(8) AND 
	N_PZ_1099 AND REUA(10) AND REUA(11) AND REUA(12) AND REUA(13) AND 
	REUA(14) AND REUA(15) AND REUA(16) AND 
	NOT reureg/REUAWritten_18_and0000 AND REUA(17)));


RegReset <= ((nDMA AND NOT dmaseq/nRESETr_0)
	OR (nDMA AND dmaseq/DMAr AND NOT dmaseq/nRESETr(1)));


XferType(0) <= NOT reureg/XferType(0)
	XOR ((D(0).PIN AND nDMA AND NOT reureg/XferType(0) AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2)
	OR (NOT D(0).PIN AND nDMA AND reureg/XferType(0) AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2));


XferType(1) <= NOT reureg/XferType(1)
	XOR ((nDMA AND D(1).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/XferType(1))
	OR (nDMA AND NOT D(1).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/XferType(1)));


_cmp_eq0000 <= ((D(0).PIN AND NOT ram/RDD(0))
	OR (NOT D(0).PIN AND ram/RDD(0))
	OR (D(1).PIN AND NOT ram/RDD(1))
	OR (NOT D(1).PIN AND ram/RDD(1))
	OR (D(2).PIN AND NOT ram/RDD(2))
	OR (NOT D(2).PIN AND ram/RDD(2))
	OR (D(3).PIN AND NOT ram/RDD(3))
	OR (NOT D(3).PIN AND ram/RDD(3))
	OR (D(4).PIN AND NOT ram/RDD(4))
	OR (NOT D(4).PIN AND ram/RDD(4))
	OR (D(5).PIN AND NOT ram/RDD(5))
	OR (NOT D(5).PIN AND ram/RDD(5))
	OR (D(6).PIN AND NOT ram/RDD(6))
	OR (NOT D(6).PIN AND ram/RDD(6))
	OR (D(7).PIN AND NOT ram/RDD(7))
	OR (NOT D(7).PIN AND ram/RDD(7)));

FDCPE_dmaseq/BAr: FDCPE port map (dmaseq/BAr,BA,NOT PHI2,'0','0','1');

FDCPE_dmaseq/DMAr: FDCPE port map (dmaseq/DMAr,NOT nDMA,NOT PHI2,'0','0','1');

FDCPE_dmaseq/Equalr: FDCPE port map (dmaseq/Equalr,NOT _cmp_eq0000,NOT PHI2,'0','0','1');


dmaseq/XferEnd8 <= ((NOT dmaseq/nRESETr_0)
	OR (NOT XferType(0) AND BA AND Length1)
	OR (XferType(1) AND BA AND Length1)
	OR (BA AND RAMWR AND Length1)
	OR (dmaseq/DMAr AND dmaseq/BAr AND NOT dmaseq/Equalr AND 
	NOT XferType(0) AND NOT XferType(1)));

FDCPE_dmaseq/nRESETr1: FDCPE port map (dmaseq/nRESETr(1),dmaseq/nRESETr_0,NOT PHI2,'0','0','1');

FDCPE_dmaseq/nRESETr_0: FDCPE port map (dmaseq/nRESETr_0,nRESET,NOT PHI2,'0','0','1');

FDCPE_nCAS: FDCPE port map (nCAS,nCAS_D,C8M,'0','0','1');
nCAS_D <= NOT (((ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1))
	OR (NOT ram/S(2) AND ram/S(0) AND NOT ram/S(1))));

FDCPE_nDMA: FDCPE port map (nDMA,nDMA_D,NOT PHI2,'0','0','1');
nDMA_D <= ((NOT nDMA AND dmaseq/XferEnd8)
	OR (nDMA AND NOT reureg/Execute8 AND NOT reureg/Execute1));


nIRQ <= NOT (((reureg/EndOfBlock AND reureg/EndOfBlockMask AND 
	reureg/IntEnable)
	OR (reureg/IntEnable AND reureg/Fault AND 
	reureg/VerifyErrMask)));

FDCPE_nRAS: FDCPE port map (nRAS,nRAS_D,C8M,'0','0','1');
nRAS_D <= NOT (((ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1))
	OR (NOT ram/S(2) AND ram/S(0) AND ram/S(1))
	OR (NOT ram/S(0) AND NOT ram/S(1) AND RAMWR AND ram/InitDone)
	OR (NOT ram/S(0) AND NOT ram/S(1) AND ram/InitDone AND RAMRD)));

FDCPE_nRWE: FDCPE port map (nRWE,nRWE_D,C8M,'0','0','1');
nRWE_D <= NOT (((NOT ram/S(2) AND ram/S(0) AND ram/S(1))
	OR (ram/S(2) AND NOT ram/S(0) AND NOT ram/S(1) AND NOT ram/InitDone)
	OR (NOT ram/S(2) AND ram/S(0) AND RAMWR AND ram/InitDone)));

FDCPE_nWE: FDCPE port map (nWE_I,nWE,NOT PHI2,'0','0','1');
nWE <= NOT ((NOT nDMA AND dmaseq/XferEnd8)
	XOR ((nDMA AND NOT XferType(0) AND XferType(1))
	OR (nDMA AND NOT reureg/Execute8 AND NOT reureg/Execute1)
	OR (NOT dmaseq/XferEnd8 AND NOT XferType(0) AND XferType(1))
	OR (NOT nDMA AND NOT dmaseq/XferEnd8 AND XferType(0) AND 
	NOT XferType(1) AND BA AND nWE)
	OR (NOT nDMA AND dmaseq/XferEnd8 AND dmaseq/nRESETr_0 AND 
	XferType(0) AND NOT XferType(1) AND NOT BA AND nWE)
	OR (NOT nDMA AND NOT dmaseq/XferEnd8 AND dmaseq/nRESETr_0 AND 
	XferType(0) AND NOT XferType(1) AND NOT BA AND NOT nWE)));
nWE <= nWE_I when nWE_OE = '1' else 'Z';
nWE_OE <= (NOT nDMA AND BA AND PHI2);

FTCPE_ram/InitDone: FTCPE port map (ram/InitDone,ram/InitDone_T,C8M,'0','0','1');
ram/InitDone_T <= (ram/S(2) AND ram/S(0) AND ram/S(1) AND NOT ram/InitDone);

FDCPE_ram/PHI2r0: FDCPE port map (ram/PHI2r(0),PHI2,NOT C8M,'0','0','1');

FDCPE_ram/PHI2r1: FDCPE port map (ram/PHI2r(1),ram/PHI2r(0),C8M,'0','0','1');

FDCPE_ram/PORDone: FDCPE port map (ram/PORDone,ram/PORDone_D,C8M,'0','0','1');
ram/PORDone_D <= NOT ((NOT ram/PORDone AND NOT ram/nRESETr));

FDCPE_ram/RDD0: FDCPE port map (ram/RDD(0),RD(0).PIN,C8M,'0','0',NOT ram/S(2));

FDCPE_ram/RDD1: FDCPE port map (ram/RDD(1),RD(1).PIN,C8M,'0','0',NOT ram/S(2));

FDCPE_ram/RDD2: FDCPE port map (ram/RDD(2),RD(2).PIN,C8M,'0','0',NOT ram/S(2));

FDCPE_ram/RDD3: FDCPE port map (ram/RDD(3),RD(3).PIN,C8M,'0','0',NOT ram/S(2));

FDCPE_ram/RDD4: FDCPE port map (ram/RDD(4),RD(4).PIN,C8M,'0','0',NOT ram/S(2));

FDCPE_ram/RDD5: FDCPE port map (ram/RDD(5),RD(5).PIN,C8M,'0','0',NOT ram/S(2));

FDCPE_ram/RDD6: FDCPE port map (ram/RDD(6),RD(6).PIN,C8M,'0','0',NOT ram/S(2));

FDCPE_ram/RDD7: FDCPE port map (ram/RDD(7),RD(7).PIN,C8M,'0','0',NOT ram/S(2));

FDCPE_ram/RDOE_MC.GLB: FDCPE port map (ram/RDOE_MC.GLB,ram/RDOE_MC.GLB_D,C8M,'0','0','1');
ram/RDOE_MC.GLB_D <= (NOT ram/S(2) AND NOT ram/S(1));

FDCPE_ram/S0: FDCPE port map (ram/S(0),ram/S_D(0),C8M,'0','0','1');
ram/S_D(0) <= ((ram/S(2) AND NOT ram/S(0) AND ram/PORDone)
	OR (NOT ram/S(0) AND ram/PORDone AND ram/S(1))
	OR (NOT ram/S(0) AND ram/PORDone AND NOT ram/PHI2r(0) AND 
	ram/PHI2r(1)));

FDCPE_ram/S1: FDCPE port map (ram/S(1),ram/S_D(1),C8M,'0','0','1');
ram/S_D(1) <= ((ram/S(0) AND ram/PORDone AND NOT ram/S(1))
	OR (NOT ram/S(0) AND ram/PORDone AND ram/S(1)));

FTCPE_ram/S2: FTCPE port map (ram/S(2),ram/S_T(2),C8M,'0','0','1');
ram/S_T(2) <= ((ram/S(2) AND NOT ram/PORDone)
	OR (ram/S(0) AND ram/PORDone AND ram/S(1)));

FDCPE_ram/nRESETr: FDCPE port map (ram/nRESETr,nRESET,C8M,'0','0','1');

FTCPE_reureg/AutoloadEN: FTCPE port map (reureg/AutoloadEN,reureg/AutoloadEN_T,NOT PHI2,'0','0','1');
reureg/AutoloadEN_T <= ((RegReset AND reureg/AutoloadEN)
	OR (nDMA AND NOT D(5).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/AutoloadEN)
	OR (NOT RegReset AND nDMA AND D(5).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND NOT reureg/AutoloadEN));


D(0) <= NOT (((NOT nDMA AND NOT ram/RDD(0))
	OR (nDMA AND NOT reureg/XferType(0) AND NOT A(4).PIN AND NOT A(3).PIN AND 
	NOT A(2).PIN AND NOT A(1).PIN)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(0).PIN AND NOT A(0))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(1).PIN AND 
	NOT A(0).PIN AND NOT REUA(0))
	OR (nDMA AND NOT A(4).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND 
	NOT A(0).PIN AND NOT reureg/Length(8))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT reureg/Length(0))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND NOT A(0).PIN AND NOT REUA(16))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT REUA(8))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT A(8))));
D(0) <= D_I(0) when DOE_MC.GLB = '1' else 'Z';FDCPE_reureg/CAWritten0: FDCPE port map (reureg/CAWritten(0),D(0).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(0));
reureg/CAWritten_CE(0) <= (NOT RegReset AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);


D(1) <= NOT (((NOT nDMA AND NOT ram/RDD(1))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT reureg/XferType(1))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(0).PIN AND NOT A(1))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(1).PIN AND 
	NOT A(0).PIN AND NOT REUA(1))
	OR (nDMA AND NOT A(4).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND 
	NOT A(0).PIN AND NOT reureg/Length(9))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT reureg/Length(1))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND NOT A(0).PIN AND NOT REUA(17))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT REUA(9))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT A(9))));
D(1) <= D_I(1) when DOE_MC.GLB = '1' else 'Z';FDCPE_reureg/CAWritten1: FDCPE port map (reureg/CAWritten(1),D(1).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(1));
reureg/CAWritten_CE(1) <= (NOT RegReset AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FDCPE_reureg/CAWritten2: FDCPE port map (reureg/CAWritten(2),D(2).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(2));
reureg/CAWritten_CE(2) <= (NOT RegReset AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FDCPE_reureg/CAWritten3: FDCPE port map (reureg/CAWritten(3),D(3).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(3));
reureg/CAWritten_CE(3) <= (NOT RegReset AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FDCPE_reureg/CAWritten4: FDCPE port map (reureg/CAWritten(4),D(4).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(4));
reureg/CAWritten_CE(4) <= (NOT RegReset AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FDCPE_reureg/CAWritten5: FDCPE port map (reureg/CAWritten(5),D(5).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(5));
reureg/CAWritten_CE(5) <= (NOT RegReset AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FDCPE_reureg/CAWritten6: FDCPE port map (reureg/CAWritten(6),D(6).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(6));
reureg/CAWritten_CE(6) <= (NOT RegReset AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FDCPE_reureg/CAWritten7: FDCPE port map (reureg/CAWritten(7),D(7).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(7));
reureg/CAWritten_CE(7) <= (NOT RegReset AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FDCPE_reureg/CAWritten8: FDCPE port map (reureg/CAWritten(8),D(0).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(8));
reureg/CAWritten_CE(8) <= (NOT RegReset AND N_PZ_1010);

FDCPE_reureg/CAWritten9: FDCPE port map (reureg/CAWritten(9),D(1).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(9));
reureg/CAWritten_CE(9) <= (NOT RegReset AND N_PZ_1010);


D(2) <= NOT (((NOT nDMA AND NOT ram/RDD(2))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT reureg/DF01Reserved32_0)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(0).PIN AND NOT A(2))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(1).PIN AND 
	NOT A(0).PIN AND NOT REUA(2))
	OR (nDMA AND NOT A(4).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND 
	NOT A(0).PIN AND NOT reureg/Length(10))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT reureg/Length(2))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND NOT A(0).PIN AND NOT REUA(18))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT REUA(10))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT A(10))));
D(2) <= D_I(2) when DOE_MC.GLB = '1' else 'Z';FDCPE_reureg/CAWritten10: FDCPE port map (reureg/CAWritten(10),D(2).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(10));
reureg/CAWritten_CE(10) <= (NOT RegReset AND N_PZ_1010);


D(3) <= NOT (((NOT nDMA AND NOT ram/RDD(3))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT reureg/DF01Reserved32_1)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(0).PIN AND NOT A(3))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(1).PIN AND 
	NOT A(0).PIN AND NOT REUA(3))
	OR (nDMA AND NOT A(4).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND 
	NOT A(0).PIN AND NOT reureg/Length(11))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT reureg/Length(3))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT REUA(11))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT A(11))));
D(3) <= D_I(3) when DOE_MC.GLB = '1' else 'Z';FDCPE_reureg/CAWritten11: FDCPE port map (reureg/CAWritten(11),D(3).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(11));
reureg/CAWritten_CE(11) <= (NOT RegReset AND N_PZ_1010);


D(4) <= NOT (((NOT nDMA AND NOT ram/RDD(4))
	OR (nDMA AND NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT reureg/Length(12))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT reureg/Length(4))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT REUA(12))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT REUA(4))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT A(12))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND NOT A(0).PIN AND NOT A(4))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND reureg/FF00DecodeEN)));
D(4) <= D_I(4) when DOE_MC.GLB = '1' else 'Z';FDCPE_reureg/CAWritten12: FDCPE port map (reureg/CAWritten(12),D(4).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(12));
reureg/CAWritten_CE(12) <= (NOT RegReset AND N_PZ_1010);


D(5) <= NOT (((NOT nDMA AND NOT ram/RDD(5))
	OR (nDMA AND NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT reureg/VerifyErrMask)
	OR (nDMA AND NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT reureg/Length(13))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT reureg/Length(5))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT REUA(13))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT REUA(5))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT A(13))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND NOT A(0).PIN AND NOT A(5))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT reureg/AutoloadEN)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT reureg/Fault)));
D(5) <= D_I(5) when DOE_MC.GLB = '1' else 'Z';FDCPE_reureg/CAWritten13: FDCPE port map (reureg/CAWritten(13),D(5).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(13));
reureg/CAWritten_CE(13) <= (NOT RegReset AND N_PZ_1010);


D(6) <= NOT (((NOT nDMA AND NOT ram/RDD(6))
	OR (nDMA AND NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND NOT A(0).PIN AND NOT reureg/IncMode(0))
	OR (nDMA AND NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT reureg/EndOfBlockMask)
	OR (nDMA AND NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT reureg/Length(14))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT reureg/Length(6))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT REUA(14))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT REUA(6))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT A(14))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND NOT A(0).PIN AND NOT A(6))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT reureg/DF01Reserved6)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT reureg/EndOfBlock)));
D(6) <= D_I(6) when DOE_MC.GLB = '1' else 'Z';FDCPE_reureg/CAWritten14: FDCPE port map (reureg/CAWritten(14),D(6).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(14));
reureg/CAWritten_CE(14) <= (NOT RegReset AND N_PZ_1010);


D(7) <= NOT (((NOT nDMA AND NOT ram/RDD(7))
	OR (nDMA AND NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND NOT A(0).PIN AND NOT reureg/IncMode(1))
	OR (nDMA AND NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT reureg/IntEnable)
	OR (nDMA AND NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT reureg/Length(15))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT reureg/Length(7))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT REUA(15))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT REUA(7))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND A(0).PIN AND NOT A(15))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	A(1).PIN AND NOT A(0).PIN AND NOT A(7))
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND A(0).PIN AND NOT reureg/ExecuteEN)
	OR (nDMA AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND NOT reureg/IntPending)));
D(7) <= D_I(7) when DOE_MC.GLB = '1' else 'Z';FDCPE_reureg/CAWritten15: FDCPE port map (reureg/CAWritten(15),D(7).PIN,NOT PHI2,'0','0',reureg/CAWritten_CE(15));
reureg/CAWritten_CE(15) <= (NOT RegReset AND N_PZ_1010);


reureg/CA_15_and0000 <= (NOT N_PZ_816 AND A(0) AND NOT reureg/IncMode(1) AND A(1) AND 
	A(2) AND A(3) AND A(4) AND A(5) AND A(6) AND A(7));


reureg/CA_7_and0001 <= (nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FTCPE_reureg/DF01Reserved32_0: FTCPE port map (reureg/DF01Reserved32_0,reureg/DF01Reserved32_0_T,NOT PHI2,'0','0','1');
reureg/DF01Reserved32_0_T <= ((RegReset AND reureg/DF01Reserved32_0)
	OR (nDMA AND NOT D(2).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/DF01Reserved32_0)
	OR (NOT RegReset AND nDMA AND D(2).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND NOT reureg/DF01Reserved32_0));

FTCPE_reureg/DF01Reserved32_1: FTCPE port map (reureg/DF01Reserved32_1,reureg/DF01Reserved32_1_T,NOT PHI2,'0','0','1');
reureg/DF01Reserved32_1_T <= ((RegReset AND reureg/DF01Reserved32_1)
	OR (nDMA AND NOT D(3).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/DF01Reserved32_1)
	OR (NOT RegReset AND nDMA AND D(3).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND NOT reureg/DF01Reserved32_1));

FTCPE_reureg/DF01Reserved6: FTCPE port map (reureg/DF01Reserved6,reureg/DF01Reserved6_T,NOT PHI2,'0','0','1');
reureg/DF01Reserved6_T <= ((RegReset AND reureg/DF01Reserved6)
	OR (nDMA AND NOT D(6).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/DF01Reserved6)
	OR (NOT RegReset AND nDMA AND D(6).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND NOT reureg/DF01Reserved6));

FTCPE_reureg/EndOfBlockMask: FTCPE port map (reureg/EndOfBlockMask,reureg/EndOfBlockMask_T,NOT PHI2,'0','0','1');
reureg/EndOfBlockMask_T <= ((RegReset AND reureg/EndOfBlockMask)
	OR (nDMA AND NOT D(6).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/EndOfBlockMask)
	OR (NOT RegReset AND nDMA AND D(6).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND NOT reureg/EndOfBlockMask));

FTCPE_reureg/EndOfBlock: FTCPE port map (reureg/EndOfBlock,reureg/EndOfBlock_T,NOT PHI2,'0','0','1');
reureg/EndOfBlock_T <= ((RegReset AND reureg/EndOfBlock)
	OR (NOT RegReset AND NOT nDMA AND Length1 AND NOT reureg/EndOfBlock)
	OR (nDMA AND nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	NOT A(2).PIN AND NOT A(1).PIN AND NOT A(0).PIN AND NOT nIO2 AND reureg/EndOfBlock));


reureg/Execute1 <= (NOT nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND 
	NOT A(1).PIN AND NOT A(0).PIN AND A(9).PIN AND A(8).PIN AND A(15).PIN AND 
	A(14).PIN AND A(13).PIN AND A(12).PIN AND A(11).PIN AND A(10).PIN AND 
	NOT A(6).PIN AND NOT A(5).PIN AND NOT A(7).PIN AND reureg/ExecuteEN AND 
	reureg/FF00DecodeEN);


reureg/Execute8 <= (nDMA AND D(4).PIN AND D(7).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2);

FTCPE_reureg/ExecuteEN: FTCPE port map (reureg/ExecuteEN,reureg/ExecuteEN_T,NOT PHI2,'0','0','1');
reureg/ExecuteEN_T <= ((RegReset AND reureg/ExecuteEN)
	OR (NOT nDMA AND dmaseq/XferEnd8 AND reureg/ExecuteEN)
	OR (nDMA AND NOT D(7).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/ExecuteEN)
	OR (NOT RegReset AND nDMA AND D(7).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND NOT reureg/ExecuteEN));

FTCPE_reureg/FF00DecodeEN: FTCPE port map (reureg/FF00DecodeEN,reureg/FF00DecodeEN_T,NOT PHI2,'0','0','1');
reureg/FF00DecodeEN_T <= ((RegReset AND reureg/FF00DecodeEN)
	OR (NOT nDMA AND dmaseq/XferEnd8 AND reureg/FF00DecodeEN)
	OR (nDMA AND D(4).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/FF00DecodeEN)
	OR (NOT RegReset AND nDMA AND NOT D(4).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND NOT reureg/FF00DecodeEN));

FTCPE_reureg/Fault: FTCPE port map (reureg/Fault,reureg/Fault_T,NOT PHI2,'0','0','1');
reureg/Fault_T <= ((RegReset AND reureg/Fault)
	OR (NOT RegReset AND NOT nDMA AND _cmp_eq0000 AND NOT XferType(0) AND 
	NOT XferType(1) AND BA AND NOT reureg/Fault)
	OR (nDMA AND nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	NOT A(2).PIN AND NOT A(1).PIN AND NOT A(0).PIN AND NOT nIO2 AND reureg/Fault));

FTCPE_reureg/IncMode0: FTCPE port map (reureg/IncMode(0),reureg/IncMode_T(0),NOT PHI2,'0','0','1');
reureg/IncMode_T(0) <= ((RegReset AND reureg/IncMode(0))
	OR (nDMA AND NOT D(6).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2 AND 
	reureg/IncMode(0))
	OR (NOT RegReset AND nDMA AND D(6).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND 
	NOT nIO2 AND NOT reureg/IncMode(0)));

FTCPE_reureg/IncMode1: FTCPE port map (reureg/IncMode(1),reureg/IncMode_T(1),NOT PHI2,'0','0','1');
reureg/IncMode_T(1) <= ((RegReset AND reureg/IncMode(1))
	OR (nDMA AND NOT D(7).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2 AND 
	reureg/IncMode(1))
	OR (NOT RegReset AND nDMA AND D(7).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND 
	NOT nIO2 AND NOT reureg/IncMode(1)));

FTCPE_reureg/IntEnable: FTCPE port map (reureg/IntEnable,reureg/IntEnable_T,NOT PHI2,'0','0','1');
reureg/IntEnable_T <= ((RegReset AND reureg/IntEnable)
	OR (nDMA AND NOT D(7).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/IntEnable)
	OR (NOT RegReset AND nDMA AND D(7).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND NOT reureg/IntEnable));

FTCPE_reureg/IntPending: FTCPE port map (reureg/IntPending,reureg/IntPending_T,NOT PHI2,'0','0','1');
reureg/IntPending_T <= ((RegReset AND reureg/IntPending)
	OR (NOT RegReset AND NOT nDMA AND Length1 AND NOT reureg/IntPending)
	OR (NOT RegReset AND NOT nDMA AND _cmp_eq0000 AND NOT XferType(0) AND 
	NOT XferType(1) AND BA AND NOT reureg/IntPending)
	OR (nDMA AND nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	NOT A(2).PIN AND NOT A(1).PIN AND NOT A(0).PIN AND NOT nIO2 AND reureg/IntPending));

FTCPE_reureg/Length0: FTCPE port map (reureg/Length(0),reureg/Length_T(0),NOT PHI2,'0','0','1');
reureg/Length_T(0) <= ((RegReset AND NOT reureg/Length(0))
	OR (NOT reureg/Length(0) AND reureg/LengthWritten(0) AND 
	NOT N_PZ_823)
	OR (NOT RegReset AND reureg/Length(0) AND 
	NOT reureg/LengthWritten(0) AND NOT N_PZ_823)
	OR (NOT RegReset AND NOT Length1 AND 
	NOT reureg/LengthWritten_15_and0000 AND NOT N_PZ_949 AND NOT N_PZ_816)
	OR (D(0).PIN AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/Length(0))
	OR (NOT D(0).PIN AND NOT RegReset AND nDMA AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/Length(0)));

FTCPE_reureg/Length1: FTCPE port map (reureg/Length(1),reureg/Length_T(1),NOT PHI2,'0','0','1');
reureg/Length_T(1) <= ((RegReset AND NOT reureg/Length(1))
	OR (NOT N_PZ_823 AND NOT reureg/Length(1) AND 
	reureg/LengthWritten(1))
	OR (NOT RegReset AND NOT N_PZ_823 AND reureg/Length(1) AND 
	NOT reureg/LengthWritten(1))
	OR (NOT RegReset AND NOT Length1 AND NOT reureg/Length(0) AND 
	NOT reureg/LengthWritten_15_and0000 AND NOT N_PZ_949 AND NOT N_PZ_816)
	OR (nDMA AND D(1).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/Length(1))
	OR (NOT RegReset AND nDMA AND NOT D(1).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/Length(1)));

FTCPE_reureg/Length2: FTCPE port map (reureg/Length(2),reureg/Length_T(2),NOT PHI2,'0','0','1');
reureg/Length_T(2) <= ((RegReset AND NOT reureg/Length(2))
	OR (NOT N_PZ_823 AND NOT reureg/Length(2) AND 
	reureg/LengthWritten(2))
	OR (NOT RegReset AND NOT N_PZ_823 AND reureg/Length(2) AND 
	NOT reureg/LengthWritten(2))
	OR (NOT RegReset AND NOT Length1 AND NOT reureg/Length(0) AND 
	NOT reureg/LengthWritten_15_and0000 AND NOT N_PZ_949 AND NOT N_PZ_816 AND NOT reureg/Length(1))
	OR (nDMA AND D(2).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/Length(2))
	OR (NOT RegReset AND nDMA AND NOT D(2).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/Length(2)));

FTCPE_reureg/Length3: FTCPE port map (reureg/Length(3),reureg/Length_T(3),NOT PHI2,'0','0','1');
reureg/Length_T(3) <= ((RegReset AND NOT reureg/Length(3))
	OR (NOT N_PZ_823 AND NOT reureg/Length(3) AND 
	reureg/LengthWritten(3))
	OR (NOT RegReset AND NOT N_PZ_823 AND reureg/Length(3) AND 
	NOT reureg/LengthWritten(3))
	OR (NOT RegReset AND NOT Length1 AND NOT reureg/Length(0) AND 
	NOT reureg/LengthWritten_15_and0000 AND NOT N_PZ_949 AND NOT N_PZ_816 AND NOT reureg/Length(1) AND 
	NOT reureg/Length(2))
	OR (nDMA AND D(3).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/Length(3))
	OR (NOT RegReset AND nDMA AND NOT D(3).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/Length(3)));

FTCPE_reureg/Length4: FTCPE port map (reureg/Length(4),reureg/Length_T(4),NOT PHI2,'0','0','1');
reureg/Length_T(4) <= ((RegReset AND NOT reureg/Length(4))
	OR (NOT N_PZ_823 AND NOT reureg/Length(4) AND 
	reureg/LengthWritten(4))
	OR (NOT RegReset AND NOT N_PZ_823 AND reureg/Length(4) AND 
	NOT reureg/LengthWritten(4))
	OR (NOT RegReset AND NOT Length1 AND NOT reureg/Length(0) AND 
	NOT reureg/LengthWritten_15_and0000 AND NOT N_PZ_949 AND NOT N_PZ_816 AND NOT reureg/Length(1) AND 
	NOT reureg/Length(2) AND NOT reureg/Length(3))
	OR (nDMA AND D(4).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/Length(4))
	OR (NOT RegReset AND nDMA AND NOT D(4).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/Length(4)));

FTCPE_reureg/Length5: FTCPE port map (reureg/Length(5),reureg/Length_T(5),NOT PHI2,'0','0','1');
reureg/Length_T(5) <= ((RegReset AND NOT reureg/Length(5))
	OR (NOT N_PZ_823 AND NOT reureg/Length(5) AND 
	reureg/LengthWritten(5))
	OR (NOT RegReset AND NOT N_PZ_823 AND reureg/Length(5) AND 
	NOT reureg/LengthWritten(5))
	OR (NOT RegReset AND NOT Length1 AND NOT reureg/Length(0) AND 
	NOT reureg/LengthWritten_15_and0000 AND NOT N_PZ_949 AND NOT N_PZ_816 AND NOT reureg/Length(1) AND 
	NOT reureg/Length(2) AND NOT reureg/Length(3) AND NOT reureg/Length(4))
	OR (nDMA AND D(5).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/Length(5))
	OR (NOT RegReset AND nDMA AND NOT D(5).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/Length(5)));

FTCPE_reureg/Length6: FTCPE port map (reureg/Length(6),reureg/Length_T(6),NOT PHI2,'0','0','1');
reureg/Length_T(6) <= ((RegReset AND NOT reureg/Length(6))
	OR (NOT N_PZ_823 AND NOT reureg/Length(6) AND 
	reureg/LengthWritten(6))
	OR (NOT RegReset AND NOT N_PZ_823 AND reureg/Length(6) AND 
	NOT reureg/LengthWritten(6))
	OR (nDMA AND D(6).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/Length(6))
	OR (NOT RegReset AND nDMA AND NOT D(6).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/Length(6))
	OR (NOT RegReset AND NOT Length1 AND NOT reureg/Length(0) AND 
	NOT reureg/LengthWritten_15_and0000 AND NOT N_PZ_949 AND NOT N_PZ_816 AND NOT reureg/Length(1) AND 
	NOT reureg/Length(2) AND NOT reureg/Length(3) AND NOT reureg/Length(4) AND 
	NOT reureg/Length(5)));

FTCPE_reureg/Length7: FTCPE port map (reureg/Length(7),reureg/Length_T(7),NOT PHI2,'0','0','1');
reureg/Length_T(7) <= ((RegReset AND NOT reureg/Length(7))
	OR (NOT N_PZ_823 AND NOT reureg/Length(7) AND 
	reureg/LengthWritten(7))
	OR (NOT RegReset AND NOT N_PZ_823 AND reureg/Length(7) AND 
	NOT reureg/LengthWritten(7))
	OR (nDMA AND D(7).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/Length(7))
	OR (NOT RegReset AND nDMA AND NOT D(7).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/Length(7))
	OR (NOT RegReset AND NOT Length1 AND NOT reureg/Length(0) AND 
	NOT reureg/LengthWritten_15_and0000 AND NOT N_PZ_949 AND NOT N_PZ_816 AND NOT reureg/Length(1) AND 
	NOT reureg/Length(2) AND NOT reureg/Length(3) AND NOT reureg/Length(4) AND 
	NOT reureg/Length(5) AND NOT reureg/Length(6)));

FTCPE_reureg/Length8: FTCPE port map (reureg/Length(8),reureg/Length_T(8),NOT PHI2,'0','0','1');
reureg/Length_T(8) <= ((RegReset AND NOT reureg/Length(8))
	OR (D(0).PIN AND reureg/LengthWritten_15_and0000 AND 
	NOT reureg/Length(8))
	OR (NOT D(0).PIN AND NOT RegReset AND 
	reureg/LengthWritten_15_and0000 AND reureg/Length(8))
	OR (NOT reureg/LengthWritten_15_and0000 AND 
	NOT reureg/Length(8) AND reureg/LengthWritten(8) AND N_PZ_955)
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	reureg/Length(8) AND NOT reureg/LengthWritten(8) AND N_PZ_955)
	OR (NOT Length1 AND NOT reureg/Length(0) AND NOT N_PZ_816 AND 
	NOT reureg/Length(1) AND NOT reureg/Length(2) AND NOT reureg/Length(3) AND 
	NOT reureg/Length(4) AND NOT reureg/Length(5) AND NOT reureg/Length(6) AND 
	NOT reureg/Length(7) AND N_PZ_1017));

FTCPE_reureg/Length9: FTCPE port map (reureg/Length(9),reureg/Length_T(9),NOT PHI2,'0','0','1');
reureg/Length_T(9) <= ((RegReset AND NOT reureg/Length(9))
	OR (D(1).PIN AND reureg/LengthWritten_15_and0000 AND 
	NOT reureg/Length(9))
	OR (NOT RegReset AND NOT D(1).PIN AND 
	reureg/LengthWritten_15_and0000 AND reureg/Length(9))
	OR (NOT reureg/LengthWritten_15_and0000 AND N_PZ_955 AND 
	NOT reureg/Length(9) AND reureg/LengthWritten(9))
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	N_PZ_955 AND reureg/Length(9) AND NOT reureg/LengthWritten(9))
	OR (NOT Length1 AND NOT reureg/Length(0) AND NOT N_PZ_816 AND 
	NOT reureg/Length(1) AND NOT reureg/Length(2) AND NOT reureg/Length(3) AND 
	NOT reureg/Length(4) AND NOT reureg/Length(5) AND NOT reureg/Length(6) AND 
	NOT reureg/Length(8) AND NOT reureg/Length(7) AND N_PZ_1017));

FTCPE_reureg/Length10: FTCPE port map (reureg/Length(10),reureg/Length_T(10),NOT PHI2,'0','0','1');
reureg/Length_T(10) <= ((RegReset AND NOT reureg/Length(10))
	OR (D(2).PIN AND reureg/LengthWritten_15_and0000 AND 
	NOT reureg/Length(10))
	OR (NOT RegReset AND NOT D(2).PIN AND 
	reureg/LengthWritten_15_and0000 AND reureg/Length(10))
	OR (NOT reureg/LengthWritten_15_and0000 AND N_PZ_955 AND 
	NOT reureg/Length(10) AND reureg/LengthWritten(10))
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	N_PZ_955 AND reureg/Length(10) AND NOT reureg/LengthWritten(10))
	OR (NOT Length1 AND NOT reureg/Length(0) AND NOT N_PZ_816 AND 
	NOT reureg/Length(1) AND NOT reureg/Length(2) AND NOT reureg/Length(3) AND 
	NOT reureg/Length(4) AND NOT reureg/Length(5) AND NOT reureg/Length(6) AND 
	NOT reureg/Length(8) AND NOT reureg/Length(7) AND N_PZ_1017 AND NOT reureg/Length(9)));

FTCPE_reureg/Length11: FTCPE port map (reureg/Length(11),reureg/Length_T(11),NOT PHI2,'0','0','1');
reureg/Length_T(11) <= ((RegReset AND NOT reureg/Length(11))
	OR (D(3).PIN AND reureg/LengthWritten_15_and0000 AND 
	NOT reureg/Length(11))
	OR (NOT RegReset AND NOT D(3).PIN AND 
	reureg/LengthWritten_15_and0000 AND reureg/Length(11))
	OR (NOT reureg/LengthWritten_15_and0000 AND N_PZ_955 AND 
	NOT reureg/Length(11) AND reureg/LengthWritten(11))
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	N_PZ_955 AND reureg/Length(11) AND NOT reureg/LengthWritten(11))
	OR (NOT Length1 AND NOT reureg/Length(0) AND NOT N_PZ_816 AND 
	NOT reureg/Length(1) AND NOT reureg/Length(2) AND NOT reureg/Length(3) AND 
	NOT reureg/Length(4) AND NOT reureg/Length(5) AND NOT reureg/Length(6) AND 
	NOT reureg/Length(8) AND NOT reureg/Length(7) AND N_PZ_1017 AND NOT reureg/Length(10) AND 
	NOT reureg/Length(9)));

FTCPE_reureg/Length12: FTCPE port map (reureg/Length(12),reureg/Length_T(12),NOT PHI2,'0','0','1');
reureg/Length_T(12) <= ((RegReset AND NOT reureg/Length(12))
	OR (D(4).PIN AND reureg/LengthWritten_15_and0000 AND 
	NOT reureg/Length(12))
	OR (NOT RegReset AND NOT D(4).PIN AND 
	reureg/LengthWritten_15_and0000 AND reureg/Length(12))
	OR (NOT reureg/LengthWritten_15_and0000 AND N_PZ_955 AND 
	NOT reureg/Length(12) AND reureg/LengthWritten(12))
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	N_PZ_955 AND reureg/Length(12) AND NOT reureg/LengthWritten(12))
	OR (NOT Length1 AND NOT reureg/Length(0) AND NOT N_PZ_816 AND 
	NOT reureg/Length(1) AND NOT reureg/Length(2) AND NOT reureg/Length(3) AND 
	NOT reureg/Length(4) AND NOT reureg/Length(5) AND NOT reureg/Length(6) AND 
	NOT reureg/Length(8) AND NOT reureg/Length(7) AND N_PZ_1017 AND NOT reureg/Length(10) AND 
	NOT reureg/Length(9) AND NOT reureg/Length(11)));

FTCPE_reureg/Length13: FTCPE port map (reureg/Length(13),reureg/Length_T(13),NOT PHI2,'0','0','1');
reureg/Length_T(13) <= ((RegReset AND NOT reureg/Length(13))
	OR (D(5).PIN AND reureg/LengthWritten_15_and0000 AND 
	NOT reureg/Length(13))
	OR (NOT RegReset AND NOT D(5).PIN AND 
	reureg/LengthWritten_15_and0000 AND reureg/Length(13))
	OR (NOT reureg/LengthWritten_15_and0000 AND N_PZ_955 AND 
	NOT reureg/Length(13) AND reureg/LengthWritten(13))
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	N_PZ_955 AND reureg/Length(13) AND NOT reureg/LengthWritten(13))
	OR (NOT Length1 AND NOT reureg/Length(0) AND NOT N_PZ_816 AND 
	NOT reureg/Length(1) AND NOT reureg/Length(2) AND NOT reureg/Length(3) AND 
	NOT reureg/Length(4) AND NOT reureg/Length(5) AND NOT reureg/Length(6) AND 
	NOT reureg/Length(8) AND NOT reureg/Length(7) AND N_PZ_1017 AND NOT reureg/Length(10) AND 
	NOT reureg/Length(9) AND NOT reureg/Length(11) AND NOT reureg/Length(12)));

FTCPE_reureg/Length14: FTCPE port map (reureg/Length(14),reureg/Length_T(14),NOT PHI2,'0','0','1');
reureg/Length_T(14) <= ((RegReset AND NOT reureg/Length(14))
	OR (D(6).PIN AND reureg/LengthWritten_15_and0000 AND 
	NOT reureg/Length(14))
	OR (NOT RegReset AND NOT D(6).PIN AND 
	reureg/LengthWritten_15_and0000 AND reureg/Length(14))
	OR (NOT reureg/LengthWritten_15_and0000 AND N_PZ_955 AND 
	NOT reureg/Length(14) AND reureg/LengthWritten(14))
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	N_PZ_955 AND reureg/Length(14) AND NOT reureg/LengthWritten(14))
	OR (NOT Length1 AND NOT reureg/Length(0) AND NOT N_PZ_816 AND 
	NOT reureg/Length(1) AND NOT reureg/Length(2) AND NOT reureg/Length(3) AND 
	NOT reureg/Length(4) AND NOT reureg/Length(5) AND NOT reureg/Length(6) AND 
	NOT reureg/Length(8) AND NOT reureg/Length(7) AND N_PZ_1017 AND NOT reureg/Length(10) AND 
	NOT reureg/Length(9) AND NOT reureg/Length(11) AND NOT reureg/Length(12) AND 
	NOT reureg/Length(13)));

FTCPE_reureg/Length15: FTCPE port map (reureg/Length(15),reureg/Length_T(15),NOT PHI2,'0','0','1');
reureg/Length_T(15) <= ((RegReset AND NOT reureg/Length(15))
	OR (D(7).PIN AND reureg/LengthWritten_15_and0000 AND 
	NOT reureg/Length(15))
	OR (NOT RegReset AND NOT D(7).PIN AND 
	reureg/LengthWritten_15_and0000 AND reureg/Length(15))
	OR (NOT reureg/LengthWritten_15_and0000 AND N_PZ_955 AND 
	NOT reureg/Length(15) AND reureg/LengthWritten(15))
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	N_PZ_955 AND reureg/Length(15) AND NOT reureg/LengthWritten(15))
	OR (NOT reureg/Length(0) AND NOT N_PZ_816 AND NOT reureg/Length(1) AND 
	NOT reureg/Length(2) AND NOT reureg/Length(3) AND NOT reureg/Length(4) AND 
	NOT reureg/Length(5) AND NOT reureg/Length(6) AND NOT reureg/Length(8) AND 
	NOT reureg/Length(7) AND N_PZ_1017 AND NOT reureg/Length(10) AND NOT reureg/Length(9) AND 
	NOT reureg/Length(11) AND NOT reureg/Length(12) AND NOT reureg/Length(13) AND 
	NOT reureg/Length(14)));

FTCPE_reureg/LengthWritten0: FTCPE port map (reureg/LengthWritten(0),reureg/LengthWritten_T(0),NOT PHI2,'0','0','1');
reureg/LengthWritten_T(0) <= ((RegReset AND NOT reureg/LengthWritten(0))
	OR (D(0).PIN AND nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/LengthWritten(0))
	OR (NOT D(0).PIN AND NOT RegReset AND nDMA AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/LengthWritten(0)));

FTCPE_reureg/LengthWritten1: FTCPE port map (reureg/LengthWritten(1),reureg/LengthWritten_T(1),NOT PHI2,'0','0','1');
reureg/LengthWritten_T(1) <= ((RegReset AND NOT reureg/LengthWritten(1))
	OR (nDMA AND D(1).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/LengthWritten(1))
	OR (NOT RegReset AND nDMA AND NOT D(1).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/LengthWritten(1)));

FTCPE_reureg/LengthWritten2: FTCPE port map (reureg/LengthWritten(2),reureg/LengthWritten_T(2),NOT PHI2,'0','0','1');
reureg/LengthWritten_T(2) <= ((RegReset AND NOT reureg/LengthWritten(2))
	OR (nDMA AND D(2).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/LengthWritten(2))
	OR (NOT RegReset AND nDMA AND NOT D(2).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/LengthWritten(2)));

FTCPE_reureg/LengthWritten3: FTCPE port map (reureg/LengthWritten(3),reureg/LengthWritten_T(3),NOT PHI2,'0','0','1');
reureg/LengthWritten_T(3) <= ((RegReset AND NOT reureg/LengthWritten(3))
	OR (nDMA AND D(3).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/LengthWritten(3))
	OR (NOT RegReset AND nDMA AND NOT D(3).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/LengthWritten(3)));

FTCPE_reureg/LengthWritten4: FTCPE port map (reureg/LengthWritten(4),reureg/LengthWritten_T(4),NOT PHI2,'0','0','1');
reureg/LengthWritten_T(4) <= ((RegReset AND NOT reureg/LengthWritten(4))
	OR (nDMA AND D(4).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/LengthWritten(4))
	OR (NOT RegReset AND nDMA AND NOT D(4).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/LengthWritten(4)));

FTCPE_reureg/LengthWritten5: FTCPE port map (reureg/LengthWritten(5),reureg/LengthWritten_T(5),NOT PHI2,'0','0','1');
reureg/LengthWritten_T(5) <= ((RegReset AND NOT reureg/LengthWritten(5))
	OR (nDMA AND D(5).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/LengthWritten(5))
	OR (NOT RegReset AND nDMA AND NOT D(5).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/LengthWritten(5)));

FTCPE_reureg/LengthWritten6: FTCPE port map (reureg/LengthWritten(6),reureg/LengthWritten_T(6),NOT PHI2,'0','0','1');
reureg/LengthWritten_T(6) <= ((RegReset AND NOT reureg/LengthWritten(6))
	OR (nDMA AND D(6).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/LengthWritten(6))
	OR (NOT RegReset AND nDMA AND NOT D(6).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/LengthWritten(6)));

FTCPE_reureg/LengthWritten7: FTCPE port map (reureg/LengthWritten(7),reureg/LengthWritten_T(7),NOT PHI2,'0','0','1');
reureg/LengthWritten_T(7) <= ((RegReset AND NOT reureg/LengthWritten(7))
	OR (nDMA AND D(7).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	NOT reureg/LengthWritten(7))
	OR (NOT RegReset AND nDMA AND NOT D(7).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND NOT A(3).PIN AND A(2).PIN AND A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND reureg/LengthWritten(7)));

FDCPE_reureg/LengthWritten8: FDCPE port map (reureg/LengthWritten(8),reureg/LengthWritten_D(8),NOT PHI2,'0','0','1');
reureg/LengthWritten_D(8) <= NOT (((NOT D(0).PIN AND NOT RegReset AND 
	reureg/LengthWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	NOT reureg/LengthWritten(8))));

FDCPE_reureg/LengthWritten9: FDCPE port map (reureg/LengthWritten(9),reureg/LengthWritten_D(9),NOT PHI2,'0','0','1');
reureg/LengthWritten_D(9) <= NOT (((NOT RegReset AND NOT D(1).PIN AND 
	reureg/LengthWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	NOT reureg/LengthWritten(9))));

FDCPE_reureg/LengthWritten10: FDCPE port map (reureg/LengthWritten(10),reureg/LengthWritten_D(10),NOT PHI2,'0','0','1');
reureg/LengthWritten_D(10) <= NOT (((NOT RegReset AND NOT D(2).PIN AND 
	reureg/LengthWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	NOT reureg/LengthWritten(10))));

FDCPE_reureg/LengthWritten11: FDCPE port map (reureg/LengthWritten(11),reureg/LengthWritten_D(11),NOT PHI2,'0','0','1');
reureg/LengthWritten_D(11) <= NOT (((NOT RegReset AND NOT D(3).PIN AND 
	reureg/LengthWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	NOT reureg/LengthWritten(11))));

FDCPE_reureg/LengthWritten12: FDCPE port map (reureg/LengthWritten(12),reureg/LengthWritten_D(12),NOT PHI2,'0','0','1');
reureg/LengthWritten_D(12) <= NOT (((NOT RegReset AND NOT D(4).PIN AND 
	reureg/LengthWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	NOT reureg/LengthWritten(12))));

FDCPE_reureg/LengthWritten13: FDCPE port map (reureg/LengthWritten(13),reureg/LengthWritten_D(13),NOT PHI2,'0','0','1');
reureg/LengthWritten_D(13) <= NOT (((NOT RegReset AND NOT D(5).PIN AND 
	reureg/LengthWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	NOT reureg/LengthWritten(13))));

FDCPE_reureg/LengthWritten14: FDCPE port map (reureg/LengthWritten(14),reureg/LengthWritten_D(14),NOT PHI2,'0','0','1');
reureg/LengthWritten_D(14) <= NOT (((NOT RegReset AND NOT D(6).PIN AND 
	reureg/LengthWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	NOT reureg/LengthWritten(14))));

FDCPE_reureg/LengthWritten15: FDCPE port map (reureg/LengthWritten(15),reureg/LengthWritten_D(15),NOT PHI2,'0','0','1');
reureg/LengthWritten_D(15) <= NOT (((NOT RegReset AND NOT D(7).PIN AND 
	reureg/LengthWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/LengthWritten_15_and0000 AND 
	NOT reureg/LengthWritten(15))));


reureg/LengthWritten_15_and0000 <= (nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND A(3).PIN AND 
	NOT A(2).PIN AND NOT A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FDCPE_reureg/REUAWritten0: FDCPE port map (reureg/REUAWritten(0),reureg/REUAWritten_D(0),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(0) <= ((D(0).PIN AND NOT RegReset AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	reureg/REUAWritten(0)));

FDCPE_reureg/REUAWritten1: FDCPE port map (reureg/REUAWritten(1),reureg/REUAWritten_D(1),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(1) <= ((NOT RegReset AND D(1).PIN AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	reureg/REUAWritten(1)));

FDCPE_reureg/REUAWritten2: FDCPE port map (reureg/REUAWritten(2),reureg/REUAWritten_D(2),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(2) <= ((NOT RegReset AND D(2).PIN AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	reureg/REUAWritten(2)));

FDCPE_reureg/REUAWritten3: FDCPE port map (reureg/REUAWritten(3),reureg/REUAWritten_D(3),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(3) <= ((NOT RegReset AND D(3).PIN AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	reureg/REUAWritten(3)));

FDCPE_reureg/REUAWritten4: FDCPE port map (reureg/REUAWritten(4),reureg/REUAWritten_D(4),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(4) <= ((NOT RegReset AND D(4).PIN AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	reureg/REUAWritten(4)));

FDCPE_reureg/REUAWritten5: FDCPE port map (reureg/REUAWritten(5),reureg/REUAWritten_D(5),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(5) <= ((NOT RegReset AND D(5).PIN AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	reureg/REUAWritten(5)));

FDCPE_reureg/REUAWritten6: FDCPE port map (reureg/REUAWritten(6),reureg/REUAWritten_D(6),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(6) <= ((NOT RegReset AND D(6).PIN AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	reureg/REUAWritten(6)));

FDCPE_reureg/REUAWritten7: FDCPE port map (reureg/REUAWritten(7),reureg/REUAWritten_D(7),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(7) <= ((NOT RegReset AND D(7).PIN AND 
	reureg/REUAWritten_7_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_7_and0000 AND 
	reureg/REUAWritten(7)));

FDCPE_reureg/REUAWritten8: FDCPE port map (reureg/REUAWritten(8),reureg/REUAWritten_D(8),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(8) <= ((D(0).PIN AND NOT RegReset AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	reureg/REUAWritten(8)));

FDCPE_reureg/REUAWritten9: FDCPE port map (reureg/REUAWritten(9),reureg/REUAWritten_D(9),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(9) <= ((NOT RegReset AND D(1).PIN AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	reureg/REUAWritten(9)));

FDCPE_reureg/REUAWritten10: FDCPE port map (reureg/REUAWritten(10),reureg/REUAWritten_D(10),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(10) <= ((NOT RegReset AND D(2).PIN AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	reureg/REUAWritten(10)));

FDCPE_reureg/REUAWritten11: FDCPE port map (reureg/REUAWritten(11),reureg/REUAWritten_D(11),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(11) <= ((NOT RegReset AND D(3).PIN AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	reureg/REUAWritten(11)));

FDCPE_reureg/REUAWritten12: FDCPE port map (reureg/REUAWritten(12),reureg/REUAWritten_D(12),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(12) <= ((NOT RegReset AND D(4).PIN AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	reureg/REUAWritten(12)));

FDCPE_reureg/REUAWritten13: FDCPE port map (reureg/REUAWritten(13),reureg/REUAWritten_D(13),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(13) <= ((NOT RegReset AND D(5).PIN AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	reureg/REUAWritten(13)));

FDCPE_reureg/REUAWritten14: FDCPE port map (reureg/REUAWritten(14),reureg/REUAWritten_D(14),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(14) <= ((NOT RegReset AND D(6).PIN AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	reureg/REUAWritten(14)));

FDCPE_reureg/REUAWritten15: FDCPE port map (reureg/REUAWritten(15),reureg/REUAWritten_D(15),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(15) <= ((NOT RegReset AND D(7).PIN AND 
	reureg/REUAWritten_15_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_15_and0000 AND 
	reureg/REUAWritten(15)));

FDCPE_reureg/REUAWritten16: FDCPE port map (reureg/REUAWritten(16),reureg/REUAWritten_D(16),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(16) <= ((D(0).PIN AND NOT RegReset AND 
	reureg/REUAWritten_18_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_18_and0000 AND 
	reureg/REUAWritten(16)));

FDCPE_reureg/REUAWritten17: FDCPE port map (reureg/REUAWritten(17),reureg/REUAWritten_D(17),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(17) <= ((NOT RegReset AND D(1).PIN AND 
	reureg/REUAWritten_18_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_18_and0000 AND 
	reureg/REUAWritten(17)));

FDCPE_reureg/REUAWritten18: FDCPE port map (reureg/REUAWritten(18),reureg/REUAWritten_D(18),NOT PHI2,'0','0','1');
reureg/REUAWritten_D(18) <= ((NOT RegReset AND D(2).PIN AND 
	reureg/REUAWritten_18_and0000)
	OR (NOT RegReset AND NOT reureg/REUAWritten_18_and0000 AND 
	reureg/REUAWritten(18)));


reureg/REUAWritten_15_and0000 <= (nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2);


reureg/REUAWritten_18_and0000 <= (nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	A(2).PIN AND A(1).PIN AND NOT A(0).PIN AND NOT nIO2);


reureg/REUAWritten_7_and0000 <= (nDMA AND NOT nWE.PIN AND NOT A(4).PIN AND NOT A(3).PIN AND 
	A(2).PIN AND NOT A(1).PIN AND NOT A(0).PIN AND NOT nIO2);

FTCPE_reureg/VerifyErrMask: FTCPE port map (reureg/VerifyErrMask,reureg/VerifyErrMask_T,NOT PHI2,'0','0','1');
reureg/VerifyErrMask_T <= ((RegReset AND reureg/VerifyErrMask)
	OR (nDMA AND NOT D(5).PIN AND NOT nWE.PIN AND NOT A(4).PIN AND 
	A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND NOT nIO2 AND 
	reureg/VerifyErrMask)
	OR (NOT RegReset AND nDMA AND D(5).PIN AND NOT nWE.PIN AND 
	NOT A(4).PIN AND A(3).PIN AND NOT A(2).PIN AND NOT A(1).PIN AND A(0).PIN AND 
	NOT nIO2 AND NOT reureg/VerifyErrMask));

FDCPE_reureg/XferType0: FDCPE port map (reureg/XferType(0),reureg/XferType_D(0),NOT PHI2,'0','0','1');
reureg/XferType_D(0) <= (NOT RegReset AND NOT XferType(0));

FDCPE_reureg/XferType1: FDCPE port map (reureg/XferType(1),reureg/XferType_D(1),NOT PHI2,'0','0','1');
reureg/XferType_D(1) <= (NOT RegReset AND NOT XferType(1));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C384-7-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCCIO-UNUSED                  
  2 KPR                              74 KPR                           
  3 KPR                              75 KPR                           
  4 D<3>                             76 KPR                           
  5 D<4>                             77 KPR                           
  6 nRESET                           78 KPR                           
  7 KPR                              79 KPR                           
  8 VCCAUX                           80 KPR                           
  9 D<7>                             81 KPR                           
 10 KPR                              82 KPR                           
 11 KPR                              83 KPR                           
 12 KPR                              84 VCC                           
 13 KPR                              85 KPR                           
 14 KPR                              86 KPR                           
 15 KPR                              87 KPR                           
 16 KPR                              88 KPR                           
 17 KPR                              89 GND                           
 18 KPR                              90 GND                           
 19 RD<7>                            91 KPR                           
 20 RD<6>                            92 KPR                           
 21 RD<5>                            93 VCCIO-UNUSED                  
 22 RD<4>                            94 KPR                           
 23 RD<3>                            95 KPR                           
 24 RD<2>                            96 KPR                           
 25 A<5>                             97 KPR                           
 26 A<6>                             98 KPR                           
 27 VCCIO-1.8                        99 GND                           
 28 A<7>                            100 nIRQ                          
 29 GND                             101 RA<8>                         
 30 C8M                             102 RA<7>                         
 31 KPR                             103 RA<6>                         
 32 PHI2                            104 nRAS                          
 33 nIO2                            105 nDMA                          
 34 RD<1>                           106 nWE                           
 35 RD<0>                           107 A<0>                          
 36 GND                             108 GND                           
 37 VCC                             109 VCCIO-1.8                     
 38 A<15>                           110 A<8>                          
 39 A<14>                           111 A<9>                          
 40 A<13>                           112 RA<0>                         
 41 A<12>                           113 RA<1>                         
 42 A<11>                           114 RA<2>                         
 43 A<10>                           115 RA<3>                         
 44 KPR                             116 nRWE                          
 45 KPR                             117 nCAS                          
 46 KPR                             118 RA<9>                         
 47 GND                             119 RA<4>                         
 48 KPR                             120 RA<5>                         
 49 KPR                             121 KPR                           
 50 KPR                             122 TDO                           
 51 A<4>                            123 GND                           
 52 A<3>                            124 KPR                           
 53 A<2>                            125 KPR                           
 54 A<1>                            126 KPR                           
 55 VCCIO-1.8                       127 VCCIO-1.8                     
 56 KPR                             128 KPR                           
 57 KPR                             129 KPR                           
 58 KPR                             130 KPR                           
 59 KPR                             131 KPR                           
 60 KPR                             132 KPR                           
 61 KPR                             133 KPR                           
 62 GND                             134 KPR                           
 63 TDI                             135 KPR                           
 64 KPR                             136 KPR                           
 65 TMS                             137 D<6>                          
 66 KPR                             138 D<5>                          
 67 TCK                             139 BA                            
 68 KPR                             140 D<2>                          
 69 KPR                             141 VCCIO-1.8                     
 70 KPR                             142 D<1>                          
 71 KPR                             143 D<0>                          
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c384-7-TQ144
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
