# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../dsd_mlp.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" --include "C:/Xilinx/Vivado/2019.1/data/xilinx_vip/include" \
"../../../../dsd_mlp.srcs/sources_1/new/local_control_layer1.v" \
"../../../../dsd_mlp.srcs/sources_1/new/local_control_layer2.v" \
"../../../../dsd_mlp.srcs/sources_1/new/local_control_layer3.v" \
"../../../../dsd_mlp.srcs/sources_1/new/local_control_layer4.v" \
"../../../../dsd_mlp.srcs/sources_1/new/local_control_layer5.v" \
"../../../../dsd_mlp.srcs/sources_1/new/mlp_inputScale.v" \
"../../../../dsd_mlp.srcs/sources_1/new/mlp_top.v" \
"../../../../dsd_mlp.srcs/sources_1/new/streamline_acc_1.v" \
"../../../../dsd_mlp.srcs/sources_1/new/streamline_acc_1_nonerelu.v" \
"../../../../dsd_mlp.srcs/sources_1/new/streamline_mac.v" \
"../../../../dsd_mlp.srcs/sources_1/new/streamline_operator_1.v" \
"../../../../dsd_mlp.srcs/sources_1/new/streamline_operator_2.v" \
"../../../../dsd_mlp.srcs/sources_1/new/streamline_operator_4.v" \
"../../../../dsd_mlp.srcs/sources_1/new/streamline_operator_5.v" \
"../../../../dsd_mlp.srcs/sources_1/new/top_layer1.v" \
"../../../../dsd_mlp.srcs/sources_1/new/top_layer2.v" \
"../../../../dsd_mlp.srcs/sources_1/new/top_layer3.v" \
"../../../../dsd_mlp.srcs/sources_1/new/top_layer4.v" \
"../../../../dsd_mlp.srcs/sources_1/new/top_layer5.v" \
"../../../../dsd_mlp.srcs/sources_1/new/w_buffer_full.v" \
"../../../../dsd_mlp.srcs/sources_1/new/w_buffer_half.v" \
"../../../../dsd_mlp.srcs/sources_1/new/x_buffer.v" \
"../../../../dsd_mlp.srcs/sources_1/new/y_buf_ctrl.v" \
"../../../../dsd_mlp.srcs/sim_1/new/tb_mlp.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
