{"vcs1":{"timestamp_begin":1739084334.466164823, "rt":0.21, "ut":0.10, "st":0.08}}
{"vcselab":{"timestamp_begin":1739084334.746174816, "rt":0.24, "ut":0.14, "st":0.09}}
{"link":{"timestamp_begin":1739084335.037053619, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739084334.247442034}
{"VCS_COMP_START_TIME": 1739084334.247442034}
{"VCS_COMP_END_TIME": 1739084335.239599804}
{"VCS_USER_OPTIONS": "-sverilog tb_top.sv -o sim"}
{"vcs1": {"peak_mem": 265324}}
{"vcselab": {"peak_mem": 150348}}
