User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/WriteLatency/SRAM/64KB/64KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 64KB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 128 x 32
 - Row Activation   : 1 / 128
 - Column Activation: 32 / 32
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 2 Rows x 16 Columns
Mux Level:
 - Senseamp Mux      : 1
 - Output Level-1 Mux: 4
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 696.103um x 270.423um = 188242.493um^2
 |--- Mat Area      = 5.438um x 8.451um = 45.958um^2   (19.681%)
 |--- Subarray Area = 2.719um x 3.755um = 10.210um^2   (22.148%)
 - Area Efficiency = 19.681%
Timing:
 -  Read Latency = 190.658ps
 |--- H-Tree Latency = 88.711ps
 |--- Mat Latency    = 101.947ps
    |--- Predecoder Latency = 24.406ps
    |--- Subarray Latency   = 77.540ps
       |--- Row Decoder Latency = 35.429ps
       |--- Bitline Latency     = 11.270ps
       |--- Senseamp Latency    = 3.759ps
       |--- Mux Latency         = 27.082ps
       |--- Precharge Latency   = 12.894ps
 - Write Latency = 146.302ps
 |--- H-Tree Latency = 44.356ps
 |--- Mat Latency    = 101.947ps
    |--- Predecoder Latency = 24.406ps
    |--- Subarray Latency   = 77.540ps
       |--- Row Decoder Latency = 35.429ps
       |--- Charge Latency      = 5.885ps
 - Read Bandwidth  = 290.879GB/s
 - Write Bandwidth = 206.344GB/s
Power:
 -  Read Dynamic Energy = 18.831pJ
 |--- H-Tree Dynamic Energy = 16.532pJ
 |--- Mat Dynamic Energy    = 0.072pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.017pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Senseamp Dynamic Energy    = 0.005pJ
       |--- Mux Dynamic Energy         = 0.001pJ
       |--- Precharge Dynamic Energy   = 0.006pJ
 - Write Dynamic Energy = 17.275pJ
 |--- H-Tree Dynamic Energy = 16.532pJ
 |--- Mat Dynamic Energy    = 0.023pJ per mat
    |--- Predecoder Dynamic Energy = 0.002pJ
    |--- Subarray Dynamic Energy   = 0.005pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.001pJ
       |--- Mux Decoder Dynamic Energy = 0.003pJ
       |--- Mux Dynamic Energy         = 0.001pJ
 - Leakage Power = 15.596uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 3.808nW per mat

Finished!
