##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for UART_Amulet_IntClock
		4.3::Critical Path Report for UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
		5.2::Critical Path Report for (UART_Amulet_IntClock:R vs. UART_Amulet_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_Amulet_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: ADC_SAR_1_theACLK     | N/A                   | Target: 1.85 MHz   | 
Clock: Clock_1               | N/A                   | Target: 0.04 MHz   | 
Clock: Clock_1(routed)       | N/A                   | Target: 0.04 MHz   | 
Clock: Clock_2               | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_2(routed)       | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK             | Frequency: 48.98 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                 | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                 | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK          | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT             | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Amulet_IntClock  | Frequency: 39.49 MHz  | Target: 0.08 MHz   | 
Clock: UART_IntClock         | Frequency: 42.67 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             UART_Amulet_IntClock  41666.7          23162       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             UART_IntClock         41666.7          21250       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Amulet_IntClock  UART_Amulet_IntClock  1.30417e+007     13016343    N/A              N/A         N/A              N/A         N/A              N/A         
UART_IntClock         UART_IntClock         1.30417e+007     13018229    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase        
----------------  ------------  ----------------------  
TX(0)_PAD         34202         UART_IntClock:R         
TX_Amulet(0)_PAD  31422         UART_Amulet_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.98 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21250p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15207
-------------------------------------   ----- 
End-of-path arrival time (ps)           15207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/clock                                                 iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RX(0)/fb                                iocell2         2105   2105  21250  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell11     7460   9565  21250  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell11     3350  12915  21250  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2292  15207  21250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for UART_Amulet_IntClock
**************************************************
Clock: UART_Amulet_IntClock
Frequency: 39.49 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_0\/q
Path End       : \UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13016343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                               -11520
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13804
-------------------------------------   ----- 
End-of-path arrival time (ps)           13804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_0\/q                      macrocell45     1250   1250  13016343  RISE       1
\UART_Amulet:BUART:counter_load_not\/main_1           macrocell27     6290   7540  13016343  RISE       1
\UART_Amulet:BUART:counter_load_not\/q                macrocell27     3350  10890  13016343  RISE       1
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2914  13804  13016343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell6       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_IntClock
*******************************************
Clock: UART_IntClock
Frequency: 42.67 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11918
-------------------------------------   ----- 
End-of-path arrival time (ps)           11918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell21     1250   1250  13018229  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell5      3670   4920  13018229  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350   8270  13018229  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3648  11918  13018229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (UART_IntClock:R vs. UART_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11918
-------------------------------------   ----- 
End-of-path arrival time (ps)           11918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell21     1250   1250  13018229  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell5      3670   4920  13018229  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350   8270  13018229  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3648  11918  13018229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (UART_Amulet_IntClock:R vs. UART_Amulet_IntClock:R)
*********************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_0\/q
Path End       : \UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13016343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                               -11520
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13804
-------------------------------------   ----- 
End-of-path arrival time (ps)           13804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_0\/q                      macrocell45     1250   1250  13016343  RISE       1
\UART_Amulet:BUART:counter_load_not\/main_1           macrocell27     6290   7540  13016343  RISE       1
\UART_Amulet:BUART:counter_load_not\/q                macrocell27     3350  10890  13016343  RISE       1
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2914  13804  13016343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell6       0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. UART_IntClock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21250p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15207
-------------------------------------   ----- 
End-of-path arrival time (ps)           15207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/clock                                                 iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RX(0)/fb                                iocell2         2105   2105  21250  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell11     7460   9565  21250  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell11     3350  12915  21250  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2292  15207  21250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. UART_Amulet_IntClock:R)
**********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Amulet(0)/fb
Path End       : \UART_Amulet:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Amulet:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23162p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Amulet_IntClock:R#2)   41667
- Setup time                                                    -5210
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13295
-------------------------------------   ----- 
End-of-path arrival time (ps)           13295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Amulet(0)/clock                                          iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
RX_Amulet(0)/fb                                iocell3         1835   1835  23162  RISE       1
\UART_Amulet:BUART:rx_postpoll\/main_1         macrocell35     5816   7651  23162  RISE       1
\UART_Amulet:BUART:rx_postpoll\/q              macrocell35     3350  11001  23162  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2294  13295  23162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 21250p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15207
-------------------------------------   ----- 
End-of-path arrival time (ps)           15207
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/clock                                                 iocell2             0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
RX(0)/fb                                iocell2         2105   2105  21250  RISE       1
\UART:BUART:rx_postpoll\/main_0         macrocell11     7460   9565  21250  RISE       1
\UART:BUART:rx_postpoll\/q              macrocell11     3350  12915  21250  RISE       1
\UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2292  15207  21250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Amulet(0)/fb
Path End       : \UART_Amulet:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Amulet:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23162p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Amulet_IntClock:R#2)   41667
- Setup time                                                    -5210
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  36457

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13295
-------------------------------------   ----- 
End-of-path arrival time (ps)           13295
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Amulet(0)/clock                                          iocell3             0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
RX_Amulet(0)/fb                                iocell3         1835   1835  23162  RISE       1
\UART_Amulet:BUART:rx_postpoll\/main_1         macrocell35     5816   7651  23162  RISE       1
\UART_Amulet:BUART:rx_postpoll\/q              macrocell35     3350  11001  23162  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2294  13295  23162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 28592p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/clock                                                 iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb         iocell2       2105   2105  21250  RISE       1
MODIN1_0/main_2  macrocell1    7460   9565  28592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 28592p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9565
-------------------------------------   ---- 
End-of-path arrival time (ps)           9565
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/clock                                                 iocell2             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb         iocell2       2105   2105  21250  RISE       1
MODIN1_1/main_2  macrocell2    7460   9565  28592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:rx_state_2\/main_5
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 29473p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8684
-------------------------------------   ---- 
End-of-path arrival time (ps)           8684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/clock                                                 iocell2             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                        iocell2       2105   2105  21250  RISE       1
\UART:BUART:rx_state_2\/main_5  macrocell13   6579   8684  29473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:rx_status_3\/main_5
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 29473p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8684
-------------------------------------   ---- 
End-of-path arrival time (ps)           8684
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/clock                                                 iocell2             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                         iocell2       2105   2105  21250  RISE       1
\UART:BUART:rx_status_3\/main_5  macrocell16   6579   8684  29473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:rx_last\/main_0
Capture Clock  : \UART:BUART:rx_last\/clock_0
Path slack     : 29478p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/clock                                                 iocell2             0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                     iocell2       2105   2105  21250  RISE       1
\UART:BUART:rx_last\/main_0  macrocell9    6574   8679  29478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell9          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX(0)/fb
Path End       : \UART:BUART:rx_state_0\/main_5
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 29478p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_IntClock:R#2)   41667
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8679
-------------------------------------   ---- 
End-of-path arrival time (ps)           8679
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX(0)/clock                                                 iocell2             0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
RX(0)/fb                        iocell2       2105   2105  21250  RISE       1
\UART:BUART:rx_state_0\/main_5  macrocell12   6574   8679  29478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Amulet(0)/fb
Path End       : \UART_Amulet:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 29583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Amulet_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Amulet(0)/clock                                          iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RX_Amulet(0)/fb                        iocell3       1835   1835  23162  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_8  macrocell37   6739   8574  29583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Amulet(0)/fb
Path End       : \UART_Amulet:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Amulet:BUART:rx_status_3\/clock_0
Path slack     : 29583p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Amulet_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8574
-------------------------------------   ---- 
End-of-path arrival time (ps)           8574
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Amulet(0)/clock                                          iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
RX_Amulet(0)/fb                         iocell3       1835   1835  23162  RISE       1
\UART_Amulet:BUART:rx_status_3\/main_6  macrocell40   6739   8574  29583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_status_3\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Amulet(0)/fb
Path End       : \UART_Amulet:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 29600p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Amulet_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8557
-------------------------------------   ---- 
End-of-path arrival time (ps)           8557
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Amulet(0)/clock                                          iocell3             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
RX_Amulet(0)/fb                        iocell3       1835   1835  23162  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_9  macrocell36   6722   8557  29600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Amulet(0)/fb
Path End       : \UART_Amulet:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Amulet:BUART:pollcount_0\/clock_0
Path slack     : 30506p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Amulet_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Amulet(0)/clock                                          iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
RX_Amulet(0)/fb                         iocell3       1835   1835  23162  RISE       1
\UART_Amulet:BUART:pollcount_0\/main_2  macrocell28   5816   7651  30506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_0\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Amulet(0)/fb
Path End       : \UART_Amulet:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Amulet:BUART:pollcount_1\/clock_0
Path slack     : 30506p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Amulet_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7651
-------------------------------------   ---- 
End-of-path arrival time (ps)           7651
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Amulet(0)/clock                                          iocell3             0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
RX_Amulet(0)/fb                         iocell3       1835   1835  23162  RISE       1
\UART_Amulet:BUART:pollcount_1\/main_3  macrocell29   5816   7651  30506  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RX_Amulet(0)/fb
Path End       : \UART_Amulet:BUART:rx_last\/main_0
Capture Clock  : \UART_Amulet:BUART:rx_last\/clock_0
Path slack     : 31249p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (CyBUS_CLK:R#313 vs. UART_Amulet_IntClock:R#2)   41667
- Setup time                                                    -3510
-------------------------------------------------------------   ----- 
End-of-path required time (ps)                                  38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6908
-------------------------------------   ---- 
End-of-path arrival time (ps)           6908
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RX_Amulet(0)/clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RX_Amulet(0)/fb                     iocell3       1835   1835  23162  RISE       1
\UART_Amulet:BUART:rx_last\/main_0  macrocell33   5073   6908  31249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_last\/clock_0                        macrocell33         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_0\/q
Path End       : \UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13016343p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                               -11520
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13804
-------------------------------------   ----- 
End-of-path arrival time (ps)           13804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                              model name     delay     AT     slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_0\/q                      macrocell45     1250   1250  13016343  RISE       1
\UART_Amulet:BUART:counter_load_not\/main_1           macrocell27     6290   7540  13016343  RISE       1
\UART_Amulet:BUART:counter_load_not\/q                macrocell27     3350  10890  13016343  RISE       1
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell6   2914  13804  13016343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell6       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13018229p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                 -11520
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13030147

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11918
-------------------------------------   ----- 
End-of-path arrival time (ps)           11918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                      macrocell21     1250   1250  13018229  RISE       1
\UART:BUART:counter_load_not\/main_1           macrocell5      3670   4920  13018229  RISE       1
\UART:BUART:counter_load_not\/q                macrocell5      3350   8270  13018229  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   3648  11918  13018229  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Amulet:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Amulet:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13019476p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -6290
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15900
-------------------------------------   ----- 
End-of-path arrival time (ps)           15900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  13019476  RISE       1
\UART_Amulet:BUART:tx_bitclk_enable_pre\/main_0      macrocell44     3941   9621  13019476  RISE       1
\UART_Amulet:BUART:tx_bitclk_enable_pre\/q           macrocell44     3350  12971  13019476  RISE       1
\UART_Amulet:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell5   2930  15900  13019476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:TxShifter:u0\/clock                 datapathcell5       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13020521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14856
-------------------------------------   ----- 
End-of-path arrival time (ps)           14856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  13020521  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/main_0      macrocell20     2896   8576  13020521  RISE       1
\UART:BUART:tx_bitclk_enable_pre\/q           macrocell20     3350  11926  13020521  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2930  14856  13020521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART:BUART:sTX:TxSts\/clock
Path slack     : 13021198p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18898
-------------------------------------   ----- 
End-of-path arrival time (ps)           18898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  13021198  RISE       1
\UART:BUART:tx_status_0\/main_2                 macrocell24     4698   9978  13021198  RISE       1
\UART:BUART:tx_status_0\/q                      macrocell24     3350  13328  13021198  RISE       1
\UART:BUART:sTX:TxSts\/status_0                 statusicell2    5570  18898  13021198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxSts\/clock                               statusicell2        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Amulet:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Amulet:BUART:sTX:TxSts\/clock
Path slack     : 13023145p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -1570
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16952
-------------------------------------   ----- 
End-of-path arrival time (ps)           16952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:TxShifter:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  13023145  RISE       1
\UART_Amulet:BUART:tx_status_0\/main_2                 macrocell48     5397  10677  13023145  RISE       1
\UART_Amulet:BUART:tx_status_0\/q                      macrocell48     3350  14027  13023145  RISE       1
\UART_Amulet:BUART:sTX:TxSts\/status_0                 statusicell4    2925  16952  13023145  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:TxSts\/clock                        statusicell4        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023620p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -4220
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13827
-------------------------------------   ----- 
End-of-path arrival time (ps)           13827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q            macrocell12   1250   1250  13023620  RISE       1
\UART:BUART:rx_counter_load\/main_1  macrocell8    6913   8163  13023620  RISE       1
\UART:BUART:rx_counter_load\/q       macrocell8    3350  11513  13023620  RISE       1
\UART:BUART:sRX:RxBitCounter\/load   count7cell    2313  13827  13023620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13026209p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13888
-------------------------------------   ----- 
End-of-path arrival time (ps)           13888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  13026209  RISE       1
\UART:BUART:rx_status_4\/main_1                 macrocell17     2927   8207  13026209  RISE       1
\UART:BUART:rx_status_4\/q                      macrocell17     3350  11557  13026209  RISE       1
\UART:BUART:sRX:RxSts\/status_4                 statusicell1    2331  13888  13026209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_2\/q
Path End       : \UART_Amulet:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Amulet:BUART:sRX:RxBitCounter\/clock
Path slack     : 13026500p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -4220
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13037447

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10947
-------------------------------------   ----- 
End-of-path arrival time (ps)           10947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_2\/q            macrocell37   1250   1250  13026500  RISE       1
\UART_Amulet:BUART:rx_counter_load\/main_3  macrocell32   4033   5283  13026500  RISE       1
\UART_Amulet:BUART:rx_counter_load\/q       macrocell32   3350   8633  13026500  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/load   count7cell    2313  10947  13026500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026623p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8744
-------------------------------------   ---- 
End-of-path arrival time (ps)           8744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q                macrocell12     1250   1250  13023620  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   7494   8744  13026623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Amulet:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Amulet:BUART:sRX:RxSts\/clock
Path slack     : 13026830p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -1570
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13040097

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13267
-------------------------------------   ----- 
End-of-path arrival time (ps)           13267
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/clock                 datapathcell4       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  13026830  RISE       1
\UART_Amulet:BUART:rx_status_4\/main_1                 macrocell41     2306   7586  13026830  RISE       1
\UART_Amulet:BUART:rx_status_4\/q                      macrocell41     3350  10936  13026830  RISE       1
\UART_Amulet:BUART:sRX:RxSts\/status_4                 statusicell3    2331  13267  13026830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxSts\/clock                        statusicell3        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART:BUART:tx_state_0\/main_2
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13027186p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10970
-------------------------------------   ----- 
End-of-path arrival time (ps)           10970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  13021198  RISE       1
\UART:BUART:tx_state_0\/main_2                  macrocell21     5690  10970  13027186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Amulet:BUART:txn\/main_3
Capture Clock  : \UART_Amulet:BUART:txn\/clock_0
Path slack     : 13027219p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10938
-------------------------------------   ----- 
End-of-path arrival time (ps)           10938
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:TxShifter:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sTX:TxShifter:u0\/so_comb  datapathcell5   7280   7280  13027219  RISE       1
\UART_Amulet:BUART:txn\/main_3                macrocell50     3658  10938  13027219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART:BUART:txn\/main_3
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13027945p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10211
-------------------------------------   ----- 
End-of-path arrival time (ps)           10211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  13027945  RISE       1
\UART:BUART:txn\/main_3                macrocell26     2931  10211  13027945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Amulet:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Amulet:BUART:tx_state_0\/clock_0
Path slack     : 13028419p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9737
-------------------------------------   ---- 
End-of-path arrival time (ps)           9737
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:TxShifter:u0\/clock                 datapathcell5       0      0  RISE       1

Data path
pin name                                               model name     delay     AT     slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  13023145  RISE       1
\UART_Amulet:BUART:tx_state_0\/main_2                  macrocell45     4457   9737  13028419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6648
-------------------------------------   ---- 
End-of-path arrival time (ps)           6648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_address_detected\/q       macrocell6      1250   1250  13026106  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   5398   6648  13028719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART:BUART:tx_bitclk\/main_0
Capture Clock  : \UART:BUART:tx_bitclk\/clock_0
Path slack     : 13029581p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8576
-------------------------------------   ---- 
End-of-path arrival time (ps)           8576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  13020521  RISE       1
\UART:BUART:tx_bitclk\/main_0                 macrocell19     2896   8576  13029581  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_0\/q
Path End       : \UART_Amulet:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Amulet:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029650p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -6290
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_0\/q                macrocell45     1250   1250  13016343  RISE       1
\UART_Amulet:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell5   4477   5727  13029650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:TxShifter:u0\/clock                 datapathcell5       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029994p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q         macrocell12   1250   1250  13023620  RISE       1
\UART:BUART:rx_load_fifo\/main_1  macrocell10   6913   8163  13029994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029994p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8163
-------------------------------------   ---- 
End-of-path arrival time (ps)           8163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q               macrocell12   1250   1250  13023620  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_1  macrocell15   6913   8163  13029994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_0\/q
Path End       : \UART_Amulet:BUART:txn\/main_2
Capture Clock  : \UART_Amulet:BUART:txn\/clock_0
Path slack     : 13030047p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8110
-------------------------------------   ---- 
End-of-path arrival time (ps)           8110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_0\/q  macrocell45   1250   1250  13016343  RISE       1
\UART_Amulet:BUART:txn\/main_2    macrocell50   6860   8110  13030047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_2\/main_1
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13030077p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell12   1250   1250  13023620  RISE       1
\UART:BUART:rx_state_2\/main_1  macrocell13   6830   8080  13030077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_status_3\/main_1
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13030077p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8080
-------------------------------------   ---- 
End-of-path arrival time (ps)           8080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q        macrocell12   1250   1250  13023620  RISE       1
\UART:BUART:rx_status_3\/main_1  macrocell16   6830   8080  13030077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_0\/main_1
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13030080p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell12   1250   1250  13023620  RISE       1
\UART:BUART:rx_state_0\/main_1  macrocell12   6826   8076  13030080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_0\/q
Path End       : \UART:BUART:rx_state_3\/main_1
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13030080p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8076
-------------------------------------   ---- 
End-of-path arrival time (ps)           8076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_0\/q       macrocell12   1250   1250  13023620  RISE       1
\UART:BUART:rx_state_3\/main_1  macrocell14   6826   8076  13030080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_0\/q
Path End       : \UART_Amulet:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Amulet:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030086p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -6300
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5281
-------------------------------------   ---- 
End-of-path arrival time (ps)           5281
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_0\/q                macrocell36     1250   1250  13027433  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   4031   5281  13030086  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_address_detected\/q
Path End       : \UART_Amulet:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Amulet:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030106p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -6300
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5261
-------------------------------------   ---- 
End-of-path arrival time (ps)           5261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_address_detected\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_address_detected\/q       macrocell30     1250   1250  13027603  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   4011   5261  13030106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_Amulet:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Amulet:BUART:tx_bitclk\/clock_0
Path slack     : 13030157p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8000
-------------------------------------   ---- 
End-of-path arrival time (ps)           8000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/clock           datapathcell6       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell6   5680   5680  13019476  RISE       1
\UART_Amulet:BUART:tx_bitclk\/main_0                 macrocell43     2320   8000  13030157  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_bitclk\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_bitclk\/q
Path End       : \UART_Amulet:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Amulet:BUART:tx_state_0\/clock_0
Path slack     : 13030277p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7879
-------------------------------------   ---- 
End-of-path arrival time (ps)           7879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_bitclk\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_bitclk\/q        macrocell43   1250   1250  13018234  RISE       1
\UART_Amulet:BUART:tx_state_0\/main_4  macrocell45   6629   7879  13030277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART:BUART:rx_state_0\/main_7
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13030374p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                      macrocell1    1250   1250  13025938  RISE       1
\UART:BUART:rx_state_0\/main_7  macrocell12   6532   7782  13030374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : \UART:BUART:rx_status_3\/main_7
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13030390p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7767
-------------------------------------   ---- 
End-of-path arrival time (ps)           7767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q                       macrocell1    1250   1250  13025938  RISE       1
\UART:BUART:rx_status_3\/main_7  macrocell16   6517   7767  13030390  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030451p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4926
-------------------------------------   ---- 
End-of-path arrival time (ps)           4926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q                macrocell21     1250   1250  13018229  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3676   4926  13030451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030456p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6290
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q                macrocell22     1250   1250  13018234  RISE       1
\UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3671   4921  13030456  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sTX:TxShifter:u0\/clock                        datapathcell2       0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13030478p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -6300
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q          macrocell7      1250   1250  13030478  RISE       1
\UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3639   4889  13030478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_0\/q
Path End       : \UART_Amulet:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Amulet:BUART:tx_state_2\/clock_0
Path slack     : 13030616p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7540
-------------------------------------   ---- 
End-of-path arrival time (ps)           7540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_0\/q       macrocell45   1250   1250  13016343  RISE       1
\UART_Amulet:BUART:tx_state_2\/main_1  macrocell47   6290   7540  13030616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_1\/q
Path End       : \UART_Amulet:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Amulet:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13030756p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -6290
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035377

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4621
-------------------------------------   ---- 
End-of-path arrival time (ps)           4621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_1\/q                macrocell46     1250   1250  13018478  RISE       1
\UART_Amulet:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell5   3371   4621  13030756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sTX:TxShifter:u0\/clock                 datapathcell5       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_bitclk\/q
Path End       : \UART_Amulet:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Amulet:BUART:tx_state_1\/clock_0
Path slack     : 13031175p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6982
-------------------------------------   ---- 
End-of-path arrival time (ps)           6982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_bitclk\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_bitclk\/q        macrocell43   1250   1250  13018234  RISE       1
\UART_Amulet:BUART:tx_state_1\/main_3  macrocell46   5732   6982  13031175  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_2\/main_7
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13031177p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6980
-------------------------------------   ---- 
End-of-path arrival time (ps)           6980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13031177  RISE       1
\UART:BUART:rx_state_2\/main_7         macrocell13   4870   6980  13031177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_0\/main_8
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13031740p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6417
-------------------------------------   ---- 
End-of-path arrival time (ps)           6417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13031177  RISE       1
\UART:BUART:rx_state_0\/main_8         macrocell12   4307   6417  13031740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_state_3\/main_5
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13031740p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6417
-------------------------------------   ---- 
End-of-path arrival time (ps)           6417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13031177  RISE       1
\UART:BUART:rx_state_3\/main_5         macrocell14   4307   6417  13031740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_bitclk_enable\/q
Path End       : \UART_Amulet:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Amulet:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13031823p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -6300
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13035367

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                        model name     delay     AT     slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  13031823  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   2293   3543  13031823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_bitclk\/q
Path End       : \UART_Amulet:BUART:txn\/main_5
Capture Clock  : \UART_Amulet:BUART:txn\/clock_0
Path slack     : 13031949p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6207
-------------------------------------   ---- 
End-of-path arrival time (ps)           6207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_bitclk\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_bitclk\/q  macrocell43   1250   1250  13018234  RISE       1
\UART_Amulet:BUART:txn\/main_5   macrocell50   4957   6207  13031949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_bitclk_enable\/q
Path End       : \UART_Amulet:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 13031970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031823  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_2   macrocell37   4937   6187  13031970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_bitclk_enable\/q
Path End       : \UART_Amulet:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Amulet:BUART:rx_status_3\/clock_0
Path slack     : 13031970p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6187
-------------------------------------   ---- 
End-of-path arrival time (ps)           6187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031823  RISE       1
\UART_Amulet:BUART:rx_status_3\/main_2  macrocell40   4937   6187  13031970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_status_3\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_2\/q
Path End       : \UART_Amulet:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 13032131p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_2\/q       macrocell37   1250   1250  13026500  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_4  macrocell37   4776   6026  13032131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_2\/q
Path End       : \UART_Amulet:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Amulet:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032131p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_2\/q               macrocell37   1250   1250  13026500  RISE       1
\UART_Amulet:BUART:rx_state_stop1_reg\/main_3  macrocell39   4776   6026  13032131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_stop1_reg\/clock_0             macrocell39         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_2\/q
Path End       : \UART_Amulet:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Amulet:BUART:rx_status_3\/clock_0
Path slack     : 13032131p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6026
-------------------------------------   ---- 
End-of-path arrival time (ps)           6026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_2\/q        macrocell37   1250   1250  13026500  RISE       1
\UART_Amulet:BUART:rx_status_3\/main_4  macrocell40   4776   6026  13032131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_status_3\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_2\/q
Path End       : \UART_Amulet:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Amulet:BUART:rx_state_3\/clock_0
Path slack     : 13032134p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6022
-------------------------------------   ---- 
End-of-path arrival time (ps)           6022
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_2\/q       macrocell37   1250   1250  13026500  RISE       1
\UART_Amulet:BUART:rx_state_3\/main_4  macrocell38   4772   6022  13032134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:pollcount_1\/q
Path End       : \UART_Amulet:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Amulet:BUART:rx_status_3\/clock_0
Path slack     : 13032168p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:pollcount_1\/q       macrocell29   1250   1250  13027271  RISE       1
\UART_Amulet:BUART:rx_status_3\/main_5  macrocell40   4739   5989  13032168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_status_3\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_1\/q
Path End       : \UART_Amulet:BUART:txn\/main_1
Capture Clock  : \UART_Amulet:BUART:txn\/clock_0
Path slack     : 13032168p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5988
-------------------------------------   ---- 
End-of-path arrival time (ps)           5988
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_1\/q  macrocell46   1250   1250  13018478  RISE       1
\UART_Amulet:BUART:txn\/main_1    macrocell50   4738   5988  13032168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART:BUART:rx_state_0\/main_6
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032230p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5927
-------------------------------------   ---- 
End-of-path arrival time (ps)           5927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                      macrocell2    1250   1250  13026377  RISE       1
\UART:BUART:rx_state_0\/main_6  macrocell12   4677   5927  13032230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : \UART:BUART:rx_status_3\/main_6
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13032246p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5911
-------------------------------------   ---- 
End-of-path arrival time (ps)           5911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q                       macrocell2    1250   1250  13026377  RISE       1
\UART:BUART:rx_status_3\/main_6  macrocell16   4661   5911  13032246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_2\/q
Path End       : \UART_Amulet:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Amulet:BUART:tx_state_0\/clock_0
Path slack     : 13032312p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5845
-------------------------------------   ---- 
End-of-path arrival time (ps)           5845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_2\/q       macrocell47   1250   1250  13019836  RISE       1
\UART_Amulet:BUART:tx_state_0\/main_3  macrocell45   4595   5845  13032312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_3\/q
Path End       : \UART_Amulet:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 13032452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_3\/q       macrocell38   1250   1250  13026637  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_3  macrocell37   4455   5705  13032452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_3\/q
Path End       : \UART_Amulet:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Amulet:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_3\/q               macrocell38   1250   1250  13026637  RISE       1
\UART_Amulet:BUART:rx_state_stop1_reg\/main_2  macrocell39   4455   5705  13032452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_stop1_reg\/clock_0             macrocell39         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_3\/q
Path End       : \UART_Amulet:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Amulet:BUART:rx_status_3\/clock_0
Path slack     : 13032452p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_3\/q        macrocell38   1250   1250  13026637  RISE       1
\UART_Amulet:BUART:rx_status_3\/main_3  macrocell40   4455   5705  13032452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_status_3\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032480p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  13026106  RISE       1
\UART:BUART:rx_load_fifo\/main_0    macrocell10   4427   5677  13032480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13032480p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5677
-------------------------------------   ---- 
End-of-path arrival time (ps)           5677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_address_detected\/q      macrocell6    1250   1250  13026106  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_0  macrocell15   4427   5677  13032480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_0\/q
Path End       : \UART_Amulet:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Amulet:BUART:tx_state_1\/clock_0
Path slack     : 13032498p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5659
-------------------------------------   ---- 
End-of-path arrival time (ps)           5659
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_0\/q       macrocell45   1250   1250  13016343  RISE       1
\UART_Amulet:BUART:tx_state_1\/main_1  macrocell46   4409   5659  13032498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_bitclk\/q
Path End       : \UART_Amulet:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Amulet:BUART:tx_state_2\/clock_0
Path slack     : 13032508p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_bitclk\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_bitclk\/q        macrocell43   1250   1250  13018234  RISE       1
\UART_Amulet:BUART:tx_state_2\/main_3  macrocell47   4399   5649  13032508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_bitclk_enable\/q
Path End       : \UART_Amulet:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Amulet:BUART:rx_load_fifo\/clock_0
Path slack     : 13032568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  13031823  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/main_2  macrocell34   4339   5589  13032568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_bitclk_enable\/q
Path End       : \UART_Amulet:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13032568p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5589
-------------------------------------   ---- 
End-of-path arrival time (ps)           5589
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031823  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_2   macrocell36   4339   5589  13032568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_0\/main_2
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032608p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  13030478  RISE       1
\UART:BUART:rx_state_0\/main_2   macrocell12   4299   5549  13032608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_3\/main_2
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032608p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5549
-------------------------------------   ---- 
End-of-path arrival time (ps)           5549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  13030478  RISE       1
\UART:BUART:rx_state_3\/main_2   macrocell14   4299   5549  13032608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_state_2\/main_2
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032622p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  13030478  RISE       1
\UART:BUART:rx_state_2\/main_2   macrocell13   4285   5535  13032622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_status_3\/main_2
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13032622p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5535
-------------------------------------   ---- 
End-of-path arrival time (ps)           5535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q  macrocell7    1250   1250  13030478  RISE       1
\UART:BUART:rx_status_3\/main_2  macrocell16   4285   5535  13032622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_0\/main_9
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032684p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032684  RISE       1
\UART:BUART:rx_state_0\/main_9         macrocell12   3362   5472  13032684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_3\/main_6
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032684p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032684  RISE       1
\UART:BUART:rx_state_3\/main_6         macrocell14   3362   5472  13032684  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_bitclk_enable\/q
Path End       : \UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13032688p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5469
-------------------------------------   ---- 
End-of-path arrival time (ps)           5469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_bitclk_enable\/q   macrocell7    1250   1250  13030478  RISE       1
\UART:BUART:rx_load_fifo\/main_2  macrocell10   4219   5469  13032688  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_0\/main_10
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13032691p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032691  RISE       1
\UART:BUART:rx_state_0\/main_10        macrocell12   3355   5465  13032691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_3\/main_7
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13032691p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5465
-------------------------------------   ---- 
End-of-path arrival time (ps)           5465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032691  RISE       1
\UART:BUART:rx_state_3\/main_7         macrocell14   3355   5465  13032691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_state_2\/main_8
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032700p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032684  RISE       1
\UART:BUART:rx_state_2\/main_8         macrocell13   3347   5457  13032700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_state_2\/main_9
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13032704p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032691  RISE       1
\UART:BUART:rx_state_2\/main_9         macrocell13   3342   5452  13032704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Amulet:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Amulet:BUART:rx_load_fifo\/clock_0
Path slack     : 13032714p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032714  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/main_5       macrocell34   3333   5443  13032714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Amulet:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13032714p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5443
-------------------------------------   ---- 
End-of-path arrival time (ps)           5443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032714  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_5         macrocell36   3333   5443  13032714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Amulet:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 13032729p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032714  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_5         macrocell37   3318   5428  13032729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Amulet:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Amulet:BUART:rx_load_fifo\/clock_0
Path slack     : 13032733p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032733  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/main_6       macrocell34   3313   5423  13032733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Amulet:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13032733p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032733  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_6         macrocell36   3313   5423  13032733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:pollcount_1\/q
Path End       : \UART_Amulet:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13032736p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5420
-------------------------------------   ---- 
End-of-path arrival time (ps)           5420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:pollcount_1\/q      macrocell29   1250   1250  13027271  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_8  macrocell36   4170   5420  13032736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Amulet:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Amulet:BUART:rx_state_3\/clock_0
Path slack     : 13032738p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13032714  RISE       1
\UART_Amulet:BUART:rx_state_3\/main_5         macrocell38   3309   5419  13032738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_1\/q
Path End       : \UART_Amulet:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Amulet:BUART:tx_state_2\/clock_0
Path slack     : 13032751p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5405
-------------------------------------   ---- 
End-of-path arrival time (ps)           5405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_1\/q       macrocell46   1250   1250  13018478  RISE       1
\UART_Amulet:BUART:tx_state_2\/main_0  macrocell47   4155   5405  13032751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Amulet:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Amulet:BUART:rx_state_3\/clock_0
Path slack     : 13032755p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032733  RISE       1
\UART_Amulet:BUART:rx_state_3\/main_6         macrocell38   3291   5401  13032755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Amulet:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 13032780p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5377
-------------------------------------   ---- 
End-of-path arrival time (ps)           5377
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032733  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_6         macrocell37   3267   5377  13032780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_2\/q
Path End       : \UART_Amulet:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Amulet:BUART:rx_load_fifo\/clock_0
Path slack     : 13032873p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_2\/q         macrocell37   1250   1250  13026500  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/main_4  macrocell34   4033   5283  13032873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_2\/q
Path End       : \UART_Amulet:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13032873p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_2\/q       macrocell37   1250   1250  13026500  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_4  macrocell36   4033   5283  13032873  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Amulet:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Amulet:BUART:rx_load_fifo\/clock_0
Path slack     : 13032916p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032916  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/main_7       macrocell34   3131   5241  13032916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Amulet:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13032916p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5241
-------------------------------------   ---- 
End-of-path arrival time (ps)           5241
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032916  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_7         macrocell36   3131   5241  13032916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Amulet:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Amulet:BUART:rx_state_3\/clock_0
Path slack     : 13032929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032916  RISE       1
\UART_Amulet:BUART:rx_state_3\/main_7         macrocell38   3118   5228  13032929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_3\/q
Path End       : \UART_Amulet:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Amulet:BUART:rx_load_fifo\/clock_0
Path slack     : 13033011p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_3\/q         macrocell38   1250   1250  13026637  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/main_3  macrocell34   3896   5146  13033011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_3\/q
Path End       : \UART_Amulet:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13033011p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_3\/q       macrocell38   1250   1250  13026637  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_3  macrocell36   3896   5146  13033011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_bitclk_enable\/q
Path End       : \UART_Amulet:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Amulet:BUART:rx_state_3\/clock_0
Path slack     : 13033021p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5136
-------------------------------------   ---- 
End-of-path arrival time (ps)           5136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  13031823  RISE       1
\UART_Amulet:BUART:rx_state_3\/main_2   macrocell38   3886   5136  13033021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Amulet:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 13033097p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5059
-------------------------------------   ---- 
End-of-path arrival time (ps)           5059
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032916  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_7         macrocell37   2949   5059  13033097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Amulet:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Amulet:BUART:pollcount_0\/clock_0
Path slack     : 13033141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033141  RISE       1
\UART_Amulet:BUART:pollcount_0\/main_1        macrocell28   2906   5016  13033141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_0\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Amulet:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Amulet:BUART:pollcount_1\/clock_0
Path slack     : 13033141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033141  RISE       1
\UART_Amulet:BUART:pollcount_1\/main_1        macrocell29   2906   5016  13033141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Amulet:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Amulet:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033141p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5016
-------------------------------------   ---- 
End-of-path arrival time (ps)           5016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033141  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/main_1   macrocell31   2906   5016  13033141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Amulet:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Amulet:BUART:pollcount_0\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033149  RISE       1
\UART_Amulet:BUART:pollcount_0\/main_0        macrocell28   2897   5007  13033149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_0\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Amulet:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Amulet:BUART:pollcount_1\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033149  RISE       1
\UART_Amulet:BUART:pollcount_1\/main_0        macrocell29   2897   5007  13033149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Amulet:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Amulet:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033149p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5007
-------------------------------------   ---- 
End-of-path arrival time (ps)           5007
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033149  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/main_0   macrocell31   2897   5007  13033149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Amulet:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Amulet:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033151p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxBitCounter\/clock                 count7cell          0      0  RISE       1

Data path
pin name                                      model name   delay     AT     slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033151  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/main_2   macrocell31   2896   5006  13033151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_bitclk_enable\/clock_0               macrocell31         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_2\/q
Path End       : \UART_Amulet:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Amulet:BUART:tx_state_1\/clock_0
Path slack     : 13033212p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4945
-------------------------------------   ---- 
End-of-path arrival time (ps)           4945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_2\/q       macrocell47   1250   1250  13019836  RISE       1
\UART_Amulet:BUART:tx_state_1\/main_2  macrocell46   3695   4945  13033212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_last\/q
Path End       : \UART_Amulet:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 13033250p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_last\/clock_0                        macrocell33         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_last\/q          macrocell33   1250   1250  13033250  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_9  macrocell37   3656   4906  13033250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033280p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  13025938  RISE       1
MODIN1_0/main_3  macrocell1    3627   4877  13033280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033280p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4877
-------------------------------------   ---- 
End-of-path arrival time (ps)           4877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  13025938  RISE       1
MODIN1_1/main_4  macrocell2    3627   4877  13033280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:pollcount_0\/q
Path End       : \UART_Amulet:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13033307p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4850
-------------------------------------   ---- 
End-of-path arrival time (ps)           4850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_0\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:pollcount_0\/q       macrocell28   1250   1250  13026914  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_10  macrocell36   3600   4850  13033307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:pollcount_0\/q
Path End       : \UART_Amulet:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Amulet:BUART:rx_status_3\/clock_0
Path slack     : 13033318p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_0\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:pollcount_0\/q       macrocell28   1250   1250  13026914  RISE       1
\UART_Amulet:BUART:rx_status_3\/main_7  macrocell40   3589   4839  13033318  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_status_3\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033345p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q         macrocell14   1250   1250  13026972  RISE       1
\UART:BUART:rx_load_fifo\/main_3  macrocell10   3561   4811  13033345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033345p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4811
-------------------------------------   ---- 
End-of-path arrival time (ps)           4811
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q               macrocell14   1250   1250  13026972  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_2  macrocell15   3561   4811  13033345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033356p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q         macrocell13   1250   1250  13026983  RISE       1
\UART:BUART:rx_load_fifo\/main_4  macrocell10   3550   4800  13033356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033356p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4800
-------------------------------------   ---- 
End-of-path arrival time (ps)           4800
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q               macrocell13   1250   1250  13026983  RISE       1
\UART:BUART:rx_state_stop1_reg\/main_3  macrocell15   3550   4800  13033356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_stop1_reg\/clock_0                    macrocell15         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033385p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  13031177  RISE       1
\UART:BUART:rx_load_fifo\/main_5       macrocell10   2661   4771  13033385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_0\/q
Path End       : \UART_Amulet:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Amulet:BUART:tx_state_0\/clock_0
Path slack     : 13033412p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_0\/q       macrocell45   1250   1250  13016343  RISE       1
\UART_Amulet:BUART:tx_state_0\/main_1  macrocell45   3494   4744  13033412  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033422p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033422  RISE       1
\UART:BUART:rx_bitclk_enable\/main_1   macrocell7    2624   4734  13033422  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033424p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4733
-------------------------------------   ---- 
End-of-path arrival time (ps)           4733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033424  RISE       1
\UART:BUART:rx_bitclk_enable\/main_0   macrocell7    2623   4733  13033424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033422  RISE       1
MODIN1_0/main_1                        macrocell1    2614   4724  13033433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033433p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  13033422  RISE       1
MODIN1_1/main_1                        macrocell2    2614   4724  13033433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 13033436p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033424  RISE       1
MODIN1_0/main_0                        macrocell1    2611   4721  13033436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033436p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4721
-------------------------------------   ---- 
End-of-path arrival time (ps)           4721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  13033424  RISE       1
MODIN1_1/main_0                        macrocell2    2611   4721  13033436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_3\/q
Path End       : \UART_Amulet:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Amulet:BUART:rx_state_3\/clock_0
Path slack     : 13033446p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4711
-------------------------------------   ---- 
End-of-path arrival time (ps)           4711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_3\/q       macrocell38   1250   1250  13026637  RISE       1
\UART_Amulet:BUART:rx_state_3\/main_3  macrocell38   3461   4711  13033446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_1\/q
Path End       : \UART_Amulet:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Amulet:BUART:tx_state_0\/clock_0
Path slack     : 13033553p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_1\/q       macrocell46   1250   1250  13018478  RISE       1
\UART_Amulet:BUART:tx_state_0\/main_0  macrocell45   3353   4603  13033553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_0\/clock_0                     macrocell45         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 13033719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  13026377  RISE       1
MODIN1_1/main_3  macrocell2    3188   4438  13033719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033719p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4438
-------------------------------------   ---- 
End-of-path arrival time (ps)           4438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  13032684  RISE       1
\UART:BUART:rx_load_fifo\/main_6       macrocell10   2328   4438  13033719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:txn\/q
Path End       : \UART:BUART:txn\/main_0
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13033722p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:txn\/q       macrocell26   1250   1250  13033722  RISE       1
\UART:BUART:txn\/main_0  macrocell26   3185   4435  13033722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033725p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4431
-------------------------------------   ---- 
End-of-path arrival time (ps)           4431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  13033725  RISE       1
\UART:BUART:rx_bitclk_enable\/main_2   macrocell7    2321   4431  13033725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_bitclk_enable\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13033728p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  13032691  RISE       1
\UART:BUART:rx_load_fifo\/main_7       macrocell10   2319   4429  13033728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_0\/q
Path End       : \UART_Amulet:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Amulet:BUART:rx_state_3\/clock_0
Path slack     : 13033799p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4358
-------------------------------------   ---- 
End-of-path arrival time (ps)           4358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_0\/q       macrocell36   1250   1250  13027433  RISE       1
\UART_Amulet:BUART:rx_state_3\/main_1  macrocell38   3108   4358  13033799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_0\/q
Path End       : \UART_Amulet:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Amulet:BUART:rx_load_fifo\/clock_0
Path slack     : 13033806p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_0\/q         macrocell36   1250   1250  13027433  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/main_1  macrocell34   3101   4351  13033806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_0\/q
Path End       : \UART_Amulet:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13033806p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4351
-------------------------------------   ---- 
End-of-path arrival time (ps)           4351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_0\/q       macrocell36   1250   1250  13027433  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_1  macrocell36   3101   4351  13033806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_address_detected\/q
Path End       : \UART_Amulet:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 13033819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_address_detected\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027603  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_0      macrocell37   3088   4338  13033819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_address_detected\/q
Path End       : \UART_Amulet:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Amulet:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_address_detected\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_address_detected\/q      macrocell30   1250   1250  13027603  RISE       1
\UART_Amulet:BUART:rx_state_stop1_reg\/main_0  macrocell39   3088   4338  13033819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_stop1_reg\/clock_0             macrocell39         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_address_detected\/q
Path End       : \UART_Amulet:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Amulet:BUART:rx_status_3\/clock_0
Path slack     : 13033819p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4338
-------------------------------------   ---- 
End-of-path arrival time (ps)           4338
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_address_detected\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027603  RISE       1
\UART_Amulet:BUART:rx_status_3\/main_0     macrocell40   3088   4338  13033819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_status_3\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_address_detected\/q
Path End       : \UART_Amulet:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Amulet:BUART:rx_state_3\/clock_0
Path slack     : 13033820p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_address_detected\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027603  RISE       1
\UART_Amulet:BUART:rx_state_3\/main_0      macrocell38   3087   4337  13033820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_3\/clock_0                     macrocell38         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_0\/q
Path End       : \UART_Amulet:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Amulet:BUART:rx_state_2\/clock_0
Path slack     : 13033929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_0\/q       macrocell36   1250   1250  13027433  RISE       1
\UART_Amulet:BUART:rx_state_2\/main_1  macrocell37   2978   4228  13033929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_2\/clock_0                     macrocell37         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_0\/q
Path End       : \UART_Amulet:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Amulet:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13033929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                       model name   delay     AT     slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_0\/q               macrocell36   1250   1250  13027433  RISE       1
\UART_Amulet:BUART:rx_state_stop1_reg\/main_1  macrocell39   2978   4228  13033929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_stop1_reg\/clock_0             macrocell39         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_state_0\/q
Path End       : \UART_Amulet:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Amulet:BUART:rx_status_3\/clock_0
Path slack     : 13033929p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4228
-------------------------------------   ---- 
End-of-path arrival time (ps)           4228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_state_0\/q        macrocell36   1250   1250  13027433  RISE       1
\UART_Amulet:BUART:rx_status_3\/main_1  macrocell40   2978   4228  13033929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_status_3\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_2\/main_3
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13033964p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell14   1250   1250  13026972  RISE       1
\UART:BUART:rx_state_2\/main_3  macrocell13   2943   4193  13033964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_status_3\/main_3
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13033964p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q        macrocell14   1250   1250  13026972  RISE       1
\UART:BUART:rx_status_3\/main_3  macrocell16   2943   4193  13033964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_0\/main_3
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13033965p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell14   1250   1250  13026972  RISE       1
\UART:BUART:rx_state_0\/main_3  macrocell12   2942   4192  13033965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_3\/q
Path End       : \UART:BUART:rx_state_3\/main_3
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13033965p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_3\/q       macrocell14   1250   1250  13026972  RISE       1
\UART:BUART:rx_state_3\/main_3  macrocell14   2942   4192  13033965  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_address_detected\/q
Path End       : \UART_Amulet:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Amulet:BUART:rx_load_fifo\/clock_0
Path slack     : 13033976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_address_detected\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027603  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/main_0    macrocell34   2930   4180  13033976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/clock_0                   macrocell34         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_address_detected\/q
Path End       : \UART_Amulet:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Amulet:BUART:rx_state_0\/clock_0
Path slack     : 13033976p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_address_detected\/clock_0            macrocell30         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_address_detected\/q  macrocell30   1250   1250  13027603  RISE       1
\UART_Amulet:BUART:rx_state_0\/main_0      macrocell36   2930   4180  13033976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_state_0\/clock_0                     macrocell36         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_2\/main_0
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  13026106  RISE       1
\UART:BUART:rx_state_2\/main_0      macrocell13   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_status_3\/main_0
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  13026106  RISE       1
\UART:BUART:rx_status_3\/main_0     macrocell16   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_2\/q
Path End       : \UART_Amulet:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Amulet:BUART:tx_state_2\/clock_0
Path slack     : 13034110p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_2\/q       macrocell47   1250   1250  13019836  RISE       1
\UART_Amulet:BUART:tx_state_2\/main_2  macrocell47   2797   4047  13034110  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_load_fifo\/q
Path End       : \UART_Amulet:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Amulet:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034119p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -1930
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_load_fifo\/clock_0                   macrocell34         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_load_fifo\/q            macrocell34     1250   1250  13029368  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   4367   5617  13034119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxShifter:u0\/clock                 datapathcell4       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_2\/q
Path End       : \UART_Amulet:BUART:txn\/main_4
Capture Clock  : \UART_Amulet:BUART:txn\/clock_0
Path slack     : 13034126p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4031
-------------------------------------   ---- 
End-of-path arrival time (ps)           4031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_2\/clock_0                     macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_2\/q  macrocell47   1250   1250  13019836  RISE       1
\UART_Amulet:BUART:txn\/main_4    macrocell50   2781   4031  13034126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_0\/main_0
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13034134p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  13026106  RISE       1
\UART:BUART:rx_state_0\/main_0      macrocell12   2773   4023  13034134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_address_detected\/q
Path End       : \UART:BUART:rx_state_3\/main_0
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13034134p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4023
-------------------------------------   ---- 
End-of-path arrival time (ps)           4023
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_address_detected\/clock_0                   macrocell6          0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_address_detected\/q  macrocell6    1250   1250  13026106  RISE       1
\UART:BUART:rx_state_3\/main_0      macrocell14   2773   4023  13034134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:pollcount_0\/q
Path End       : \UART_Amulet:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Amulet:BUART:pollcount_0\/clock_0
Path slack     : 13034258p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_0\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:pollcount_0\/q       macrocell28   1250   1250  13026914  RISE       1
\UART_Amulet:BUART:pollcount_0\/main_3  macrocell28   2648   3898  13034258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_0\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:pollcount_0\/q
Path End       : \UART_Amulet:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Amulet:BUART:pollcount_1\/clock_0
Path slack     : 13034258p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3898
-------------------------------------   ---- 
End-of-path arrival time (ps)           3898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_0\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:pollcount_0\/q       macrocell28   1250   1250  13026914  RISE       1
\UART_Amulet:BUART:pollcount_1\/main_4  macrocell29   2648   3898  13034258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:txn\/q
Path End       : \UART_Amulet:BUART:txn\/main_0
Capture Clock  : \UART_Amulet:BUART:txn\/clock_0
Path slack     : 13034271p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:txn\/q       macrocell50   1250   1250  13034271  RISE       1
\UART_Amulet:BUART:txn\/main_0  macrocell50   2636   3886  13034271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:txn\/clock_0                            macrocell50         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_2\/main_4
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell13   1250   1250  13026983  RISE       1
\UART:BUART:rx_state_2\/main_4  macrocell13   2622   3872  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_status_3\/main_4
Capture Clock  : \UART:BUART:rx_status_3\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q        macrocell13   1250   1250  13026983  RISE       1
\UART:BUART:rx_status_3\/main_4  macrocell16   2622   3872  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_0\/main_4
Capture Clock  : \UART:BUART:rx_state_0\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell13   1250   1250  13026983  RISE       1
\UART:BUART:rx_state_0\/main_4  macrocell12   2621   3871  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_0\/clock_0                            macrocell12         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_state_2\/q
Path End       : \UART:BUART:rx_state_3\/main_4
Capture Clock  : \UART:BUART:rx_state_3\/clock_0
Path slack     : 13034285p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3871
-------------------------------------   ---- 
End-of-path arrival time (ps)           3871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_state_2\/q       macrocell13   1250   1250  13026983  RISE       1
\UART:BUART:rx_state_3\/main_4  macrocell14   2621   3871  13034285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_3\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_0\/main_3
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell23   1250   1250  13018377  RISE       1
\UART:BUART:tx_state_0\/main_3  macrocell21   2605   3855  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_1\/main_2
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034302p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3855
-------------------------------------   ---- 
End-of-path arrival time (ps)           3855
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell23   1250   1250  13018377  RISE       1
\UART:BUART:tx_state_1\/main_2  macrocell22   2605   3855  13034302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:tx_state_2\/main_2
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q       macrocell23   1250   1250  13018377  RISE       1
\UART:BUART:tx_state_2\/main_2  macrocell23   2597   3847  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_2\/q
Path End       : \UART:BUART:txn\/main_4
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034310p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3847
-------------------------------------   ---- 
End-of-path arrival time (ps)           3847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_2\/q  macrocell23   1250   1250  13018377  RISE       1
\UART:BUART:txn\/main_4    macrocell26   2597   3847  13034310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_0\/main_4
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13034317p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell19   1250   1250  13018393  RISE       1
\UART:BUART:tx_state_0\/main_4  macrocell21   2590   3840  13034317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_1\/main_3
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034317p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell19   1250   1250  13018393  RISE       1
\UART:BUART:tx_state_1\/main_3  macrocell22   2590   3840  13034317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:tx_state_2\/main_3
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13034319p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q        macrocell19   1250   1250  13018393  RISE       1
\UART:BUART:tx_state_2\/main_3  macrocell23   2588   3838  13034319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_bitclk\/q
Path End       : \UART:BUART:txn\/main_5
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034319p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_bitclk\/clock_0                             macrocell19         0      0  RISE       1

Data path
pin name                  model name   delay     AT     slack  edge  Fanout
------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_bitclk\/q  macrocell19   1250   1250  13018393  RISE       1
\UART:BUART:txn\/main_5   macrocell26   2588   3838  13034319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_0\/main_1
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell21   1250   1250  13018229  RISE       1
\UART:BUART:tx_state_0\/main_1  macrocell21   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_1\/main_1
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034321p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell21   1250   1250  13018229  RISE       1
\UART:BUART:tx_state_1\/main_1  macrocell22   2585   3835  13034321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:tx_state_2\/main_1
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q       macrocell21   1250   1250  13018229  RISE       1
\UART:BUART:tx_state_2\/main_1  macrocell23   2582   3832  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_0\/q
Path End       : \UART:BUART:txn\/main_2
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034324p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_0\/q  macrocell21   1250   1250  13018229  RISE       1
\UART:BUART:txn\/main_2    macrocell26   2582   3832  13034324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_0\/main_0
Capture Clock  : \UART:BUART:tx_state_0\/clock_0
Path slack     : 13034326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell22   1250   1250  13018234  RISE       1
\UART:BUART:tx_state_0\/main_0  macrocell21   2581   3831  13034326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_0\/clock_0                            macrocell21         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_1\/main_0
Capture Clock  : \UART:BUART:tx_state_1\/clock_0
Path slack     : 13034326p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell22   1250   1250  13018234  RISE       1
\UART:BUART:tx_state_1\/main_0  macrocell22   2581   3831  13034326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:tx_state_2\/main_0
Capture Clock  : \UART:BUART:tx_state_2\/clock_0
Path slack     : 13034327p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q       macrocell22   1250   1250  13018234  RISE       1
\UART:BUART:tx_state_2\/main_0  macrocell23   2580   3830  13034327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_2\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:tx_state_1\/q
Path End       : \UART:BUART:txn\/main_1
Capture Clock  : \UART:BUART:txn\/clock_0
Path slack     : 13034327p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:tx_state_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:tx_state_1\/q  macrocell22   1250   1250  13018234  RISE       1
\UART:BUART:txn\/main_1    macrocell26   2580   3830  13034327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:txn\/clock_0                                   macrocell26         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_last\/q
Path End       : \UART:BUART:rx_state_2\/main_6
Capture Clock  : \UART:BUART:rx_state_2\/clock_0
Path slack     : 13034599p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -3510
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_last\/clock_0                               macrocell9          0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\UART:BUART:rx_last\/q          macrocell9    1250   1250  13034599  RISE       1
\UART:BUART:rx_state_2\/main_6  macrocell13   2308   3558  13034599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_state_2\/clock_0                            macrocell13         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:pollcount_1\/q
Path End       : \UART_Amulet:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Amulet:BUART:pollcount_1\/clock_0
Path slack     : 13034615p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_1\/clock_0                    macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT     slack  edge  Fanout
--------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:pollcount_1\/q       macrocell29   1250   1250  13027271  RISE       1
\UART_Amulet:BUART:pollcount_1\/main_2  macrocell29   2291   3541  13034615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:pollcount_1\/clock_0                    macrocell29         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:tx_state_1\/q
Path End       : \UART_Amulet:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Amulet:BUART:tx_state_1\/clock_0
Path slack     : 13034620p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -3510
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:tx_state_1\/q       macrocell46   1250   1250  13018478  RISE       1
\UART_Amulet:BUART:tx_state_1\/main_0  macrocell46   2286   3536  13034620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:tx_state_1\/clock_0                     macrocell46         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_status_3\/q
Path End       : \UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART:BUART:sRX:RxSts\/clock
Path slack     : 13035206p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -1570
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4890
-------------------------------------   ---- 
End-of-path arrival time (ps)           4890
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_status_3\/clock_0                           macrocell16         0      0  RISE       1

Data path
pin name                         model name    delay     AT     slack  edge  Fanout
-------------------------------  ------------  -----  -----  --------  ----  ------
\UART:BUART:rx_status_3\/q       macrocell16    1250   1250  13035206  RISE       1
\UART:BUART:sRX:RxSts\/status_3  statusicell1   3640   4890  13035206  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxSts\/clock                               statusicell1        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART:BUART:rx_load_fifo\/q
Path End       : \UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13035830p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (UART_IntClock:R#1 vs. UART_IntClock:R#2)   13041667
- Setup time                                                  -1930
--------------------------------------------------------   -------- 
End-of-path required time (ps)                             13039737

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3906
-------------------------------------   ---- 
End-of-path arrival time (ps)           3906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:rx_load_fifo\/clock_0                          macrocell10         0      0  RISE       1

Data path
pin name                               model name     delay     AT     slack  edge  Fanout
-------------------------------------  -------------  -----  -----  --------  ----  ------
\UART:BUART:rx_load_fifo\/q            macrocell10     1250   1250  13029737  RISE       1
\UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2656   3906  13035830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\UART:BUART:sRX:RxShifter:u0\/clock                        datapathcell1       0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Amulet:BUART:rx_status_3\/q
Path End       : \UART_Amulet:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Amulet:BUART:sRX:RxSts\/clock
Path slack     : 13035915p

Capture Clock Arrival Time                                                      0
+ Clock path delay                                                              0
+ Cycle adjust (UART_Amulet_IntClock:R#1 vs. UART_Amulet_IntClock:R#2)   13041667
- Setup time                                                                -1570
----------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                           13040097

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4182
-------------------------------------   ---- 
End-of-path arrival time (ps)           4182
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:rx_status_3\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                model name    delay     AT     slack  edge  Fanout
--------------------------------------  ------------  -----  -----  --------  ----  ------
\UART_Amulet:BUART:rx_status_3\/q       macrocell40    1250   1250  13035915  RISE       1
\UART_Amulet:BUART:sRX:RxSts\/status_3  statusicell3   2932   4182  13035915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Amulet:BUART:sRX:RxSts\/clock                        statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

