#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1cf9be0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cf4590 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x1cbdc00 .functor NOT 1, L_0x1d32b60, C4<0>, C4<0>, C4<0>;
L_0x1d31d20 .functor XOR 8, L_0x1d322f0, L_0x1d327d0, C4<00000000>, C4<00000000>;
L_0x1d32a50 .functor XOR 8, L_0x1d31d20, L_0x1d32960, C4<00000000>, C4<00000000>;
v0x1d2ea60_0 .net "B3_next_dut", 0 0, v0x1d2dcb0_0;  1 drivers
v0x1d2eb20_0 .net "B3_next_ref", 0 0, L_0x1d30180;  1 drivers
v0x1d2ebc0_0 .net "Count_next_dut", 0 0, v0x1d2dd90_0;  1 drivers
v0x1d2ec60_0 .net "Count_next_ref", 0 0, L_0x1d313b0;  1 drivers
v0x1d2ed00_0 .net "S1_next_dut", 0 0, v0x1d2de50_0;  1 drivers
v0x1d2edf0_0 .net "S1_next_ref", 0 0, L_0x1d30f30;  1 drivers
v0x1d2eec0_0 .net "S_next_dut", 0 0, v0x1d2df20_0;  1 drivers
v0x1d2ef90_0 .net "S_next_ref", 0 0, L_0x1d30ce0;  1 drivers
v0x1d2f060_0 .net "Wait_next_dut", 0 0, v0x1d2dfe0_0;  1 drivers
v0x1d2f1c0_0 .net "Wait_next_ref", 0 0, L_0x1d31940;  1 drivers
v0x1d2f290_0 .net *"_ivl_10", 7 0, L_0x1d32960;  1 drivers
v0x1d2f330_0 .net *"_ivl_12", 7 0, L_0x1d32a50;  1 drivers
v0x1d2f3d0_0 .net *"_ivl_2", 7 0, L_0x1d32200;  1 drivers
v0x1d2f470_0 .net *"_ivl_4", 7 0, L_0x1d322f0;  1 drivers
v0x1d2f510_0 .net *"_ivl_6", 7 0, L_0x1d327d0;  1 drivers
v0x1d2f5b0_0 .net *"_ivl_8", 7 0, L_0x1d31d20;  1 drivers
v0x1d2f670_0 .net "ack", 0 0, v0x1d2d280_0;  1 drivers
v0x1d2f710_0 .var "clk", 0 0;
v0x1d2f7e0_0 .net "counting_dut", 0 0, v0x1d2e1e0_0;  1 drivers
v0x1d2f8b0_0 .net "counting_ref", 0 0, L_0x1d31c30;  1 drivers
v0x1d2f980_0 .net "d", 0 0, v0x1d2d3e0_0;  1 drivers
v0x1d2fa20_0 .net "done_counting", 0 0, v0x1d2d480_0;  1 drivers
v0x1d2fac0_0 .net "done_dut", 0 0, v0x1d2e390_0;  1 drivers
v0x1d2fb90_0 .net "done_ref", 0 0, L_0x1d31b40;  1 drivers
v0x1d2fc60_0 .net "shift_ena_dut", 0 0, v0x1d2e4f0_0;  1 drivers
v0x1d2fd30_0 .net "shift_ena_ref", 0 0, L_0x1d32040;  1 drivers
v0x1d2fe00_0 .net "state", 9 0, v0x1d2d6e0_0;  1 drivers
v0x1d2fea0_0 .var/2u "stats1", 607 0;
v0x1d2ff40_0 .var/2u "strobe", 0 0;
v0x1d2ffe0_0 .net "tb_match", 0 0, L_0x1d32b60;  1 drivers
v0x1d300b0_0 .net "tb_mismatch", 0 0, L_0x1cbdc00;  1 drivers
LS_0x1d32200_0_0 .concat [ 1 1 1 1], L_0x1d32040, L_0x1d31c30, L_0x1d31b40, L_0x1d31940;
LS_0x1d32200_0_4 .concat [ 1 1 1 1], L_0x1d313b0, L_0x1d30f30, L_0x1d30ce0, L_0x1d30180;
L_0x1d32200 .concat [ 4 4 0 0], LS_0x1d32200_0_0, LS_0x1d32200_0_4;
LS_0x1d322f0_0_0 .concat [ 1 1 1 1], L_0x1d32040, L_0x1d31c30, L_0x1d31b40, L_0x1d31940;
LS_0x1d322f0_0_4 .concat [ 1 1 1 1], L_0x1d313b0, L_0x1d30f30, L_0x1d30ce0, L_0x1d30180;
L_0x1d322f0 .concat [ 4 4 0 0], LS_0x1d322f0_0_0, LS_0x1d322f0_0_4;
LS_0x1d327d0_0_0 .concat [ 1 1 1 1], v0x1d2e4f0_0, v0x1d2e1e0_0, v0x1d2e390_0, v0x1d2dfe0_0;
LS_0x1d327d0_0_4 .concat [ 1 1 1 1], v0x1d2dd90_0, v0x1d2de50_0, v0x1d2df20_0, v0x1d2dcb0_0;
L_0x1d327d0 .concat [ 4 4 0 0], LS_0x1d327d0_0_0, LS_0x1d327d0_0_4;
LS_0x1d32960_0_0 .concat [ 1 1 1 1], L_0x1d32040, L_0x1d31c30, L_0x1d31b40, L_0x1d31940;
LS_0x1d32960_0_4 .concat [ 1 1 1 1], L_0x1d313b0, L_0x1d30f30, L_0x1d30ce0, L_0x1d30180;
L_0x1d32960 .concat [ 4 4 0 0], LS_0x1d32960_0_0, LS_0x1d32960_0_4;
L_0x1d32b60 .cmp/eeq 8, L_0x1d32200, L_0x1d32a50;
S_0x1cd1f70 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x1cf4590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x1cd2150 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x1cd2190 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x1cd21d0 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x1cd2210 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x1cd2250 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x1cd2290 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x1cd22d0 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x1cd2310 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x1cd2350 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x1cd2390 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x1cd8f20 .functor NOT 1, v0x1d2d3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1cce9c0 .functor AND 1, L_0x1d30270, L_0x1cd8f20, C4<1>, C4<1>;
L_0x1cfb280 .functor NOT 1, v0x1d2d3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1cfb2f0 .functor AND 1, L_0x1d303d0, L_0x1cfb280, C4<1>, C4<1>;
L_0x1d30570 .functor OR 1, L_0x1cce9c0, L_0x1cfb2f0, C4<0>, C4<0>;
L_0x1d30750 .functor NOT 1, v0x1d2d3e0_0, C4<0>, C4<0>, C4<0>;
L_0x1d30800 .functor AND 1, L_0x1d30680, L_0x1d30750, C4<1>, C4<1>;
L_0x1d30910 .functor OR 1, L_0x1d30570, L_0x1d30800, C4<0>, C4<0>;
L_0x1d30c20 .functor AND 1, L_0x1d30a70, v0x1d2d280_0, C4<1>, C4<1>;
L_0x1d30ce0 .functor OR 1, L_0x1d30910, L_0x1d30c20, C4<0>, C4<0>;
L_0x1d30f30 .functor AND 1, L_0x1d30e50, v0x1d2d3e0_0, C4<1>, C4<1>;
L_0x1d31180 .functor NOT 1, v0x1d2d480_0, C4<0>, C4<0>, C4<0>;
L_0x1d312f0 .functor AND 1, L_0x1d31090, L_0x1d31180, C4<1>, C4<1>;
L_0x1d313b0 .functor OR 1, L_0x1d30ff0, L_0x1d312f0, C4<0>, C4<0>;
L_0x1d31280 .functor AND 1, L_0x1d31590, v0x1d2d480_0, C4<1>, C4<1>;
L_0x1d31780 .functor NOT 1, v0x1d2d280_0, C4<0>, C4<0>, C4<0>;
L_0x1d31880 .functor AND 1, L_0x1d31680, L_0x1d31780, C4<1>, C4<1>;
L_0x1d31940 .functor OR 1, L_0x1d31280, L_0x1d31880, C4<0>, C4<0>;
v0x1cfb3f0_0 .net "B3_next", 0 0, L_0x1d30180;  alias, 1 drivers
v0x1cbc4c0_0 .net "Count_next", 0 0, L_0x1d313b0;  alias, 1 drivers
v0x1cbc5c0_0 .net "S1_next", 0 0, L_0x1d30f30;  alias, 1 drivers
v0x1cbdd50_0 .net "S_next", 0 0, L_0x1d30ce0;  alias, 1 drivers
v0x1cbddf0_0 .net "Wait_next", 0 0, L_0x1d31940;  alias, 1 drivers
v0x1cbe0e0_0 .net *"_ivl_10", 0 0, L_0x1cfb280;  1 drivers
v0x1cfb490_0 .net *"_ivl_12", 0 0, L_0x1cfb2f0;  1 drivers
v0x1d2b460_0 .net *"_ivl_14", 0 0, L_0x1d30570;  1 drivers
v0x1d2b540_0 .net *"_ivl_17", 0 0, L_0x1d30680;  1 drivers
v0x1d2b620_0 .net *"_ivl_18", 0 0, L_0x1d30750;  1 drivers
v0x1d2b700_0 .net *"_ivl_20", 0 0, L_0x1d30800;  1 drivers
v0x1d2b7e0_0 .net *"_ivl_22", 0 0, L_0x1d30910;  1 drivers
v0x1d2b8c0_0 .net *"_ivl_25", 0 0, L_0x1d30a70;  1 drivers
v0x1d2b9a0_0 .net *"_ivl_26", 0 0, L_0x1d30c20;  1 drivers
v0x1d2ba80_0 .net *"_ivl_3", 0 0, L_0x1d30270;  1 drivers
v0x1d2bb60_0 .net *"_ivl_31", 0 0, L_0x1d30e50;  1 drivers
v0x1d2bc40_0 .net *"_ivl_35", 0 0, L_0x1d30ff0;  1 drivers
v0x1d2bd20_0 .net *"_ivl_37", 0 0, L_0x1d31090;  1 drivers
v0x1d2be00_0 .net *"_ivl_38", 0 0, L_0x1d31180;  1 drivers
v0x1d2bee0_0 .net *"_ivl_4", 0 0, L_0x1cd8f20;  1 drivers
v0x1d2bfc0_0 .net *"_ivl_40", 0 0, L_0x1d312f0;  1 drivers
v0x1d2c0a0_0 .net *"_ivl_45", 0 0, L_0x1d31590;  1 drivers
v0x1d2c180_0 .net *"_ivl_46", 0 0, L_0x1d31280;  1 drivers
v0x1d2c260_0 .net *"_ivl_49", 0 0, L_0x1d31680;  1 drivers
v0x1d2c340_0 .net *"_ivl_50", 0 0, L_0x1d31780;  1 drivers
v0x1d2c420_0 .net *"_ivl_52", 0 0, L_0x1d31880;  1 drivers
v0x1d2c500_0 .net *"_ivl_6", 0 0, L_0x1cce9c0;  1 drivers
v0x1d2c5e0_0 .net *"_ivl_61", 3 0, L_0x1d31d90;  1 drivers
v0x1d2c6c0_0 .net *"_ivl_9", 0 0, L_0x1d303d0;  1 drivers
v0x1d2c7a0_0 .net "ack", 0 0, v0x1d2d280_0;  alias, 1 drivers
v0x1d2c860_0 .net "counting", 0 0, L_0x1d31c30;  alias, 1 drivers
v0x1d2c920_0 .net "d", 0 0, v0x1d2d3e0_0;  alias, 1 drivers
v0x1d2c9e0_0 .net "done", 0 0, L_0x1d31b40;  alias, 1 drivers
v0x1d2ccb0_0 .net "done_counting", 0 0, v0x1d2d480_0;  alias, 1 drivers
v0x1d2cd70_0 .net "shift_ena", 0 0, L_0x1d32040;  alias, 1 drivers
v0x1d2ce30_0 .net "state", 9 0, v0x1d2d6e0_0;  alias, 1 drivers
L_0x1d30180 .part v0x1d2d6e0_0, 6, 1;
L_0x1d30270 .part v0x1d2d6e0_0, 0, 1;
L_0x1d303d0 .part v0x1d2d6e0_0, 1, 1;
L_0x1d30680 .part v0x1d2d6e0_0, 3, 1;
L_0x1d30a70 .part v0x1d2d6e0_0, 9, 1;
L_0x1d30e50 .part v0x1d2d6e0_0, 0, 1;
L_0x1d30ff0 .part v0x1d2d6e0_0, 7, 1;
L_0x1d31090 .part v0x1d2d6e0_0, 8, 1;
L_0x1d31590 .part v0x1d2d6e0_0, 8, 1;
L_0x1d31680 .part v0x1d2d6e0_0, 9, 1;
L_0x1d31b40 .part v0x1d2d6e0_0, 9, 1;
L_0x1d31c30 .part v0x1d2d6e0_0, 8, 1;
L_0x1d31d90 .part v0x1d2d6e0_0, 4, 4;
L_0x1d32040 .reduce/or L_0x1d31d90;
S_0x1d2d090 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x1cf4590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x1d2d280_0 .var "ack", 0 0;
v0x1d2d340_0 .net "clk", 0 0, v0x1d2f710_0;  1 drivers
v0x1d2d3e0_0 .var "d", 0 0;
v0x1d2d480_0 .var "done_counting", 0 0;
v0x1d2d550_0 .var/2u "fail_onehot", 0 0;
v0x1d2d640_0 .var/2u "failed", 0 0;
v0x1d2d6e0_0 .var "state", 9 0;
v0x1d2d780_0 .net "tb_match", 0 0, L_0x1d32b60;  alias, 1 drivers
E_0x1cce980 .event posedge, v0x1d2d340_0;
E_0x1ccd680/0 .event negedge, v0x1d2d340_0;
E_0x1ccd680/1 .event posedge, v0x1d2d340_0;
E_0x1ccd680 .event/or E_0x1ccd680/0, E_0x1ccd680/1;
S_0x1d2d8e0 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x1cf4590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
v0x1d2dcb0_0 .var "B3_next", 0 0;
v0x1d2dd90_0 .var "Count_next", 0 0;
v0x1d2de50_0 .var "S1_next", 0 0;
v0x1d2df20_0 .var "S_next", 0 0;
v0x1d2dfe0_0 .var "Wait_next", 0 0;
v0x1d2e0f0_0 .net "ack", 0 0, v0x1d2d280_0;  alias, 1 drivers
v0x1d2e1e0_0 .var "counting", 0 0;
v0x1d2e2a0_0 .net "d", 0 0, v0x1d2d3e0_0;  alias, 1 drivers
v0x1d2e390_0 .var "done", 0 0;
v0x1d2e450_0 .net "done_counting", 0 0, v0x1d2d480_0;  alias, 1 drivers
v0x1d2e4f0_0 .var "shift_ena", 0 0;
v0x1d2e5b0_0 .net "state", 9 0, v0x1d2d6e0_0;  alias, 1 drivers
E_0x1ccd050 .event anyedge, v0x1d2ce30_0, v0x1d2c920_0, v0x1d2ccb0_0, v0x1d2c7a0_0;
S_0x1d2e840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x1cf4590;
 .timescale -12 -12;
E_0x1d0e810 .event anyedge, v0x1d2ff40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d2ff40_0;
    %nor/r;
    %assign/vec4 v0x1d2ff40_0, 0;
    %wait E_0x1d0e810;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d2d090;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2d640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2d550_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x1d2d090;
T_2 ;
    %wait E_0x1ccd680;
    %load/vec4 v0x1d2d780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d2d640_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1d2d090;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1d2d280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2d480_0, 0;
    %assign/vec4 v0x1d2d3e0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x1d2d6e0_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ccd680;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1d2d280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1d2d480_0, 0, 1;
    %store/vec4 v0x1d2d3e0_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x1d2d6e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1cce980;
    %load/vec4 v0x1d2d640_0;
    %assign/vec4 v0x1d2d550_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ccd680;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x1d2d280_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1d2d480_0, 0, 1;
    %store/vec4 v0x1d2d3e0_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x1d2d6e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x1cce980;
    %load/vec4 v0x1d2d550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x1d2d640_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1d2d8e0;
T_4 ;
    %wait E_0x1ccd050;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2dcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2df20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2de50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2dd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2dfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2e390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2e1e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2e4f0_0, 0, 1;
    %load/vec4 v0x1d2e5b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %jmp T_4.11;
T_4.0 ;
    %load/vec4 v0x1d2e2a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1d2df20_0, 0, 1;
    %load/vec4 v0x1d2e2a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1d2de50_0, 0, 1;
    %jmp T_4.11;
T_4.1 ;
    %load/vec4 v0x1d2e2a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1d2de50_0, 0, 1;
    %load/vec4 v0x1d2e2a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1d2df20_0, 0, 1;
    %jmp T_4.11;
T_4.2 ;
    %jmp T_4.11;
T_4.3 ;
    %load/vec4 v0x1d2e2a0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1d2df20_0, 0, 1;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d2e4f0_0, 0, 1;
    %jmp T_4.11;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d2e4f0_0, 0, 1;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d2e4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d2dcb0_0, 0, 1;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d2e4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d2dd90_0, 0, 1;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d2e1e0_0, 0, 1;
    %load/vec4 v0x1d2e450_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1d2dd90_0, 0, 1;
    %load/vec4 v0x1d2e450_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1d2dfe0_0, 0, 1;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d2e390_0, 0, 1;
    %load/vec4 v0x1d2e0f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x1d2dfe0_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1cf4590;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2ff40_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1cf4590;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d2f710_0;
    %inv;
    %store/vec4 v0x1d2f710_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1cf4590;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d2d340_0, v0x1d300b0_0, v0x1d2f980_0, v0x1d2fa20_0, v0x1d2f670_0, v0x1d2fe00_0, v0x1d2eb20_0, v0x1d2ea60_0, v0x1d2ef90_0, v0x1d2eec0_0, v0x1d2edf0_0, v0x1d2ed00_0, v0x1d2ec60_0, v0x1d2ebc0_0, v0x1d2f1c0_0, v0x1d2f060_0, v0x1d2fb90_0, v0x1d2fac0_0, v0x1d2f8b0_0, v0x1d2f7e0_0, v0x1d2fd30_0, v0x1d2fc60_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1cf4590;
T_8 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1cf4590;
T_9 ;
    %wait E_0x1ccd680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2fea0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
    %load/vec4 v0x1d2ffe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2fea0_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1d2eb20_0;
    %load/vec4 v0x1d2eb20_0;
    %load/vec4 v0x1d2ea60_0;
    %xor;
    %load/vec4 v0x1d2eb20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1d2ef90_0;
    %load/vec4 v0x1d2ef90_0;
    %load/vec4 v0x1d2eec0_0;
    %xor;
    %load/vec4 v0x1d2ef90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1d2edf0_0;
    %load/vec4 v0x1d2edf0_0;
    %load/vec4 v0x1d2ed00_0;
    %xor;
    %load/vec4 v0x1d2edf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x1d2ec60_0;
    %load/vec4 v0x1d2ec60_0;
    %load/vec4 v0x1d2ebc0_0;
    %xor;
    %load/vec4 v0x1d2ec60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x1d2f1c0_0;
    %load/vec4 v0x1d2f1c0_0;
    %load/vec4 v0x1d2f060_0;
    %xor;
    %load/vec4 v0x1d2f1c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x1d2fb90_0;
    %load/vec4 v0x1d2fb90_0;
    %load/vec4 v0x1d2fac0_0;
    %xor;
    %load/vec4 v0x1d2fb90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x1d2f8b0_0;
    %load/vec4 v0x1d2f8b0_0;
    %load/vec4 v0x1d2f7e0_0;
    %xor;
    %load/vec4 v0x1d2f8b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x1d2fd30_0;
    %load/vec4 v0x1d2fd30_0;
    %load/vec4 v0x1d2fc60_0;
    %xor;
    %load/vec4 v0x1d2fd30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x1d2fea0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2fea0_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/machine/review2015_fsmonehot/iter0/response3/top_module.sv";
