0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_bh_no_0009/FA_4bit_bh_no_0009.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_bh_no_0009/FA_4bit_bh_no_0009.srcs/sim_1/new/FA_4bit_bh_tb_no_0009.v,1708845421,verilog,,,,FA_4bit_bh_tb_no_0009,,,,,,,,
C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_bh_no_0009/FA_4bit_bh_no_0009.srcs/sources_1/new/FA_4bit_bh_no_0009.v,1708844188,verilog,,C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_bh_no_0009/FA_4bit_bh_no_0009.srcs/sim_1/new/FA_4bit_bh_tb_no_0009.v,,FA_4bit_bh_no_0009,,,,,,,,
