CMD:./cmake-build-debug/cbp sample_traces/int/int_32_trace.gz

=================== Predictor constants ===================
K = 18
DEFAULT_SIZE = 262144
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 13
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 8192
RESET_INTERVAL = 262144

TOT_SIZE = 177 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
EOF
Table[0]
	 occupation: 2641 / 8192
	 total predictions: 4426238
Table[1]
	 occupation: 7898 / 8192
	 total predictions: 3333673
Table[2]
	 occupation: 8159 / 8192
	 total predictions: 644648
Table[3]
	 occupation: 8190 / 8192
	 total predictions: 162605
Table[4]
	 occupation: 8187 / 8192
	 total predictions: 14623
Table[5]
	 occupation: 6899 / 8192
	 total predictions: 6378
Table[6]
	 occupation: 3832 / 8192
	 total predictions: 6965
Table[7]
	 occupation: 2161 / 8192
	 total predictions: 837
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 23777737
Number of loads that miss in SQ: 21956557 (92.34%)
Number of PFs issued to the memory system 5620969
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 112478986
	misses     = 321
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 31229540
	misses     = 837734
	miss ratio = 2.68%
	pf accesses   = 5620969
	pf misses     = 54351
	pf miss ratio = 0.97%
L2$:
	accesses   = 838055
	misses     = 507245
	miss ratio = 60.53%
	pf accesses   = 54351
	pf misses     = 8404
	pf miss ratio = 15.46%
L3$:
	accesses   = 507245
	misses     = 242434
	miss ratio = 47.79%
	pf accesses   = 8404
	pf misses     = 1432
	pf miss ratio = 17.04%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :23777737
Num Prefetches generated :5628140
Num Prefetches issued :5963269
Num Prefetches filtered by PF queue :16754
Num untimely prefetches dropped from PF queue :7171
Num prefetches not issued LDST contention :342300
Num prefetches not issued stride 0 :8409602
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 110000052
cycles       = 113438370
CycWP        = 103170457
IPC          = 0.9697

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         12636052    2075308  16.4237%  18.8664
JumpDirect           925785          0   0.0000%   0.0000
JumpIndirect         379166          0   0.0000%   0.0000
JumpReturn            95339          0   0.0000%   0.0000
Not control        98442644          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      8740493   1.1441    1149333     183825   0.1315       0.0210  15.9941%  18.3824    7827727    42.5825   782.7686
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052     22296720   1.1212    2869319     467687   0.1287       0.0210  16.2996%  18.7074   19991549    42.7456   799.6603
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    55000052     51003748   1.0784    6322521    1035570   0.1240       0.0203  16.3791%  18.8285   45906638    44.3298   834.6654
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   110000052    113438370   0.9697   12636052    2075308   0.1114       0.0183  16.4237%  18.8664  103170457    49.7133   937.9128
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 110000052 instrs 

ExecTime = 4326.524496793747
