;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 01.06.2017. 16:31:18
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x1A190000  	6681
0x0008	0x1C7D0000  	7293
0x000C	0x1C7D0000  	7293
0x0010	0x1C7D0000  	7293
0x0014	0x1C7D0000  	7293
0x0018	0x1C7D0000  	7293
0x001C	0x1C7D0000  	7293
0x0020	0x1C7D0000  	7293
0x0024	0x1C7D0000  	7293
0x0028	0x1C7D0000  	7293
0x002C	0x1C7D0000  	7293
0x0030	0x1C7D0000  	7293
0x0034	0x1C7D0000  	7293
0x0038	0x1C7D0000  	7293
0x003C	0x1C7D0000  	7293
0x0040	0x1C7D0000  	7293
0x0044	0x1C7D0000  	7293
0x0048	0x1C7D0000  	7293
0x004C	0x1C7D0000  	7293
0x0050	0x1C7D0000  	7293
0x0054	0x1C7D0000  	7293
0x0058	0x1C7D0000  	7293
0x005C	0x1C7D0000  	7293
0x0060	0x1C7D0000  	7293
0x0064	0x1C7D0000  	7293
0x0068	0x1C7D0000  	7293
0x006C	0x1C7D0000  	7293
0x0070	0x1C7D0000  	7293
0x0074	0x1C7D0000  	7293
0x0078	0x1C7D0000  	7293
0x007C	0x1C7D0000  	7293
0x0080	0x1C7D0000  	7293
0x0084	0x1C7D0000  	7293
0x0088	0x1C7D0000  	7293
0x008C	0x1C7D0000  	7293
0x0090	0x1C7D0000  	7293
0x0094	0x1C7D0000  	7293
0x0098	0x1C7D0000  	7293
0x009C	0x1C7D0000  	7293
0x00A0	0x1C7D0000  	7293
0x00A4	0x1C7D0000  	7293
0x00A8	0x1C7D0000  	7293
0x00AC	0x1C7D0000  	7293
0x00B0	0x1C7D0000  	7293
0x00B4	0x1A590000  	6745
0x00B8	0x1C7D0000  	7293
0x00BC	0x1C7D0000  	7293
0x00C0	0x1C7D0000  	7293
0x00C4	0x1C7D0000  	7293
0x00C8	0x1C7D0000  	7293
0x00CC	0x1C7D0000  	7293
0x00D0	0x1C7D0000  	7293
0x00D4	0x1C7D0000  	7293
0x00D8	0x1C7D0000  	7293
0x00DC	0x1C7D0000  	7293
0x00E0	0x1C7D0000  	7293
0x00E4	0x1C7D0000  	7293
0x00E8	0x1C7D0000  	7293
0x00EC	0x1C7D0000  	7293
0x00F0	0x1C7D0000  	7293
0x00F4	0x1C7D0000  	7293
0x00F8	0x1C7D0000  	7293
0x00FC	0x1C7D0000  	7293
0x0100	0x1C7D0000  	7293
0x0104	0x1C7D0000  	7293
0x0108	0x1C7D0000  	7293
0x010C	0x1C7D0000  	7293
0x0110	0x1C7D0000  	7293
0x0114	0x1C7D0000  	7293
0x0118	0x1C7D0000  	7293
0x011C	0x1C7D0000  	7293
0x0120	0x1C7D0000  	7293
0x0124	0x1C7D0000  	7293
0x0128	0x1C7D0000  	7293
0x012C	0x1C7D0000  	7293
0x0130	0x1C7D0000  	7293
0x0134	0x1C7D0000  	7293
0x0138	0x1C7D0000  	7293
0x013C	0x1C7D0000  	7293
0x0140	0x1C7D0000  	7293
0x0144	0x1C7D0000  	7293
0x0148	0x1C7D0000  	7293
0x014C	0x1C7D0000  	7293
0x0150	0x1C7D0000  	7293
0x0154	0x1C7D0000  	7293
0x0158	0x1C7D0000  	7293
0x015C	0x1C7D0000  	7293
0x0160	0x1C7D0000  	7293
0x0164	0x1C7D0000  	7293
0x0168	0x1C7D0000  	7293
0x016C	0x1C7D0000  	7293
0x0170	0x1C7D0000  	7293
0x0174	0x1C7D0000  	7293
0x0178	0x1C7D0000  	7293
0x017C	0x1C7D0000  	7293
0x0180	0x1C7D0000  	7293
0x0184	0x1C7D0000  	7293
; end of ____SysVT
_main:
;main.c, 278 :: 		void main() {
0x1A18	0xF7FFFE4C  BL	5812
0x1A1C	0xF000F918  BL	7248
0x1A20	0xF000FA7A  BL	7960
0x1A24	0xF7FFFE34  BL	5776
0x1A28	0xF000FA36  BL	7832
;main.c, 280 :: 		initDebugMode();
0x1A2C	0xF7FFFCFC  BL	_initDebugMode+0
;main.c, 281 :: 		initTimer3();
0x1A30	0xF7FFFDF0  BL	_initTimer3+0
;main.c, 282 :: 		initADC();
0x1A34	0xF7FFFD1C  BL	_initADC+0
;main.c, 283 :: 		initPWM();
0x1A38	0xF7FFFD5E  BL	_initPWM+0
;main.c, 285 :: 		while(1) {
L_main54:
;main.c, 286 :: 		asm wfi;
0x1A3C	0xBF30    WFI
;main.c, 287 :: 		Delay_ms(100);
0x1A3E	0xF64007FE  MOVW	R7, #2302
0x1A42	0xF2C0073D  MOVT	R7, #61
0x1A46	0xBF00    NOP
0x1A48	0xBF00    NOP
L_main56:
0x1A4A	0x1E7F    SUBS	R7, R7, #1
0x1A4C	0xD1FD    BNE	L_main56
0x1A4E	0xBF00    NOP
0x1A50	0xBF00    NOP
0x1A52	0xBF00    NOP
;main.c, 288 :: 		}
0x1A54	0xE7F2    B	L_main54
;main.c, 289 :: 		}
L_end_main:
L__main_end_loop:
0x1A56	0xE7FE    B	L__main_end_loop
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x10F0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x10F2	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x10F6	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x10FA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x10FE	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x1100	0xB001    ADD	SP, SP, #4
0x1102	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x1218	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x121A	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x121E	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x1222	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x1226	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x1228	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x122C	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x122E	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x1230	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x1232	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x1236	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x123A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x123C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x1240	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x1242	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x1244	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x1248	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x124C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x124E	0xB001    ADD	SP, SP, #4
0x1250	0x4770    BX	LR
; end of ___FillZeros
_initDebugMode:
;main.c, 251 :: 		void initDebugMode ()
0x1428	0xB081    SUB	SP, SP, #4
0x142A	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 254 :: 		UART3_Init_Advanced(9600, _UART_8_BIT_DATA, _UART_NOPARITY, _UART_ONE_STOPBIT, &_GPIO_MODULE_USART3_PD89);
0x142E	0x480F    LDR	R0, [PC, #60]
0x1430	0xB401    PUSH	(R0)
0x1432	0xF2400300  MOVW	R3, #0
0x1436	0xF2400200  MOVW	R2, #0
0x143A	0xF2400100  MOVW	R1, #0
0x143E	0xF2425080  MOVW	R0, #9600
0x1442	0xF7FFFE93  BL	_UART3_Init_Advanced+0
0x1446	0xB001    ADD	SP, SP, #4
;main.c, 255 :: 		Delay_ms(1000);
0x1448	0xF64517FE  MOVW	R7, #23038
0x144C	0xF2C02762  MOVT	R7, #610
L_initDebugMode50:
0x1450	0x1E7F    SUBS	R7, R7, #1
0x1452	0xD1FD    BNE	L_initDebugMode50
0x1454	0xBF00    NOP
0x1456	0xBF00    NOP
0x1458	0xBF00    NOP
0x145A	0xBF00    NOP
0x145C	0xBF00    NOP
;main.c, 256 :: 		UART3_Enable();
0x145E	0xF7FFFE79  BL	_UART3_Enable+0
;main.c, 257 :: 		}
L_end_initDebugMode:
0x1462	0xF8DDE000  LDR	LR, [SP, #0]
0x1466	0xB001    ADD	SP, SP, #4
0x1468	0x4770    BX	LR
0x146A	0xBF00    NOP
0x146C	0x1DC00000  	__GPIO_MODULE_USART3_PD89+0
; end of _initDebugMode
_UART3_Init_Advanced:
;__Lib_UART_123_45_6.c, 416 :: 		
; stop_bits start address is: 12 (R3)
; parity start address is: 8 (R2)
; data_bits start address is: 4 (R1)
; baud_rate start address is: 0 (R0)
0x116C	0xB081    SUB	SP, SP, #4
0x116E	0xF8CDE000  STR	LR, [SP, #0]
; stop_bits end address is: 12 (R3)
; parity end address is: 8 (R2)
; data_bits end address is: 4 (R1)
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
; data_bits start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
; module start address is: 20 (R5)
0x1172	0x9D01    LDR	R5, [SP, #4]
;__Lib_UART_123_45_6.c, 418 :: 		
0x1174	0x462C    MOV	R4, R5
; module end address is: 20 (R5)
0x1176	0xB410    PUSH	(R4)
; parity end address is: 8 (R2)
0x1178	0xB408    PUSH	(R3)
0x117A	0xB293    UXTH	R3, R2
0x117C	0xB28A    UXTH	R2, R1
; data_bits end address is: 4 (R1)
0x117E	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1180	0x4803    LDR	R0, [PC, #12]
; stop_bits end address is: 12 (R3)
0x1182	0xF7FFFC63  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x1186	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 419 :: 		
L_end_UART3_Init_Advanced:
0x1188	0xF8DDE000  LDR	LR, [SP, #0]
0x118C	0xB001    ADD	SP, SP, #4
0x118E	0x4770    BX	LR
0x1190	0x48004000  	USART3_SR+0
; end of _UART3_Init_Advanced
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0A4C	0xB08B    SUB	SP, SP, #44
0x0A4E	0xF8CDE000  STR	LR, [SP, #0]
0x0A52	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x0A54	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x0A58	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x0A5A	0xAC06    ADD	R4, SP, #24
0x0A5C	0xF8AD3004  STRH	R3, [SP, #4]
0x0A60	0xF8AD2008  STRH	R2, [SP, #8]
0x0A64	0x9103    STR	R1, [SP, #12]
0x0A66	0x9004    STR	R0, [SP, #16]
0x0A68	0x4620    MOV	R0, R4
0x0A6A	0xF7FFFEE7  BL	_RCC_GetClocksFrequency+0
0x0A6E	0x9804    LDR	R0, [SP, #16]
0x0A70	0x9903    LDR	R1, [SP, #12]
0x0A72	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A76	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x0A7A	0x4C71    LDR	R4, [PC, #452]
0x0A7C	0x42A0    CMP	R0, R4
0x0A7E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x0A80	0x2501    MOVS	R5, #1
0x0A82	0xB26D    SXTB	R5, R5
0x0A84	0x4C6F    LDR	R4, [PC, #444]
0x0A86	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0A88	0x4D6F    LDR	R5, [PC, #444]
0x0A8A	0x4C70    LDR	R4, [PC, #448]
0x0A8C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x0A8E	0x4D70    LDR	R5, [PC, #448]
0x0A90	0x4C70    LDR	R4, [PC, #448]
0x0A92	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x0A94	0x4D70    LDR	R5, [PC, #448]
0x0A96	0x4C71    LDR	R4, [PC, #452]
0x0A98	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x0A9A	0x4D71    LDR	R5, [PC, #452]
0x0A9C	0x4C71    LDR	R4, [PC, #452]
0x0A9E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0AA0	0x9C09    LDR	R4, [SP, #36]
0x0AA2	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x0AA4	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x0AA6	0x4C70    LDR	R4, [PC, #448]
0x0AA8	0x42A0    CMP	R0, R4
0x0AAA	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0AAC	0x2501    MOVS	R5, #1
0x0AAE	0xB26D    SXTB	R5, R5
0x0AB0	0x4C6E    LDR	R4, [PC, #440]
0x0AB2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x0AB4	0x4D6E    LDR	R5, [PC, #440]
0x0AB6	0x4C65    LDR	R4, [PC, #404]
0x0AB8	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x0ABA	0x4D6E    LDR	R5, [PC, #440]
0x0ABC	0x4C65    LDR	R4, [PC, #404]
0x0ABE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0AC0	0x4D6D    LDR	R5, [PC, #436]
0x0AC2	0x4C66    LDR	R4, [PC, #408]
0x0AC4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x0AC6	0x4D6D    LDR	R5, [PC, #436]
0x0AC8	0x4C66    LDR	R4, [PC, #408]
0x0ACA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x0ACC	0x9C08    LDR	R4, [SP, #32]
0x0ACE	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x0AD0	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x0AD2	0x4C6B    LDR	R4, [PC, #428]
0x0AD4	0x42A0    CMP	R0, R4
0x0AD6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x0AD8	0x2501    MOVS	R5, #1
0x0ADA	0xB26D    SXTB	R5, R5
0x0ADC	0x4C69    LDR	R4, [PC, #420]
0x0ADE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x0AE0	0x4D69    LDR	R5, [PC, #420]
0x0AE2	0x4C5A    LDR	R4, [PC, #360]
0x0AE4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x0AE6	0x4D69    LDR	R5, [PC, #420]
0x0AE8	0x4C5A    LDR	R4, [PC, #360]
0x0AEA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x0AEC	0x4D68    LDR	R5, [PC, #416]
0x0AEE	0x4C5B    LDR	R4, [PC, #364]
0x0AF0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x0AF2	0x4D68    LDR	R5, [PC, #416]
0x0AF4	0x4C5B    LDR	R4, [PC, #364]
0x0AF6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x0AF8	0x9C08    LDR	R4, [SP, #32]
0x0AFA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x0AFC	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x0AFE	0x4C66    LDR	R4, [PC, #408]
0x0B00	0x42A0    CMP	R0, R4
0x0B02	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x0B04	0x2501    MOVS	R5, #1
0x0B06	0xB26D    SXTB	R5, R5
0x0B08	0x4C64    LDR	R4, [PC, #400]
0x0B0A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x0B0C	0x4D64    LDR	R5, [PC, #400]
0x0B0E	0x4C4F    LDR	R4, [PC, #316]
0x0B10	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x0B12	0x4D64    LDR	R5, [PC, #400]
0x0B14	0x4C4F    LDR	R4, [PC, #316]
0x0B16	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x0B18	0x4D63    LDR	R5, [PC, #396]
0x0B1A	0x4C50    LDR	R4, [PC, #320]
0x0B1C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0B1E	0x4D63    LDR	R5, [PC, #396]
0x0B20	0x4C50    LDR	R4, [PC, #320]
0x0B22	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x0B24	0x9C08    LDR	R4, [SP, #32]
0x0B26	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x0B28	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x0B2A	0x4C61    LDR	R4, [PC, #388]
0x0B2C	0x42A0    CMP	R0, R4
0x0B2E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x0B30	0x2501    MOVS	R5, #1
0x0B32	0xB26D    SXTB	R5, R5
0x0B34	0x4C5F    LDR	R4, [PC, #380]
0x0B36	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x0B38	0x4D5F    LDR	R5, [PC, #380]
0x0B3A	0x4C44    LDR	R4, [PC, #272]
0x0B3C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x0B3E	0x4D5F    LDR	R5, [PC, #380]
0x0B40	0x4C44    LDR	R4, [PC, #272]
0x0B42	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x0B44	0x4D5E    LDR	R5, [PC, #376]
0x0B46	0x4C45    LDR	R4, [PC, #276]
0x0B48	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x0B4A	0x4D5E    LDR	R5, [PC, #376]
0x0B4C	0x4C45    LDR	R4, [PC, #276]
0x0B4E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x0B50	0x9C08    LDR	R4, [SP, #32]
0x0B52	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x0B54	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x0B56	0x4C5C    LDR	R4, [PC, #368]
0x0B58	0x42A0    CMP	R0, R4
0x0B5A	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x0B5C	0x2501    MOVS	R5, #1
0x0B5E	0xB26D    SXTB	R5, R5
0x0B60	0x4C5A    LDR	R4, [PC, #360]
0x0B62	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x0B64	0x4D5A    LDR	R5, [PC, #360]
0x0B66	0x4C39    LDR	R4, [PC, #228]
0x0B68	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x0B6A	0x4D5A    LDR	R5, [PC, #360]
0x0B6C	0x4C39    LDR	R4, [PC, #228]
0x0B6E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x0B70	0x4D59    LDR	R5, [PC, #356]
0x0B72	0x4C3A    LDR	R4, [PC, #232]
0x0B74	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x0B76	0x4D59    LDR	R5, [PC, #356]
0x0B78	0x4C3A    LDR	R4, [PC, #232]
0x0B7A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x0B7C	0x9C09    LDR	R4, [SP, #36]
0x0B7E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x0B80	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x0B84	0xF8AD2008  STRH	R2, [SP, #8]
0x0B88	0x9103    STR	R1, [SP, #12]
0x0B8A	0x9004    STR	R0, [SP, #16]
0x0B8C	0x4630    MOV	R0, R6
0x0B8E	0xF7FFFCEB  BL	_GPIO_Alternate_Function_Enable+0
0x0B92	0x9804    LDR	R0, [SP, #16]
0x0B94	0x9903    LDR	R1, [SP, #12]
0x0B96	0xF8BD2008  LDRH	R2, [SP, #8]
0x0B9A	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0B9E	0xF2000510  ADDW	R5, R0, #16
0x0BA2	0x2400    MOVS	R4, #0
0x0BA4	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0BA6	0xF2000510  ADDW	R5, R0, #16
0x0BAA	0x682C    LDR	R4, [R5, #0]
0x0BAC	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0BAE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0BB0	0xF200050C  ADDW	R5, R0, #12
0x0BB4	0x2400    MOVS	R4, #0
0x0BB6	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0BB8	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0BBA	0xF4426280  ORR	R2, R2, #1024
0x0BBE	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0BC0	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0BC2	0xF200050C  ADDW	R5, R0, #12
0x0BC6	0x682C    LDR	R4, [R5, #0]
0x0BC8	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0BCA	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0BCC	0xF200060C  ADDW	R6, R0, #12
0x0BD0	0x2501    MOVS	R5, #1
0x0BD2	0x6834    LDR	R4, [R6, #0]
0x0BD4	0xF365344D  BFI	R4, R5, #13, #1
0x0BD8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0BDA	0xF200060C  ADDW	R6, R0, #12
0x0BDE	0x2501    MOVS	R5, #1
0x0BE0	0x6834    LDR	R4, [R6, #0]
0x0BE2	0xF36504C3  BFI	R4, R5, #3, #1
0x0BE6	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0BE8	0xF200060C  ADDW	R6, R0, #12
0x0BEC	0x2501    MOVS	R5, #1
0x0BEE	0x6834    LDR	R4, [R6, #0]
0x0BF0	0xF3650482  BFI	R4, R5, #2, #1
0x0BF4	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0BF6	0xF2000514  ADDW	R5, R0, #20
0x0BFA	0x2400    MOVS	R4, #0
0x0BFC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0BFE	0x9D05    LDR	R5, [SP, #20]
0x0C00	0x2419    MOVS	R4, #25
0x0C02	0x4365    MULS	R5, R4, R5
0x0C04	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0C06	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0C0A	0x2464    MOVS	R4, #100
0x0C0C	0xFBB7F4F4  UDIV	R4, R7, R4
0x0C10	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0C12	0x0935    LSRS	R5, R6, #4
0x0C14	0x2464    MOVS	R4, #100
0x0C16	0x436C    MULS	R4, R5, R4
0x0C18	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0C1A	0x0124    LSLS	R4, R4, #4
0x0C1C	0xF2040532  ADDW	R5, R4, #50
0x0C20	0x2464    MOVS	R4, #100
0x0C22	0xFBB5F4F4  UDIV	R4, R5, R4
0x0C26	0xF004040F  AND	R4, R4, #15
0x0C2A	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0C2E	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0C32	0xB2A4    UXTH	R4, R4
0x0C34	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0C36	0xF8DDE000  LDR	LR, [SP, #0]
0x0C3A	0xB00B    ADD	SP, SP, #44
0x0C3C	0x4770    BX	LR
0x0C3E	0xBF00    NOP
0x0C40	0x10004001  	USART1_SR+0
0x0C44	0x08904247  	RCC_APB2ENR+0
0x0C48	0xFFFFFFFF  	_UART1_Write+0
0x0C4C	0x00E42000  	_UART_Wr_Ptr+0
0x0C50	0xFFFFFFFF  	_UART1_Read+0
0x0C54	0x00E82000  	_UART_Rd_Ptr+0
0x0C58	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0C5C	0x00EC2000  	_UART_Rdy_Ptr+0
0x0C60	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0C64	0x00F02000  	_UART_Tx_Idle_Ptr+0
0x0C68	0x44004000  	USART2_SR+0
0x0C6C	0x08444247  	RCC_APB1ENR+0
0x0C70	0xFFFFFFFF  	_UART2_Write+0
0x0C74	0xFFFFFFFF  	_UART2_Read+0
0x0C78	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0C7C	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0C80	0x48004000  	USART3_SR+0
0x0C84	0x08484247  	RCC_APB1ENR+0
0x0C88	0xFFFFFFFF  	_UART3_Write+0
0x0C8C	0xFFFFFFFF  	_UART3_Read+0
0x0C90	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0C94	0x12F10000  	_UART3_Tx_Idle+0
0x0C98	0x4C004000  	UART4_SR+0
0x0C9C	0x084C4247  	RCC_APB1ENR+0
0x0CA0	0xFFFFFFFF  	_UART4_Write+0
0x0CA4	0xFFFFFFFF  	_UART4_Read+0
0x0CA8	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0CAC	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0CB0	0x50004000  	UART5_SR+0
0x0CB4	0x08504247  	RCC_APB1ENR+0
0x0CB8	0xFFFFFFFF  	_UART5_Write+0
0x0CBC	0xFFFFFFFF  	_UART5_Read+0
0x0CC0	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0CC4	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0CC8	0x14004001  	USART6_SR+0
0x0CCC	0x08944247  	RCC_APB2ENR+0
0x0CD0	0xFFFFFFFF  	_UART6_Write+0
0x0CD4	0xFFFFFFFF  	_UART6_Read+0
0x0CD8	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0CDC	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x083C	0xB082    SUB	SP, SP, #8
0x083E	0xF8CDE000  STR	LR, [SP, #0]
0x0842	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0844	0x4619    MOV	R1, R3
0x0846	0x9101    STR	R1, [SP, #4]
0x0848	0xF7FFFE88  BL	_Get_Fosc_kHz+0
0x084C	0xF24031E8  MOVW	R1, #1000
0x0850	0xFB00F201  MUL	R2, R0, R1
0x0854	0x9901    LDR	R1, [SP, #4]
0x0856	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0858	0x4917    LDR	R1, [PC, #92]
0x085A	0x6809    LDR	R1, [R1, #0]
0x085C	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x0860	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x0862	0x4916    LDR	R1, [PC, #88]
0x0864	0x1889    ADDS	R1, R1, R2
0x0866	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0868	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x086A	0x1D1A    ADDS	R2, R3, #4
0x086C	0x6819    LDR	R1, [R3, #0]
0x086E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0870	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x0872	0x4911    LDR	R1, [PC, #68]
0x0874	0x6809    LDR	R1, [R1, #0]
0x0876	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x087A	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x087C	0x490F    LDR	R1, [PC, #60]
0x087E	0x1889    ADDS	R1, R1, R2
0x0880	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0882	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0884	0xF2030208  ADDW	R2, R3, #8
0x0888	0x1D19    ADDS	R1, R3, #4
0x088A	0x6809    LDR	R1, [R1, #0]
0x088C	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x088E	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x0890	0x4909    LDR	R1, [PC, #36]
0x0892	0x6809    LDR	R1, [R1, #0]
0x0894	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0898	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x089A	0x4908    LDR	R1, [PC, #32]
0x089C	0x1889    ADDS	R1, R1, R2
0x089E	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x08A0	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x08A2	0xF203020C  ADDW	R2, R3, #12
0x08A6	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x08A8	0x6809    LDR	R1, [R1, #0]
0x08AA	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x08AC	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x08AE	0xF8DDE000  LDR	LR, [SP, #0]
0x08B2	0xB002    ADD	SP, SP, #8
0x08B4	0x4770    BX	LR
0x08B6	0xBF00    NOP
0x08B8	0x38084002  	RCC_CFGR+0
0x08BC	0x002A2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x055C	0x4801    LDR	R0, [PC, #4]
0x055E	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0560	0x4770    BX	LR
0x0562	0xBF00    NOP
0x0564	0x00DC2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x0568	0xB083    SUB	SP, SP, #12
0x056A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x056E	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x0570	0x00A1    LSLS	R1, R4, #2
0x0572	0x1841    ADDS	R1, R0, R1
0x0574	0x6809    LDR	R1, [R1, #0]
0x0576	0xF1B13FFF  CMP	R1, #-1
0x057A	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x057C	0xF2000134  ADDW	R1, R0, #52
0x0580	0x00A3    LSLS	R3, R4, #2
0x0582	0x18C9    ADDS	R1, R1, R3
0x0584	0x6809    LDR	R1, [R1, #0]
0x0586	0x460A    MOV	R2, R1
0x0588	0x18C1    ADDS	R1, R0, R3
0x058A	0x6809    LDR	R1, [R1, #0]
0x058C	0x9001    STR	R0, [SP, #4]
0x058E	0xF8AD4008  STRH	R4, [SP, #8]
0x0592	0x4608    MOV	R0, R1
0x0594	0x4611    MOV	R1, R2
0x0596	0xF7FFFF63  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x059A	0xF8BD4008  LDRH	R4, [SP, #8]
0x059E	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x05A0	0x1C64    ADDS	R4, R4, #1
0x05A2	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x05A4	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x05A6	0xF8DDE000  LDR	LR, [SP, #0]
0x05AA	0xB003    ADD	SP, SP, #12
0x05AC	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0460	0xB083    SUB	SP, SP, #12
0x0462	0xF8CDE000  STR	LR, [SP, #0]
0x0466	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0468	0xF00403FF  AND	R3, R4, #255
0x046C	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x046E	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0470	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0474	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0476	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0478	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x047C	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x047E	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0480	0x4A2D    LDR	R2, [PC, #180]
0x0482	0x9202    STR	R2, [SP, #8]
0x0484	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x0486	0x4A2D    LDR	R2, [PC, #180]
0x0488	0x9202    STR	R2, [SP, #8]
0x048A	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x048C	0x4A2C    LDR	R2, [PC, #176]
0x048E	0x9202    STR	R2, [SP, #8]
0x0490	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x0492	0x4A2C    LDR	R2, [PC, #176]
0x0494	0x9202    STR	R2, [SP, #8]
0x0496	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x0498	0x4A2B    LDR	R2, [PC, #172]
0x049A	0x9202    STR	R2, [SP, #8]
0x049C	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x049E	0x4A2B    LDR	R2, [PC, #172]
0x04A0	0x9202    STR	R2, [SP, #8]
0x04A2	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x04A4	0x4A2A    LDR	R2, [PC, #168]
0x04A6	0x9202    STR	R2, [SP, #8]
0x04A8	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x04AA	0x4A2A    LDR	R2, [PC, #168]
0x04AC	0x9202    STR	R2, [SP, #8]
0x04AE	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x04B0	0x4A29    LDR	R2, [PC, #164]
0x04B2	0x9202    STR	R2, [SP, #8]
0x04B4	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x04B6	0x2800    CMP	R0, #0
0x04B8	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x04BA	0x2801    CMP	R0, #1
0x04BC	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x04BE	0x2802    CMP	R0, #2
0x04C0	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x04C2	0x2803    CMP	R0, #3
0x04C4	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x04C6	0x2804    CMP	R0, #4
0x04C8	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x04CA	0x2805    CMP	R0, #5
0x04CC	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x04CE	0x2806    CMP	R0, #6
0x04D0	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x04D2	0x2807    CMP	R0, #7
0x04D4	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x04D6	0x2808    CMP	R0, #8
0x04D8	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x04DA	0x2201    MOVS	R2, #1
0x04DC	0xB212    SXTH	R2, R2
0x04DE	0xFA02F20C  LSL	R2, R2, R12
0x04E2	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x04E6	0x9802    LDR	R0, [SP, #8]
0x04E8	0x460A    MOV	R2, R1
0x04EA	0xF8BD1004  LDRH	R1, [SP, #4]
0x04EE	0xF7FFFE9F  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x04F2	0x9A02    LDR	R2, [SP, #8]
0x04F4	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x04F8	0xF1BC0F07  CMP	R12, #7
0x04FC	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x04FE	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0500	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0502	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0506	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0508	0x9101    STR	R1, [SP, #4]
0x050A	0x4601    MOV	R1, R0
0x050C	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x050E	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0510	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0512	0x0083    LSLS	R3, R0, #2
0x0514	0xF04F020F  MOV	R2, #15
0x0518	0x409A    LSLS	R2, R3
0x051A	0x43D3    MVN	R3, R2
0x051C	0x680A    LDR	R2, [R1, #0]
0x051E	0x401A    ANDS	R2, R3
0x0520	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0522	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0524	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0528	0x680A    LDR	R2, [R1, #0]
0x052A	0x431A    ORRS	R2, R3
0x052C	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x052E	0xF8DDE000  LDR	LR, [SP, #0]
0x0532	0xB003    ADD	SP, SP, #12
0x0534	0x4770    BX	LR
0x0536	0xBF00    NOP
0x0538	0x00004002  	#1073872896
0x053C	0x04004002  	#1073873920
0x0540	0x08004002  	#1073874944
0x0544	0x0C004002  	#1073875968
0x0548	0x10004002  	#1073876992
0x054C	0x14004002  	#1073878016
0x0550	0x18004002  	#1073879040
0x0554	0x1C004002  	#1073880064
0x0558	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0230	0xB084    SUB	SP, SP, #16
0x0232	0xF8CDE000  STR	LR, [SP, #0]
0x0236	0xB28D    UXTH	R5, R1
0x0238	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x023A	0x4B86    LDR	R3, [PC, #536]
0x023C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0240	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0242	0x4618    MOV	R0, R3
0x0244	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0248	0xF1B50FFF  CMP	R5, #255
0x024C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x024E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0250	0x4B81    LDR	R3, [PC, #516]
0x0252	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0256	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0258	0x4B80    LDR	R3, [PC, #512]
0x025A	0x429E    CMP	R6, R3
0x025C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x025E	0xF2455355  MOVW	R3, #21845
0x0262	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0266	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0268	0x1D3D    ADDS	R5, R7, #4
0x026A	0x682C    LDR	R4, [R5, #0]
0x026C	0xF06F03FF  MVN	R3, #255
0x0270	0xEA040303  AND	R3, R4, R3, LSL #0
0x0274	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0276	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x027A	0x682C    LDR	R4, [R5, #0]
0x027C	0xF64F73FF  MOVW	R3, #65535
0x0280	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0284	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0286	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0288	0x2E42    CMP	R6, #66
0x028A	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x028C	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x028E	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0290	0xF64F73FF  MOVW	R3, #65535
0x0294	0x429D    CMP	R5, R3
0x0296	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0298	0x4B70    LDR	R3, [PC, #448]
0x029A	0x429E    CMP	R6, R3
0x029C	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x029E	0xF04F3355  MOV	R3, #1431655765
0x02A2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x02A4	0x1D3C    ADDS	R4, R7, #4
0x02A6	0x2300    MOVS	R3, #0
0x02A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x02AA	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x02AE	0xF04F33FF  MOV	R3, #-1
0x02B2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x02B4	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02B6	0x2E42    CMP	R6, #66
0x02B8	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x02BA	0x2300    MOVS	R3, #0
0x02BC	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x02BE	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x02C0	0xF0060301  AND	R3, R6, #1
0x02C4	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x02C6	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x02C8	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x02CA	0xF0060308  AND	R3, R6, #8
0x02CE	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x02D0	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x02D2	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x02D4	0xF0060304  AND	R3, R6, #4
0x02D8	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x02DA	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x02DC	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x02DE	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x02E0	0xF4062301  AND	R3, R6, #528384
0x02E4	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x02E6	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x02E8	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x02EA	0xF4066300  AND	R3, R6, #2048
0x02EE	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x02F0	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x02F2	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x02F4	0xF4066380  AND	R3, R6, #1024
0x02F8	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x02FA	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x02FC	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x02FE	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0300	0xF0060320  AND	R3, R6, #32
0x0304	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0306	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0308	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x030A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x030C	0xF4067380  AND	R3, R6, #256
0x0310	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0312	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0314	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0316	0xF0060380  AND	R3, R6, #128
0x031A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x031C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x031E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0320	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0322	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0326	0x9201    STR	R2, [SP, #4]
0x0328	0xFA1FF985  UXTH	R9, R5
0x032C	0x46B0    MOV	R8, R6
0x032E	0x4606    MOV	R6, R0
0x0330	0x4618    MOV	R0, R3
0x0332	0x460A    MOV	R2, R1
0x0334	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0336	0xF1BA0F10  CMP	R10, #16
0x033A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x033E	0xF04F0301  MOV	R3, #1
0x0342	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0346	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x034A	0x42A3    CMP	R3, R4
0x034C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0350	0xEA4F044A  LSL	R4, R10, #1
0x0354	0xF04F0303  MOV	R3, #3
0x0358	0x40A3    LSLS	R3, R4
0x035A	0x43DC    MVN	R4, R3
0x035C	0x683B    LDR	R3, [R7, #0]
0x035E	0x4023    ANDS	R3, R4
0x0360	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0362	0xEA4F034A  LSL	R3, R10, #1
0x0366	0xFA06F403  LSL	R4, R6, R3
0x036A	0x683B    LDR	R3, [R7, #0]
0x036C	0x4323    ORRS	R3, R4
0x036E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0370	0xF008030C  AND	R3, R8, #12
0x0374	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0376	0xF2070508  ADDW	R5, R7, #8
0x037A	0xEA4F044A  LSL	R4, R10, #1
0x037E	0xF04F0303  MOV	R3, #3
0x0382	0x40A3    LSLS	R3, R4
0x0384	0x43DC    MVN	R4, R3
0x0386	0x682B    LDR	R3, [R5, #0]
0x0388	0x4023    ANDS	R3, R4
0x038A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x038C	0xF2070508  ADDW	R5, R7, #8
0x0390	0xEA4F034A  LSL	R3, R10, #1
0x0394	0xFA02F403  LSL	R4, R2, R3
0x0398	0x682B    LDR	R3, [R5, #0]
0x039A	0x4323    ORRS	R3, R4
0x039C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x039E	0x1D3D    ADDS	R5, R7, #4
0x03A0	0xFA1FF48A  UXTH	R4, R10
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x43DC    MVN	R4, R3
0x03AC	0x682B    LDR	R3, [R5, #0]
0x03AE	0x4023    ANDS	R3, R4
0x03B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x03B2	0x1D3D    ADDS	R5, R7, #4
0x03B4	0xFA1FF48A  UXTH	R4, R10
0x03B8	0xB28B    UXTH	R3, R1
0x03BA	0xFA03F404  LSL	R4, R3, R4
0x03BE	0xB2A4    UXTH	R4, R4
0x03C0	0x682B    LDR	R3, [R5, #0]
0x03C2	0x4323    ORRS	R3, R4
0x03C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x03C6	0xF207050C  ADDW	R5, R7, #12
0x03CA	0xFA1FF38A  UXTH	R3, R10
0x03CE	0x005C    LSLS	R4, R3, #1
0x03D0	0xB2A4    UXTH	R4, R4
0x03D2	0xF04F0303  MOV	R3, #3
0x03D6	0x40A3    LSLS	R3, R4
0x03D8	0x43DC    MVN	R4, R3
0x03DA	0x682B    LDR	R3, [R5, #0]
0x03DC	0x4023    ANDS	R3, R4
0x03DE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x03E0	0xF207050C  ADDW	R5, R7, #12
0x03E4	0xEA4F034A  LSL	R3, R10, #1
0x03E8	0xFA00F403  LSL	R4, R0, R3
0x03EC	0x682B    LDR	R3, [R5, #0]
0x03EE	0x4323    ORRS	R3, R4
0x03F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x03F2	0xF0080308  AND	R3, R8, #8
0x03F6	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x03F8	0xF4080370  AND	R3, R8, #15728640
0x03FC	0x0D1B    LSRS	R3, R3, #20
0x03FE	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0402	0xF1BA0F07  CMP	R10, #7
0x0406	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0408	0xF2070324  ADDW	R3, R7, #36
0x040C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x040E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0412	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0414	0xF2070320  ADDW	R3, R7, #32
0x0418	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x041A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x041C	0x00AC    LSLS	R4, R5, #2
0x041E	0xF04F030F  MOV	R3, #15
0x0422	0x40A3    LSLS	R3, R4
0x0424	0x43DC    MVN	R4, R3
0x0426	0x9B02    LDR	R3, [SP, #8]
0x0428	0x681B    LDR	R3, [R3, #0]
0x042A	0xEA030404  AND	R4, R3, R4, LSL #0
0x042E	0x9B02    LDR	R3, [SP, #8]
0x0430	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0432	0xF89D400C  LDRB	R4, [SP, #12]
0x0436	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0438	0x409C    LSLS	R4, R3
0x043A	0x9B02    LDR	R3, [SP, #8]
0x043C	0x681B    LDR	R3, [R3, #0]
0x043E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0442	0x9B02    LDR	R3, [SP, #8]
0x0444	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0446	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x044A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x044C	0xF8DDE000  LDR	LR, [SP, #0]
0x0450	0xB004    ADD	SP, SP, #16
0x0452	0x4770    BX	LR
0x0454	0xFC00FFFF  	#-1024
0x0458	0x0000FFFF  	#-65536
0x045C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_UART3_Enable:
;__Lib_UART_123_45_6.c, 298 :: 		
0x1154	0xB081    SUB	SP, SP, #4
0x1156	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 299 :: 		
0x115A	0x4803    LDR	R0, [PC, #12]
0x115C	0xF7FFFE12  BL	__Lib_UART_123_45_6_UARTx_Enable+0
;__Lib_UART_123_45_6.c, 300 :: 		
L_end_UART3_Enable:
0x1160	0xF8DDE000  LDR	LR, [SP, #0]
0x1164	0xB001    ADD	SP, SP, #4
0x1166	0x4770    BX	LR
0x1168	0x48004000  	USART3_SR+0
; end of _UART3_Enable
__Lib_UART_123_45_6_UARTx_Enable:
;__Lib_UART_123_45_6.c, 282 :: 		
; UART_Base start address is: 0 (R0)
0x0D84	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 284 :: 		
0x0D86	0xF200030C  ADDW	R3, R0, #12
0x0D8A	0x2201    MOVS	R2, #1
0x0D8C	0x6819    LDR	R1, [R3, #0]
0x0D8E	0xF362314D  BFI	R1, R2, #13, #1
0x0D92	0x6019    STR	R1, [R3, #0]
;__Lib_UART_123_45_6.c, 285 :: 		
0x0D94	0xF200030C  ADDW	R3, R0, #12
0x0D98	0x2201    MOVS	R2, #1
0x0D9A	0x6819    LDR	R1, [R3, #0]
0x0D9C	0xF36201C3  BFI	R1, R2, #3, #1
0x0DA0	0x6019    STR	R1, [R3, #0]
;__Lib_UART_123_45_6.c, 286 :: 		
0x0DA2	0xF200030C  ADDW	R3, R0, #12
; UART_Base end address is: 0 (R0)
0x0DA6	0x2201    MOVS	R2, #1
0x0DA8	0x6819    LDR	R1, [R3, #0]
0x0DAA	0xF3620182  BFI	R1, R2, #2, #1
0x0DAE	0x6019    STR	R1, [R3, #0]
;__Lib_UART_123_45_6.c, 287 :: 		
L_end_UARTx_Enable:
0x0DB0	0xB001    ADD	SP, SP, #4
0x0DB2	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Enable
_initTimer3:
;main.c, 240 :: 		void initTimer3(){
0x1614	0xB081    SUB	SP, SP, #4
0x1616	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 241 :: 		RCC_APB1ENR.TIM3EN = 1;  // Enable clock gating for timer module 3
0x161A	0x2101    MOVS	R1, #1
0x161C	0xB249    SXTB	R1, R1
0x161E	0x480E    LDR	R0, [PC, #56]
0x1620	0x6001    STR	R1, [R0, #0]
;main.c, 242 :: 		TIM3_CR1.CEN = 0;// Disable timer
0x1622	0x2100    MOVS	R1, #0
0x1624	0xB249    SXTB	R1, R1
0x1626	0x480D    LDR	R0, [PC, #52]
0x1628	0x6001    STR	R1, [R0, #0]
;main.c, 243 :: 		TIM3_PSC = timer_psc[TIMER_INTERRUPT_MODE];  // Set timer prescaler.
0x162A	0x480D    LDR	R0, [PC, #52]
0x162C	0x8801    LDRH	R1, [R0, #0]
0x162E	0x480D    LDR	R0, [PC, #52]
0x1630	0x6001    STR	R1, [R0, #0]
;main.c, 244 :: 		TIM3_ARR = timer_arr[TIMER_INTERRUPT_MODE]; //
0x1632	0x480D    LDR	R0, [PC, #52]
0x1634	0x8801    LDRH	R1, [R0, #0]
0x1636	0x480D    LDR	R0, [PC, #52]
0x1638	0x6001    STR	R1, [R0, #0]
;main.c, 245 :: 		NVIC_IntEnable(IVT_INT_TIM3);  // Enable timer interrupt
0x163A	0xF240002D  MOVW	R0, #45
0x163E	0xF7FFFC47  BL	_NVIC_IntEnable+0
;main.c, 246 :: 		TIM3_DIER.UIE = 1; // Update interrupt enable
0x1642	0x2101    MOVS	R1, #1
0x1644	0xB249    SXTB	R1, R1
0x1646	0x480A    LDR	R0, [PC, #40]
0x1648	0x6001    STR	R1, [R0, #0]
;main.c, 247 :: 		TIM3_CR1.CEN = 1; // Enable timer
0x164A	0x4804    LDR	R0, [PC, #16]
0x164C	0x6001    STR	R1, [R0, #0]
;main.c, 248 :: 		}
L_end_initTimer3:
0x164E	0xF8DDE000  LDR	LR, [SP, #0]
0x1652	0xB001    ADD	SP, SP, #4
0x1654	0x4770    BX	LR
0x1656	0xBF00    NOP
0x1658	0x08044247  	RCC_APB1ENR+0
0x165C	0x80004200  	TIM3_CR1+0
0x1660	0x00042000  	_timer_psc+4
0x1664	0x04284000  	TIM3_PSC+0
0x1668	0x00102000  	_timer_arr+4
0x166C	0x042C4000  	TIM3_ARR+0
0x1670	0x81804200  	TIM3_DIER+0
; end of _initTimer3
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x0ED0	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x0ED2	0x2804    CMP	R0, #4
0x0ED4	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x0ED6	0x4919    LDR	R1, [PC, #100]
0x0ED8	0x6809    LDR	R1, [R1, #0]
0x0EDA	0xF4413280  ORR	R2, R1, #65536
0x0EDE	0x4917    LDR	R1, [PC, #92]
0x0EE0	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x0EE2	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x0EE4	0x2805    CMP	R0, #5
0x0EE6	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x0EE8	0x4914    LDR	R1, [PC, #80]
0x0EEA	0x6809    LDR	R1, [R1, #0]
0x0EEC	0xF4413200  ORR	R2, R1, #131072
0x0EF0	0x4912    LDR	R1, [PC, #72]
0x0EF2	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x0EF4	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x0EF6	0x2806    CMP	R0, #6
0x0EF8	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x0EFA	0x4910    LDR	R1, [PC, #64]
0x0EFC	0x6809    LDR	R1, [R1, #0]
0x0EFE	0xF4412280  ORR	R2, R1, #262144
0x0F02	0x490E    LDR	R1, [PC, #56]
0x0F04	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x0F06	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0F08	0x280F    CMP	R0, #15
0x0F0A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x0F0C	0x490C    LDR	R1, [PC, #48]
0x0F0E	0x6809    LDR	R1, [R1, #0]
0x0F10	0xF0410202  ORR	R2, R1, #2
0x0F14	0x490A    LDR	R1, [PC, #40]
0x0F16	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x0F18	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0F1A	0x2810    CMP	R0, #16
0x0F1C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x0F1E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0F22	0x0961    LSRS	R1, R4, #5
0x0F24	0x008A    LSLS	R2, R1, #2
0x0F26	0x4907    LDR	R1, [PC, #28]
0x0F28	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x0F2A	0xF004021F  AND	R2, R4, #31
0x0F2E	0xF04F0101  MOV	R1, #1
0x0F32	0x4091    LSLS	R1, R2
0x0F34	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x0F36	0xB001    ADD	SP, SP, #4
0x0F38	0x4770    BX	LR
0x0F3A	0xBF00    NOP
0x0F3C	0xED24E000  	SCB_SHCRS+0
0x0F40	0xE010E000  	STK_CTRL+0
0x0F44	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_initADC:
;main.c, 259 :: 		void initADC()
0x1470	0xB081    SUB	SP, SP, #4
0x1472	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 262 :: 		GPIO_Analog_Input(&GPIOC_BASE, _GPIO_PINMASK_1);
0x1476	0xF2400102  MOVW	R1, #2
0x147A	0x4806    LDR	R0, [PC, #24]
0x147C	0xF7FFFD1C  BL	_GPIO_Analog_Input+0
;main.c, 263 :: 		ADC_Set_Input_Channel(_ADC_CHANNEL_11);
0x1480	0xF6400000  MOVW	R0, #2048
0x1484	0xF7FFFD7A  BL	_ADC_Set_Input_Channel+0
;main.c, 264 :: 		ADC1_Init();
0x1488	0xF7FFFD5E  BL	_ADC1_Init+0
;main.c, 265 :: 		}
L_end_initADC:
0x148C	0xF8DDE000  LDR	LR, [SP, #0]
0x1490	0xB001    ADD	SP, SP, #4
0x1492	0x4770    BX	LR
0x1494	0x08004002  	GPIOC_BASE+0
; end of _initADC
_GPIO_Analog_Input:
;__Lib_GPIO_32F4xx.c, 241 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0EB8	0xB081    SUB	SP, SP, #4
0x0EBA	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 242 :: 		
0x0EBE	0xF04F0201  MOV	R2, #1
0x0EC2	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0EC4	0xF7FFF9B4  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 243 :: 		
L_end_GPIO_Analog_Input:
0x0EC8	0xF8DDE000  LDR	LR, [SP, #0]
0x0ECC	0xB001    ADD	SP, SP, #4
0x0ECE	0x4770    BX	LR
; end of _GPIO_Analog_Input
_ADC_Set_Input_Channel:
;__Lib_ADC_123_32F20x_16ch.c, 44 :: 		
; input_mask start address is: 0 (R0)
0x0F7C	0xB081    SUB	SP, SP, #4
0x0F7E	0xF8CDE000  STR	LR, [SP, #0]
0x0F82	0xFA1FFB80  UXTH	R11, R0
; input_mask end address is: 0 (R0)
; input_mask start address is: 44 (R11)
;__Lib_ADC_123_32F20x_16ch.c, 45 :: 		
0x0F86	0xF3CB0100  UBFX	R1, R11, #0, #1
0x0F8A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel0
;__Lib_ADC_123_32F20x_16ch.c, 46 :: 		
0x0F8C	0xF2400101  MOVW	R1, #1
0x0F90	0x4853    LDR	R0, [PC, #332]
0x0F92	0xF7FFFF91  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel0:
;__Lib_ADC_123_32F20x_16ch.c, 47 :: 		
0x0F96	0xF3CB0140  UBFX	R1, R11, #1, #1
0x0F9A	0xB121    CBZ	R1, L_ADC_Set_Input_Channel1
;__Lib_ADC_123_32F20x_16ch.c, 48 :: 		
0x0F9C	0xF2400102  MOVW	R1, #2
0x0FA0	0x484F    LDR	R0, [PC, #316]
0x0FA2	0xF7FFFF89  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel1:
;__Lib_ADC_123_32F20x_16ch.c, 49 :: 		
0x0FA6	0xF3CB0180  UBFX	R1, R11, #2, #1
0x0FAA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel2
;__Lib_ADC_123_32F20x_16ch.c, 50 :: 		
0x0FAC	0xF2400104  MOVW	R1, #4
0x0FB0	0x484B    LDR	R0, [PC, #300]
0x0FB2	0xF7FFFF81  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel2:
;__Lib_ADC_123_32F20x_16ch.c, 51 :: 		
0x0FB6	0xF3CB01C0  UBFX	R1, R11, #3, #1
0x0FBA	0xB121    CBZ	R1, L_ADC_Set_Input_Channel3
;__Lib_ADC_123_32F20x_16ch.c, 52 :: 		
0x0FBC	0xF2400108  MOVW	R1, #8
0x0FC0	0x4847    LDR	R0, [PC, #284]
0x0FC2	0xF7FFFF79  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel3:
;__Lib_ADC_123_32F20x_16ch.c, 53 :: 		
0x0FC6	0xF3CB1100  UBFX	R1, R11, #4, #1
0x0FCA	0xB149    CBZ	R1, L_ADC_Set_Input_Channel4
;__Lib_ADC_123_32F20x_16ch.c, 54 :: 		
0x0FCC	0xF2400110  MOVW	R1, #16
0x0FD0	0x4843    LDR	R0, [PC, #268]
0x0FD2	0xF7FFFF71  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 55 :: 		
0x0FD6	0xF2400140  MOVW	R1, #64
0x0FDA	0x4842    LDR	R0, [PC, #264]
0x0FDC	0xF7FFFF6C  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 56 :: 		
L_ADC_Set_Input_Channel4:
;__Lib_ADC_123_32F20x_16ch.c, 57 :: 		
0x0FE0	0xF3CB1140  UBFX	R1, R11, #5, #1
0x0FE4	0xB149    CBZ	R1, L_ADC_Set_Input_Channel5
;__Lib_ADC_123_32F20x_16ch.c, 58 :: 		
0x0FE6	0xF2400120  MOVW	R1, #32
0x0FEA	0x483D    LDR	R0, [PC, #244]
0x0FEC	0xF7FFFF64  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 59 :: 		
0x0FF0	0xF2400180  MOVW	R1, #128
0x0FF4	0x483B    LDR	R0, [PC, #236]
0x0FF6	0xF7FFFF5F  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 60 :: 		
L_ADC_Set_Input_Channel5:
;__Lib_ADC_123_32F20x_16ch.c, 61 :: 		
0x0FFA	0xF3CB1180  UBFX	R1, R11, #6, #1
0x0FFE	0xB149    CBZ	R1, L_ADC_Set_Input_Channel6
;__Lib_ADC_123_32F20x_16ch.c, 62 :: 		
0x1000	0xF2400140  MOVW	R1, #64
0x1004	0x4836    LDR	R0, [PC, #216]
0x1006	0xF7FFFF57  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 63 :: 		
0x100A	0xF2401100  MOVW	R1, #256
0x100E	0x4835    LDR	R0, [PC, #212]
0x1010	0xF7FFFF52  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 64 :: 		
L_ADC_Set_Input_Channel6:
;__Lib_ADC_123_32F20x_16ch.c, 65 :: 		
0x1014	0xF3CB11C0  UBFX	R1, R11, #7, #1
0x1018	0xB149    CBZ	R1, L_ADC_Set_Input_Channel7
;__Lib_ADC_123_32F20x_16ch.c, 66 :: 		
0x101A	0xF2400180  MOVW	R1, #128
0x101E	0x4830    LDR	R0, [PC, #192]
0x1020	0xF7FFFF4A  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 67 :: 		
0x1024	0xF2402100  MOVW	R1, #512
0x1028	0x482E    LDR	R0, [PC, #184]
0x102A	0xF7FFFF45  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 68 :: 		
L_ADC_Set_Input_Channel7:
;__Lib_ADC_123_32F20x_16ch.c, 69 :: 		
0x102E	0xF3CB2100  UBFX	R1, R11, #8, #1
0x1032	0xB149    CBZ	R1, L_ADC_Set_Input_Channel8
;__Lib_ADC_123_32F20x_16ch.c, 70 :: 		
0x1034	0xF2400101  MOVW	R1, #1
0x1038	0x482B    LDR	R0, [PC, #172]
0x103A	0xF7FFFF3D  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 71 :: 		
0x103E	0xF2404100  MOVW	R1, #1024
0x1042	0x4828    LDR	R0, [PC, #160]
0x1044	0xF7FFFF38  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 72 :: 		
L_ADC_Set_Input_Channel8:
;__Lib_ADC_123_32F20x_16ch.c, 73 :: 		
0x1048	0xF3CB2140  UBFX	R1, R11, #9, #1
0x104C	0xB149    CBZ	R1, L_ADC_Set_Input_Channel9
;__Lib_ADC_123_32F20x_16ch.c, 74 :: 		
0x104E	0xF2400102  MOVW	R1, #2
0x1052	0x4825    LDR	R0, [PC, #148]
0x1054	0xF7FFFF30  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 75 :: 		
0x1058	0xF2400108  MOVW	R1, #8
0x105C	0x4821    LDR	R0, [PC, #132]
0x105E	0xF7FFFF2B  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 76 :: 		
L_ADC_Set_Input_Channel9:
;__Lib_ADC_123_32F20x_16ch.c, 77 :: 		
0x1062	0xF3CB2180  UBFX	R1, R11, #10, #1
0x1066	0xB121    CBZ	R1, L_ADC_Set_Input_Channel10
;__Lib_ADC_123_32F20x_16ch.c, 78 :: 		
0x1068	0xF2400101  MOVW	R1, #1
0x106C	0x481F    LDR	R0, [PC, #124]
0x106E	0xF7FFFF23  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel10:
;__Lib_ADC_123_32F20x_16ch.c, 79 :: 		
0x1072	0xF3CB21C0  UBFX	R1, R11, #11, #1
0x1076	0xB121    CBZ	R1, L_ADC_Set_Input_Channel11
;__Lib_ADC_123_32F20x_16ch.c, 80 :: 		
0x1078	0xF2400102  MOVW	R1, #2
0x107C	0x481B    LDR	R0, [PC, #108]
0x107E	0xF7FFFF1B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel11:
;__Lib_ADC_123_32F20x_16ch.c, 81 :: 		
0x1082	0xF3CB3100  UBFX	R1, R11, #12, #1
0x1086	0xB121    CBZ	R1, L_ADC_Set_Input_Channel12
;__Lib_ADC_123_32F20x_16ch.c, 82 :: 		
0x1088	0xF2400104  MOVW	R1, #4
0x108C	0x4817    LDR	R0, [PC, #92]
0x108E	0xF7FFFF13  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel12:
;__Lib_ADC_123_32F20x_16ch.c, 83 :: 		
0x1092	0xF3CB3140  UBFX	R1, R11, #13, #1
0x1096	0xB121    CBZ	R1, L_ADC_Set_Input_Channel13
;__Lib_ADC_123_32F20x_16ch.c, 84 :: 		
0x1098	0xF2400108  MOVW	R1, #8
0x109C	0x4813    LDR	R0, [PC, #76]
0x109E	0xF7FFFF0B  BL	_GPIO_Analog_Input+0
L_ADC_Set_Input_Channel13:
;__Lib_ADC_123_32F20x_16ch.c, 85 :: 		
0x10A2	0xF3CB3180  UBFX	R1, R11, #14, #1
0x10A6	0xB149    CBZ	R1, L_ADC_Set_Input_Channel14
;__Lib_ADC_123_32F20x_16ch.c, 86 :: 		
0x10A8	0xF2400110  MOVW	R1, #16
0x10AC	0x480F    LDR	R0, [PC, #60]
0x10AE	0xF7FFFF03  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 87 :: 		
0x10B2	0xF2400110  MOVW	R1, #16
0x10B6	0x480B    LDR	R0, [PC, #44]
0x10B8	0xF7FFFEFE  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 88 :: 		
L_ADC_Set_Input_Channel14:
;__Lib_ADC_123_32F20x_16ch.c, 89 :: 		
0x10BC	0xF3CB31C0  UBFX	R1, R11, #15, #1
; input_mask end address is: 44 (R11)
0x10C0	0xB149    CBZ	R1, L_ADC_Set_Input_Channel15
;__Lib_ADC_123_32F20x_16ch.c, 90 :: 		
0x10C2	0xF2400120  MOVW	R1, #32
0x10C6	0x4809    LDR	R0, [PC, #36]
0x10C8	0xF7FFFEF6  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 91 :: 		
0x10CC	0xF2400120  MOVW	R1, #32
0x10D0	0x4804    LDR	R0, [PC, #16]
0x10D2	0xF7FFFEF1  BL	_GPIO_Analog_Input+0
;__Lib_ADC_123_32F20x_16ch.c, 92 :: 		
L_ADC_Set_Input_Channel15:
;__Lib_ADC_123_32F20x_16ch.c, 93 :: 		
L_end_ADC_Set_Input_Channel:
0x10D6	0xF8DDE000  LDR	LR, [SP, #0]
0x10DA	0xB001    ADD	SP, SP, #4
0x10DC	0x4770    BX	LR
0x10DE	0xBF00    NOP
0x10E0	0x00004002  	GPIOA_BASE+0
0x10E4	0x14004002  	GPIOF_BASE+0
0x10E8	0x04004002  	GPIOB_BASE+0
0x10EC	0x08004002  	GPIOC_BASE+0
; end of _ADC_Set_Input_Channel
_ADC1_Init:
;__Lib_ADC_123_32F20x_16ch.c, 190 :: 		
0x0F48	0xB081    SUB	SP, SP, #4
0x0F4A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_ADC_123_32F20x_16ch.c, 191 :: 		
0x0F4E	0x4907    LDR	R1, [PC, #28]
0x0F50	0x4807    LDR	R0, [PC, #28]
0x0F52	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 193 :: 		
0x0F54	0x2101    MOVS	R1, #1
0x0F56	0xB249    SXTB	R1, R1
0x0F58	0x4806    LDR	R0, [PC, #24]
0x0F5A	0x6001    STR	R1, [R0, #0]
;__Lib_ADC_123_32F20x_16ch.c, 195 :: 		
0x0F5C	0x4806    LDR	R0, [PC, #24]
0x0F5E	0xF7FFFCBD  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Init+0
;__Lib_ADC_123_32F20x_16ch.c, 228 :: 		
L_end_ADC1_Init:
0x0F62	0xF8DDE000  LDR	LR, [SP, #0]
0x0F66	0xB001    ADD	SP, SP, #4
0x0F68	0x4770    BX	LR
0x0F6A	0xBF00    NOP
0x0F6C	0x0E9D0000  	_ADC1_Get_Sample+0
0x0F70	0x00D82000  	_ADC_Get_Sample_Ptr+0
0x0F74	0x08A04247  	RCC_APB2ENRbits+0
0x0F78	0x20004001  	ADC1_SR+0
; end of _ADC1_Init
__Lib_ADC_123_32F20x_16ch_ADCx_Init:
;__Lib_ADC_123_32F20x_16ch.c, 95 :: 		
; base start address is: 0 (R0)
0x08DC	0xB086    SUB	SP, SP, #24
0x08DE	0xF8CDE000  STR	LR, [SP, #0]
0x08E2	0x4604    MOV	R4, R0
; base end address is: 0 (R0)
; base start address is: 16 (R4)
;__Lib_ADC_123_32F20x_16ch.c, 103 :: 		
0x08E4	0xA901    ADD	R1, SP, #4
0x08E6	0x4608    MOV	R0, R1
0x08E8	0xF7FFFFA8  BL	_RCC_GetClocksFrequency+0
;__Lib_ADC_123_32F20x_16ch.c, 105 :: 		
0x08EC	0x9A04    LDR	R2, [SP, #16]
0x08EE	0x4939    LDR	R1, [PC, #228]
0x08F0	0x428A    CMP	R2, R1
0x08F2	0xD906    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init16
;__Lib_ADC_123_32F20x_16ch.c, 107 :: 		
0x08F4	0x2201    MOVS	R2, #1
0x08F6	0xB252    SXTB	R2, R2
0x08F8	0x4937    LDR	R1, [PC, #220]
0x08FA	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 108 :: 		
0x08FC	0x4937    LDR	R1, [PC, #220]
0x08FE	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 109 :: 		
0x0900	0xE01F    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init17
L___Lib_ADC_123_32F20x_16ch_ADCx_Init16:
0x0902	0x9A04    LDR	R2, [SP, #16]
0x0904	0x4936    LDR	R1, [PC, #216]
0x0906	0x428A    CMP	R2, R1
0x0908	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init18
;__Lib_ADC_123_32F20x_16ch.c, 111 :: 		
0x090A	0x2200    MOVS	R2, #0
0x090C	0xB252    SXTB	R2, R2
0x090E	0x4932    LDR	R1, [PC, #200]
0x0910	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 112 :: 		
0x0912	0x2201    MOVS	R2, #1
0x0914	0xB252    SXTB	R2, R2
0x0916	0x4931    LDR	R1, [PC, #196]
0x0918	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 113 :: 		
0x091A	0xE012    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init19
L___Lib_ADC_123_32F20x_16ch_ADCx_Init18:
0x091C	0x9A04    LDR	R2, [SP, #16]
0x091E	0x4931    LDR	R1, [PC, #196]
0x0920	0x428A    CMP	R2, R1
0x0922	0xD908    BLS	L___Lib_ADC_123_32F20x_16ch_ADCx_Init20
;__Lib_ADC_123_32F20x_16ch.c, 115 :: 		
0x0924	0x2201    MOVS	R2, #1
0x0926	0xB252    SXTB	R2, R2
0x0928	0x492B    LDR	R1, [PC, #172]
0x092A	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 116 :: 		
0x092C	0x2200    MOVS	R2, #0
0x092E	0xB252    SXTB	R2, R2
0x0930	0x492A    LDR	R1, [PC, #168]
0x0932	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 117 :: 		
0x0934	0xE005    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Init21
L___Lib_ADC_123_32F20x_16ch_ADCx_Init20:
;__Lib_ADC_123_32F20x_16ch.c, 119 :: 		
0x0936	0x2200    MOVS	R2, #0
0x0938	0xB252    SXTB	R2, R2
0x093A	0x4927    LDR	R1, [PC, #156]
0x093C	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 120 :: 		
0x093E	0x4927    LDR	R1, [PC, #156]
0x0940	0x600A    STR	R2, [R1, #0]
;__Lib_ADC_123_32F20x_16ch.c, 121 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Init21:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init19:
L___Lib_ADC_123_32F20x_16ch_ADCx_Init17:
;__Lib_ADC_123_32F20x_16ch.c, 124 :: 		
0x0942	0x1D23    ADDS	R3, R4, #4
0x0944	0x681A    LDR	R2, [R3, #0]
0x0946	0x4928    LDR	R1, [PC, #160]
0x0948	0xEA020101  AND	R1, R2, R1, LSL #0
0x094C	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 126 :: 		
0x094E	0xF2040308  ADDW	R3, R4, #8
0x0952	0x681A    LDR	R2, [R3, #0]
0x0954	0x4925    LDR	R1, [PC, #148]
0x0956	0xEA020101  AND	R1, R2, R1, LSL #0
0x095A	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 134 :: 		
0x095C	0x1D23    ADDS	R3, R4, #4
0x095E	0x2200    MOVS	R2, #0
0x0960	0x6819    LDR	R1, [R3, #0]
0x0962	0xF3622108  BFI	R1, R2, #8, #1
0x0966	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 137 :: 		
0x0968	0xF2040308  ADDW	R3, R4, #8
0x096C	0x2200    MOVS	R2, #0
0x096E	0x6819    LDR	R1, [R3, #0]
0x0970	0xF3620141  BFI	R1, R2, #1, #1
0x0974	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 139 :: 		
0x0976	0xF2040308  ADDW	R3, R4, #8
0x097A	0x2200    MOVS	R2, #0
0x097C	0x6819    LDR	R1, [R3, #0]
0x097E	0xF36221CB  BFI	R1, R2, #11, #1
0x0982	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 147 :: 		
0x0984	0xF204032C  ADDW	R3, R4, #44
0x0988	0x2200    MOVS	R2, #0
0x098A	0x6819    LDR	R1, [R3, #0]
0x098C	0xF3625114  BFI	R1, R2, #20, #1
0x0990	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 148 :: 		
0x0992	0xF204032C  ADDW	R3, R4, #44
0x0996	0x2200    MOVS	R2, #0
0x0998	0x6819    LDR	R1, [R3, #0]
0x099A	0xF3625155  BFI	R1, R2, #21, #1
0x099E	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 149 :: 		
0x09A0	0xF204032C  ADDW	R3, R4, #44
0x09A4	0x2200    MOVS	R2, #0
0x09A6	0x6819    LDR	R1, [R3, #0]
0x09A8	0xF3625196  BFI	R1, R2, #22, #1
0x09AC	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 150 :: 		
0x09AE	0xF204032C  ADDW	R3, R4, #44
0x09B2	0x2200    MOVS	R2, #0
0x09B4	0x6819    LDR	R1, [R3, #0]
0x09B6	0xF36251D7  BFI	R1, R2, #23, #1
0x09BA	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 154 :: 		
0x09BC	0xF2040308  ADDW	R3, R4, #8
; base end address is: 16 (R4)
0x09C0	0x2201    MOVS	R2, #1
0x09C2	0x6819    LDR	R1, [R3, #0]
0x09C4	0xF3620100  BFI	R1, R2, #0, #1
0x09C8	0x6019    STR	R1, [R3, #0]
;__Lib_ADC_123_32F20x_16ch.c, 165 :: 		
L_end_ADCx_Init:
0x09CA	0xF8DDE000  LDR	LR, [SP, #0]
0x09CE	0xB006    ADD	SP, SP, #24
0x09D0	0x4770    BX	LR
0x09D2	0xBF00    NOP
0x09D4	0x95000ABA  	#180000000
0x09D8	0x60C04224  	ADC_CCR+0
0x09DC	0x60C44224  	ADC_CCR+0
0x09E0	0x0E000727  	#120000000
0x09E4	0x87000393  	#60000000
0x09E8	0xFEFFFFF0  	#-983297
0x09EC	0xF7FDFFF1  	#-919555
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Init
_initPWM:
;main.c, 267 :: 		void initPWM()
0x14F8	0xB081    SUB	SP, SP, #4
0x14FA	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 269 :: 		wheelLeftInit();
0x14FE	0xF7FFFE5F  BL	_wheelLeftInit+0
;main.c, 270 :: 		wheelRightInit();
0x1502	0xF7FFFE47  BL	_wheelRightInit+0
;main.c, 272 :: 		changeMode(MOVE_MODE_CIRCLE);
0x1506	0xF2400001  MOVW	R0, #1
0x150A	0xB200    SXTH	R0, R0
0x150C	0xF000F816  BL	_changeMode+0
;main.c, 273 :: 		Delay_ms(100);
0x1510	0xF64007FE  MOVW	R7, #2302
0x1514	0xF2C0073D  MOVT	R7, #61
L_initPWM52:
0x1518	0x1E7F    SUBS	R7, R7, #1
0x151A	0xD1FD    BNE	L_initPWM52
0x151C	0xBF00    NOP
0x151E	0xBF00    NOP
0x1520	0xBF00    NOP
0x1522	0xBF00    NOP
0x1524	0xBF00    NOP
;main.c, 274 :: 		pwmInitialized = 1;
0x1526	0x2101    MOVS	R1, #1
0x1528	0xB209    SXTH	R1, R1
0x152A	0x4803    LDR	R0, [PC, #12]
0x152C	0x8001    STRH	R1, [R0, #0]
;main.c, 276 :: 		}
L_end_initPWM:
0x152E	0xF8DDE000  LDR	LR, [SP, #0]
0x1532	0xB001    ADD	SP, SP, #4
0x1534	0x4770    BX	LR
0x1536	0xBF00    NOP
0x1538	0x00182000  	_pwmInitialized+0
; end of _initPWM
_wheelLeftInit:
;left.c, 6 :: 		void wheelLeftInit()
0x11C0	0xB081    SUB	SP, SP, #4
0x11C2	0xF8CDE000  STR	LR, [SP, #0]
;left.c, 8 :: 		int pwmPeriod = PWM_TIM4_Init(WHEEL_LEFT_FREQUENCY_PERIOD);
0x11C6	0xF2400021  MOVW	R0, #33
0x11CA	0xF7FFFC21  BL	_PWM_TIM4_Init+0
;left.c, 9 :: 		wheelLeftCurrentDuty = pwmPeriod / MAX_GEARS;
0x11CE	0xB201    SXTH	R1, R0
0x11D0	0xF2400009  MOVW	R0, #9
0x11D4	0xB200    SXTH	R0, R0
0x11D6	0xFB91F1F0  SDIV	R1, R1, R0
0x11DA	0x4803    LDR	R0, [PC, #12]
0x11DC	0x8001    STRH	R1, [R0, #0]
;left.c, 10 :: 		}
L_end_wheelLeftInit:
0x11DE	0xF8DDE000  LDR	LR, [SP, #0]
0x11E2	0xB001    ADD	SP, SP, #4
0x11E4	0x4770    BX	LR
0x11E6	0xBF00    NOP
0x11E8	0x00D02000  	_wheelLeftCurrentDuty+0
; end of _wheelLeftInit
_PWM_TIM4_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 254 :: 		
; freq_hz start address is: 0 (R0)
0x0A10	0xB081    SUB	SP, SP, #4
0x0A12	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 255 :: 		
0x0A16	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x0A18	0x4803    LDR	R0, [PC, #12]
0x0A1A	0xF7FFFDC9  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 256 :: 		
L_end_PWM_TIM4_Init:
0x0A1E	0xF8DDE000  LDR	LR, [SP, #0]
0x0A22	0xB001    ADD	SP, SP, #4
0x0A24	0x4770    BX	LR
0x0A26	0xBF00    NOP
0x0A28	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x05B0	0xB081    SUB	SP, SP, #4
0x05B2	0xF8CDE000  STR	LR, [SP, #0]
0x05B6	0x460C    MOV	R4, R1
0x05B8	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x05BA	0xF06F02FF  MVN	R2, #255
0x05BE	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x05C2	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x05C4	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x05C6	0x2301    MOVS	R3, #1
0x05C8	0xB25B    SXTB	R3, R3
0x05CA	0x4A41    LDR	R2, [PC, #260]
0x05CC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x05CE	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x05D0	0x2301    MOVS	R3, #1
0x05D2	0xB25B    SXTB	R3, R3
0x05D4	0x4A3F    LDR	R2, [PC, #252]
0x05D6	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x05D8	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x05DA	0x2301    MOVS	R3, #1
0x05DC	0xB25B    SXTB	R3, R3
0x05DE	0x4A3E    LDR	R2, [PC, #248]
0x05E0	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x05E2	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x05E4	0x2301    MOVS	R3, #1
0x05E6	0xB25B    SXTB	R3, R3
0x05E8	0x4A3C    LDR	R2, [PC, #240]
0x05EA	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x05EC	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x05EE	0x2301    MOVS	R3, #1
0x05F0	0xB25B    SXTB	R3, R3
0x05F2	0x4A3B    LDR	R2, [PC, #236]
0x05F4	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x05F6	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x05F8	0x2301    MOVS	R3, #1
0x05FA	0xB25B    SXTB	R3, R3
0x05FC	0x4A39    LDR	R2, [PC, #228]
0x05FE	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x0600	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x0602	0x2301    MOVS	R3, #1
0x0604	0xB25B    SXTB	R3, R3
0x0606	0x4A38    LDR	R2, [PC, #224]
0x0608	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x060A	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x060C	0x2301    MOVS	R3, #1
0x060E	0xB25B    SXTB	R3, R3
0x0610	0x4A36    LDR	R2, [PC, #216]
0x0612	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x0614	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x0616	0x2301    MOVS	R3, #1
0x0618	0xB25B    SXTB	R3, R3
0x061A	0x4A35    LDR	R2, [PC, #212]
0x061C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x061E	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x0620	0x2301    MOVS	R3, #1
0x0622	0xB25B    SXTB	R3, R3
0x0624	0x4A33    LDR	R2, [PC, #204]
0x0626	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x0628	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x062A	0x2301    MOVS	R3, #1
0x062C	0xB25B    SXTB	R3, R3
0x062E	0x4A32    LDR	R2, [PC, #200]
0x0630	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x0632	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x0634	0x2301    MOVS	R3, #1
0x0636	0xB25B    SXTB	R3, R3
0x0638	0x4A30    LDR	R2, [PC, #192]
0x063A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x063C	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x063E	0x4A30    LDR	R2, [PC, #192]
0x0640	0x4290    CMP	R0, R2
0x0642	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x0644	0xF1B04F80  CMP	R0, #1073741824
0x0648	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x064A	0x4A2E    LDR	R2, [PC, #184]
0x064C	0x4290    CMP	R0, R2
0x064E	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x0650	0x4A2D    LDR	R2, [PC, #180]
0x0652	0x4290    CMP	R0, R2
0x0654	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x0656	0x4A2D    LDR	R2, [PC, #180]
0x0658	0x4290    CMP	R0, R2
0x065A	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x065C	0x4A2C    LDR	R2, [PC, #176]
0x065E	0x4290    CMP	R0, R2
0x0660	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x0662	0x4A2C    LDR	R2, [PC, #176]
0x0664	0x4290    CMP	R0, R2
0x0666	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x0668	0x4A2B    LDR	R2, [PC, #172]
0x066A	0x4290    CMP	R0, R2
0x066C	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x066E	0x4A2B    LDR	R2, [PC, #172]
0x0670	0x4290    CMP	R0, R2
0x0672	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x0674	0x4A2A    LDR	R2, [PC, #168]
0x0676	0x4290    CMP	R0, R2
0x0678	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x067A	0x4A2A    LDR	R2, [PC, #168]
0x067C	0x4290    CMP	R0, R2
0x067E	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x0680	0x4A29    LDR	R2, [PC, #164]
0x0682	0x4290    CMP	R0, R2
0x0684	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x0686	0xF7FFFF69  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x068A	0x680B    LDR	R3, [R1, #0]
0x068C	0xF06F0210  MVN	R2, #16
0x0690	0xEA030202  AND	R2, R3, R2, LSL #0
0x0694	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x0696	0xF24032E8  MOVW	R2, #1000
0x069A	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x069C	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x06A0	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x06A2	0xF64F72FF  MOVW	R2, #65535
0x06A6	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x06AA	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x06AC	0xF2010328  ADDW	R3, R1, #40
0x06B0	0xB292    UXTH	R2, R2
0x06B2	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x06B4	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x06B6	0xFBB0F2F2  UDIV	R2, R0, R2
0x06BA	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x06BC	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x06C0	0xB292    UXTH	R2, R2
0x06C2	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x06C4	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x06C6	0xF8DDE000  LDR	LR, [SP, #0]
0x06CA	0xB001    ADD	SP, SP, #4
0x06CC	0x4770    BX	LR
0x06CE	0xBF00    NOP
0x06D0	0x08804247  	RCC_APB2ENR+0
0x06D4	0x08004247  	RCC_APB1ENR+0
0x06D8	0x08044247  	RCC_APB1ENR+0
0x06DC	0x08084247  	RCC_APB1ENR+0
0x06E0	0x080C4247  	RCC_APB1ENR+0
0x06E4	0x08844247  	RCC_APB2ENR+0
0x06E8	0x08C04247  	RCC_APB2ENR+0
0x06EC	0x08C44247  	RCC_APB2ENR+0
0x06F0	0x08C84247  	RCC_APB2ENR+0
0x06F4	0x08184247  	RCC_APB1ENR+0
0x06F8	0x081C4247  	RCC_APB1ENR+0
0x06FC	0x08204247  	RCC_APB1ENR+0
0x0700	0x00004001  	#1073807360
0x0704	0x04004000  	#1073742848
0x0708	0x08004000  	#1073743872
0x070C	0x0C004000  	#1073744896
0x0710	0x04004001  	#1073808384
0x0714	0x40004001  	#1073823744
0x0718	0x44004001  	#1073824768
0x071C	0x48004001  	#1073825792
0x0720	0x18004000  	#1073747968
0x0724	0x1C004000  	#1073748992
0x0728	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_wheelRightInit:
;right.c, 6 :: 		void wheelRightInit()
0x1194	0xB081    SUB	SP, SP, #4
0x1196	0xF8CDE000  STR	LR, [SP, #0]
;right.c, 8 :: 		int pwmPeriod = PWM_TIM4_Init(WHEEL_RIGHT_FREQUENCY_PERIOD);
0x119A	0xF2400032  MOVW	R0, #50
0x119E	0xF7FFFC37  BL	_PWM_TIM4_Init+0
;right.c, 9 :: 		wheelRightCurrentDuty = pwmPeriod / MAX_GEARS;
0x11A2	0xB201    SXTH	R1, R0
0x11A4	0xF2400009  MOVW	R0, #9
0x11A8	0xB200    SXTH	R0, R0
0x11AA	0xFB91F1F0  SDIV	R1, R1, R0
0x11AE	0x4803    LDR	R0, [PC, #12]
0x11B0	0x8001    STRH	R1, [R0, #0]
;right.c, 10 :: 		}
L_end_wheelRightInit:
0x11B2	0xF8DDE000  LDR	LR, [SP, #0]
0x11B6	0xB001    ADD	SP, SP, #4
0x11B8	0x4770    BX	LR
0x11BA	0xBF00    NOP
0x11BC	0x00D42000  	_wheelRightCurrentDuty+0
; end of _wheelRightInit
_changeMode:
;main.c, 44 :: 		void changeMode(int newMode)
; newMode start address is: 0 (R0)
0x153C	0xB081    SUB	SP, SP, #4
0x153E	0xF8CDE000  STR	LR, [SP, #0]
; newMode end address is: 0 (R0)
; newMode start address is: 0 (R0)
;main.c, 46 :: 		moveMode = newMode;
0x1542	0x492E    LDR	R1, [PC, #184]
0x1544	0x8008    STRH	R0, [R1, #0]
;main.c, 47 :: 		isStarted = 0;
0x1546	0x2200    MOVS	R2, #0
0x1548	0xB212    SXTH	R2, R2
0x154A	0x492D    LDR	R1, [PC, #180]
0x154C	0x800A    STRH	R2, [R1, #0]
;main.c, 48 :: 		switch (newMode)
0x154E	0xE04B    B	L_changeMode3
; newMode end address is: 0 (R0)
;main.c, 50 :: 		case MOVE_MODE_FORWARD:
L_changeMode5:
;main.c, 51 :: 		cnt = MAX_MOVE_BACK;
0x1550	0xF2400232  MOVW	R2, #50
0x1554	0xB212    SXTH	R2, R2
0x1556	0x492B    LDR	R1, [PC, #172]
0x1558	0x800A    STRH	R2, [R1, #0]
;main.c, 52 :: 		break;
0x155A	0xE04B    B	L_changeMode4
;main.c, 53 :: 		case MOVE_MODE_CIRCLE:
L_changeMode6:
;main.c, 54 :: 		cnt = MAX_MOVE_CIRCLE;
0x155C	0xF24012B8  MOVW	R2, #440
0x1560	0xB212    SXTH	R2, R2
0x1562	0x4928    LDR	R1, [PC, #160]
0x1564	0x800A    STRH	R2, [R1, #0]
;main.c, 55 :: 		resetLightMaxPar();
0x1566	0xF7FFFE41  BL	_resetLightMaxPar+0
;main.c, 56 :: 		maxLightValue = 0;
0x156A	0x2200    MOVS	R2, #0
0x156C	0xB212    SXTH	R2, R2
0x156E	0x4926    LDR	R1, [PC, #152]
0x1570	0x800A    STRH	R2, [R1, #0]
;main.c, 57 :: 		break;
0x1572	0xE03F    B	L_changeMode4
;main.c, 58 :: 		case MOVE_MODE_SEARCH_LIGHT:
L_changeMode7:
;main.c, 60 :: 		cntFound = MAX_MOVE_CIRCLE - cntFound;
0x1574	0x4A25    LDR	R2, [PC, #148]
0x1576	0xF9B21000  LDRSH	R1, [R2, #0]
0x157A	0xF5C171DC  RSB	R1, R1, #440
0x157E	0xB209    SXTH	R1, R1
0x1580	0x8011    STRH	R1, [R2, #0]
;main.c, 62 :: 		if ( (double)(cntFound) / MAX_MOVE_CIRCLE <= 0.5f)
0x1582	0xEE001A90  VMOV	S1, R1
0x1586	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x158A	0x4921    LDR	R1, [PC, #132]
0x158C	0xEE001A10  VMOV	S0, R1
0x1590	0xEEC00A80  VDIV.F32	S1, S1, S0
0x1594	0xEEB60A00  VMOV.F32	S0, #0.5
0x1598	0xEEF40AC0  VCMPE.F32	S1, S0
0x159C	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x15A0	0xDC07    BGT	L_changeMode8
;main.c, 64 :: 		cnt = MAX_MOVE_CIRCLE_HALF + cntFound;
0x15A2	0x491A    LDR	R1, [PC, #104]
0x15A4	0xF9B11000  LDRSH	R1, [R1, #0]
0x15A8	0xF20102DC  ADDW	R2, R1, #220
0x15AC	0x4915    LDR	R1, [PC, #84]
0x15AE	0x800A    STRH	R2, [R1, #0]
;main.c, 65 :: 		}
0x15B0	0xE019    B	L_changeMode9
L_changeMode8:
;main.c, 66 :: 		else if ((double)(cntFound) / MAX_MOVE_CIRCLE <= 1f)
0x15B2	0x4916    LDR	R1, [PC, #88]
0x15B4	0xF9B11000  LDRSH	R1, [R1, #0]
0x15B8	0xEE001A90  VMOV	S1, R1
0x15BC	0xEEF80AE0  VCVT.F32.S32	S1, S1
0x15C0	0x4913    LDR	R1, [PC, #76]
0x15C2	0xEE001A10  VMOV	S0, R1
0x15C6	0xEEC00A80  VDIV.F32	S1, S1, S0
0x15CA	0xEEB70A00  VMOV.F32	S0, #1
0x15CE	0xEEF40AC0  VCMPE.F32	S1, S0
0x15D2	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x15D6	0xDC06    BGT	L_changeMode10
;main.c, 68 :: 		cnt = cntFound - MAX_MOVE_CIRCLE_HALF;
0x15D8	0x490C    LDR	R1, [PC, #48]
0x15DA	0xF9B11000  LDRSH	R1, [R1, #0]
0x15DE	0xF2A102DC  SUBW	R2, R1, #220
0x15E2	0x4908    LDR	R1, [PC, #32]
0x15E4	0x800A    STRH	R2, [R1, #0]
;main.c, 69 :: 		}
L_changeMode10:
L_changeMode9:
;main.c, 70 :: 		break;
0x15E6	0xE005    B	L_changeMode4
;main.c, 71 :: 		}
L_changeMode3:
; newMode start address is: 0 (R0)
0x15E8	0x2800    CMP	R0, #0
0x15EA	0xD0B1    BEQ	L_changeMode5
0x15EC	0x2801    CMP	R0, #1
0x15EE	0xD0B5    BEQ	L_changeMode6
0x15F0	0x2802    CMP	R0, #2
0x15F2	0xD0BF    BEQ	L_changeMode7
; newMode end address is: 0 (R0)
L_changeMode4:
;main.c, 72 :: 		}
L_end_changeMode:
0x15F4	0xF8DDE000  LDR	LR, [SP, #0]
0x15F8	0xB001    ADD	SP, SP, #4
0x15FA	0x4770    BX	LR
0x15FC	0x001A2000  	_moveMode+0
0x1600	0x001C2000  	_isStarted+0
0x1604	0x001E2000  	_cnt+0
0x1608	0x00202000  	_maxLightValue+0
0x160C	0x00222000  	_cntFound+0
0x1610	0x000043DC  	#1138491392
; end of _changeMode
_resetLightMaxPar:
;main.c, 35 :: 		void resetLightMaxPar()
;main.c, 37 :: 		curMaxLightValue = 0;
0x11EC	0x2100    MOVS	R1, #0
0x11EE	0xB209    SXTH	R1, R1
0x11F0	0x4807    LDR	R0, [PC, #28]
0x11F2	0x8001    STRH	R1, [R0, #0]
;main.c, 38 :: 		for (idx = 0; idx < MAX_ARR_LEN_LIGHT_VAL; idx ++ )
; idx start address is: 8 (R2)
0x11F4	0x2200    MOVS	R2, #0
0x11F6	0xB212    SXTH	R2, R2
; idx end address is: 8 (R2)
L_resetLightMaxPar0:
; idx start address is: 8 (R2)
0x11F8	0x2A03    CMP	R2, #3
0x11FA	0xDA08    BGE	L_resetLightMaxPar1
;main.c, 40 :: 		lightValueArr[idx] = 0;
0x11FC	0x0051    LSLS	R1, R2, #1
0x11FE	0x4805    LDR	R0, [PC, #20]
0x1200	0x1841    ADDS	R1, R0, R1
0x1202	0x2000    MOVS	R0, #0
0x1204	0xB200    SXTH	R0, R0
0x1206	0x8008    STRH	R0, [R1, #0]
;main.c, 38 :: 		for (idx = 0; idx < MAX_ARR_LEN_LIGHT_VAL; idx ++ )
0x1208	0x1C52    ADDS	R2, R2, #1
0x120A	0xB212    SXTH	R2, R2
;main.c, 41 :: 		}
; idx end address is: 8 (R2)
0x120C	0xE7F4    B	L_resetLightMaxPar0
L_resetLightMaxPar1:
;main.c, 42 :: 		}
L_end_resetLightMaxPar:
0x120E	0x4770    BX	LR
0x1210	0x00D22000  	_curMaxLightValue+0
0x1214	0x00242000  	_lightValueArr+0
; end of _resetLightMaxPar
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x16B4	0xB082    SUB	SP, SP, #8
0x16B6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x16BA	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x16BC	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x16BE	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x16C0	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x16C2	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x16C4	0x2803    CMP	R0, #3
0x16C6	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x16CA	0x4893    LDR	R0, [PC, #588]
0x16CC	0x4281    CMP	R1, R0
0x16CE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x16D0	0x4892    LDR	R0, [PC, #584]
0x16D2	0x6800    LDR	R0, [R0, #0]
0x16D4	0xF0400105  ORR	R1, R0, #5
0x16D8	0x4890    LDR	R0, [PC, #576]
0x16DA	0x6001    STR	R1, [R0, #0]
0x16DC	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x16DE	0x4890    LDR	R0, [PC, #576]
0x16E0	0x4281    CMP	R1, R0
0x16E2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x16E4	0x488D    LDR	R0, [PC, #564]
0x16E6	0x6800    LDR	R0, [R0, #0]
0x16E8	0xF0400104  ORR	R1, R0, #4
0x16EC	0x488B    LDR	R0, [PC, #556]
0x16EE	0x6001    STR	R1, [R0, #0]
0x16F0	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x16F2	0x488C    LDR	R0, [PC, #560]
0x16F4	0x4281    CMP	R1, R0
0x16F6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x16F8	0x4888    LDR	R0, [PC, #544]
0x16FA	0x6800    LDR	R0, [R0, #0]
0x16FC	0xF0400103  ORR	R1, R0, #3
0x1700	0x4886    LDR	R0, [PC, #536]
0x1702	0x6001    STR	R1, [R0, #0]
0x1704	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1706	0xF64E2060  MOVW	R0, #60000
0x170A	0x4281    CMP	R1, R0
0x170C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x170E	0x4883    LDR	R0, [PC, #524]
0x1710	0x6800    LDR	R0, [R0, #0]
0x1712	0xF0400102  ORR	R1, R0, #2
0x1716	0x4881    LDR	R0, [PC, #516]
0x1718	0x6001    STR	R1, [R0, #0]
0x171A	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x171C	0xF2475030  MOVW	R0, #30000
0x1720	0x4281    CMP	R1, R0
0x1722	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x1724	0x487D    LDR	R0, [PC, #500]
0x1726	0x6800    LDR	R0, [R0, #0]
0x1728	0xF0400101  ORR	R1, R0, #1
0x172C	0x487B    LDR	R0, [PC, #492]
0x172E	0x6001    STR	R1, [R0, #0]
0x1730	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x1732	0x487A    LDR	R0, [PC, #488]
0x1734	0x6801    LDR	R1, [R0, #0]
0x1736	0xF06F0007  MVN	R0, #7
0x173A	0x4001    ANDS	R1, R0
0x173C	0x4877    LDR	R0, [PC, #476]
0x173E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x1740	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1742	0x2802    CMP	R0, #2
0x1744	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x1748	0x4877    LDR	R0, [PC, #476]
0x174A	0x4281    CMP	R1, R0
0x174C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x174E	0x4873    LDR	R0, [PC, #460]
0x1750	0x6800    LDR	R0, [R0, #0]
0x1752	0xF0400106  ORR	R1, R0, #6
0x1756	0x4871    LDR	R0, [PC, #452]
0x1758	0x6001    STR	R1, [R0, #0]
0x175A	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x175C	0x4870    LDR	R0, [PC, #448]
0x175E	0x4281    CMP	R1, R0
0x1760	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x1762	0x486E    LDR	R0, [PC, #440]
0x1764	0x6800    LDR	R0, [R0, #0]
0x1766	0xF0400105  ORR	R1, R0, #5
0x176A	0x486C    LDR	R0, [PC, #432]
0x176C	0x6001    STR	R1, [R0, #0]
0x176E	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1770	0x486E    LDR	R0, [PC, #440]
0x1772	0x4281    CMP	R1, R0
0x1774	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x1776	0x4869    LDR	R0, [PC, #420]
0x1778	0x6800    LDR	R0, [R0, #0]
0x177A	0xF0400104  ORR	R1, R0, #4
0x177E	0x4867    LDR	R0, [PC, #412]
0x1780	0x6001    STR	R1, [R0, #0]
0x1782	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1784	0x486A    LDR	R0, [PC, #424]
0x1786	0x4281    CMP	R1, R0
0x1788	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x178A	0x4864    LDR	R0, [PC, #400]
0x178C	0x6800    LDR	R0, [R0, #0]
0x178E	0xF0400103  ORR	R1, R0, #3
0x1792	0x4862    LDR	R0, [PC, #392]
0x1794	0x6001    STR	R1, [R0, #0]
0x1796	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1798	0xF64B3080  MOVW	R0, #48000
0x179C	0x4281    CMP	R1, R0
0x179E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x17A0	0x485E    LDR	R0, [PC, #376]
0x17A2	0x6800    LDR	R0, [R0, #0]
0x17A4	0xF0400102  ORR	R1, R0, #2
0x17A8	0x485C    LDR	R0, [PC, #368]
0x17AA	0x6001    STR	R1, [R0, #0]
0x17AC	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x17AE	0xF64550C0  MOVW	R0, #24000
0x17B2	0x4281    CMP	R1, R0
0x17B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x17B6	0x4859    LDR	R0, [PC, #356]
0x17B8	0x6800    LDR	R0, [R0, #0]
0x17BA	0xF0400101  ORR	R1, R0, #1
0x17BE	0x4857    LDR	R0, [PC, #348]
0x17C0	0x6001    STR	R1, [R0, #0]
0x17C2	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x17C4	0x4855    LDR	R0, [PC, #340]
0x17C6	0x6801    LDR	R1, [R0, #0]
0x17C8	0xF06F0007  MVN	R0, #7
0x17CC	0x4001    ANDS	R1, R0
0x17CE	0x4853    LDR	R0, [PC, #332]
0x17D0	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x17D2	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x17D4	0x2801    CMP	R0, #1
0x17D6	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x17DA	0x4851    LDR	R0, [PC, #324]
0x17DC	0x4281    CMP	R1, R0
0x17DE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x17E0	0x484E    LDR	R0, [PC, #312]
0x17E2	0x6800    LDR	R0, [R0, #0]
0x17E4	0xF0400107  ORR	R1, R0, #7
0x17E8	0x484C    LDR	R0, [PC, #304]
0x17EA	0x6001    STR	R1, [R0, #0]
0x17EC	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x17EE	0x4851    LDR	R0, [PC, #324]
0x17F0	0x4281    CMP	R1, R0
0x17F2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x17F4	0x4849    LDR	R0, [PC, #292]
0x17F6	0x6800    LDR	R0, [R0, #0]
0x17F8	0xF0400106  ORR	R1, R0, #6
0x17FC	0x4847    LDR	R0, [PC, #284]
0x17FE	0x6001    STR	R1, [R0, #0]
0x1800	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1802	0x4848    LDR	R0, [PC, #288]
0x1804	0x4281    CMP	R1, R0
0x1806	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1808	0x4844    LDR	R0, [PC, #272]
0x180A	0x6800    LDR	R0, [R0, #0]
0x180C	0xF0400105  ORR	R1, R0, #5
0x1810	0x4842    LDR	R0, [PC, #264]
0x1812	0x6001    STR	R1, [R0, #0]
0x1814	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1816	0x4846    LDR	R0, [PC, #280]
0x1818	0x4281    CMP	R1, R0
0x181A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x181C	0x483F    LDR	R0, [PC, #252]
0x181E	0x6800    LDR	R0, [R0, #0]
0x1820	0xF0400104  ORR	R1, R0, #4
0x1824	0x483D    LDR	R0, [PC, #244]
0x1826	0x6001    STR	R1, [R0, #0]
0x1828	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x182A	0xF24D20F0  MOVW	R0, #54000
0x182E	0x4281    CMP	R1, R0
0x1830	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x1832	0x483A    LDR	R0, [PC, #232]
0x1834	0x6800    LDR	R0, [R0, #0]
0x1836	0xF0400103  ORR	R1, R0, #3
0x183A	0x4838    LDR	R0, [PC, #224]
0x183C	0x6001    STR	R1, [R0, #0]
0x183E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1840	0xF64840A0  MOVW	R0, #36000
0x1844	0x4281    CMP	R1, R0
0x1846	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x1848	0x4834    LDR	R0, [PC, #208]
0x184A	0x6800    LDR	R0, [R0, #0]
0x184C	0xF0400102  ORR	R1, R0, #2
0x1850	0x4832    LDR	R0, [PC, #200]
0x1852	0x6001    STR	R1, [R0, #0]
0x1854	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1856	0xF2446050  MOVW	R0, #18000
0x185A	0x4281    CMP	R1, R0
0x185C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x185E	0x482F    LDR	R0, [PC, #188]
0x1860	0x6800    LDR	R0, [R0, #0]
0x1862	0xF0400101  ORR	R1, R0, #1
0x1866	0x482D    LDR	R0, [PC, #180]
0x1868	0x6001    STR	R1, [R0, #0]
0x186A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x186C	0x482B    LDR	R0, [PC, #172]
0x186E	0x6801    LDR	R1, [R0, #0]
0x1870	0xF06F0007  MVN	R0, #7
0x1874	0x4001    ANDS	R1, R0
0x1876	0x4829    LDR	R0, [PC, #164]
0x1878	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x187A	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x187C	0x2800    CMP	R0, #0
0x187E	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x1882	0x482D    LDR	R0, [PC, #180]
0x1884	0x4281    CMP	R1, R0
0x1886	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x1888	0x4824    LDR	R0, [PC, #144]
0x188A	0x6800    LDR	R0, [R0, #0]
0x188C	0xF0400107  ORR	R1, R0, #7
0x1890	0x4822    LDR	R0, [PC, #136]
0x1892	0x6001    STR	R1, [R0, #0]
0x1894	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1896	0x4825    LDR	R0, [PC, #148]
0x1898	0x4281    CMP	R1, R0
0x189A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x189C	0x481F    LDR	R0, [PC, #124]
0x189E	0x6800    LDR	R0, [R0, #0]
0x18A0	0xF0400106  ORR	R1, R0, #6
0x18A4	0x481D    LDR	R0, [PC, #116]
0x18A6	0x6001    STR	R1, [R0, #0]
0x18A8	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18AA	0x4824    LDR	R0, [PC, #144]
0x18AC	0x4281    CMP	R1, R0
0x18AE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x18B0	0x481A    LDR	R0, [PC, #104]
0x18B2	0x6800    LDR	R0, [R0, #0]
0x18B4	0xF0400105  ORR	R1, R0, #5
0x18B8	0x4818    LDR	R0, [PC, #96]
0x18BA	0x6001    STR	R1, [R0, #0]
0x18BC	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18BE	0xF5B14F7A  CMP	R1, #64000
0x18C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x18C4	0x4815    LDR	R0, [PC, #84]
0x18C6	0x6800    LDR	R0, [R0, #0]
0x18C8	0xF0400104  ORR	R1, R0, #4
0x18CC	0x4813    LDR	R0, [PC, #76]
0x18CE	0x6001    STR	R1, [R0, #0]
0x18D0	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18D2	0xF64B3080  MOVW	R0, #48000
0x18D6	0x4281    CMP	R1, R0
0x18D8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x18DA	0x4810    LDR	R0, [PC, #64]
0x18DC	0x6800    LDR	R0, [R0, #0]
0x18DE	0xF0400103  ORR	R1, R0, #3
0x18E2	0x480E    LDR	R0, [PC, #56]
0x18E4	0x6001    STR	R1, [R0, #0]
0x18E6	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18E8	0xF5B14FFA  CMP	R1, #32000
0x18EC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x18EE	0x480B    LDR	R0, [PC, #44]
0x18F0	0x6800    LDR	R0, [R0, #0]
0x18F2	0xF0400102  ORR	R1, R0, #2
0x18F6	0x4809    LDR	R0, [PC, #36]
0x18F8	0x6001    STR	R1, [R0, #0]
0x18FA	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x18FC	0xF5B15F7A  CMP	R1, #16000
0x1900	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x1902	0xE01D    B	#58
0x1904	0x00800101  	#16842880
0x1908	0x30140540  	#88092692
0x190C	0x94020000  	#37890
0x1910	0x00030000  	#3
0x1914	0xD4C00001  	#120000
0x1918	0x49F00002  	#150000
0x191C	0x3C004002  	FLASH_ACR+0
0x1920	0xD4C00001  	#120000
0x1924	0x5F900001  	#90000
0x1928	0x32800002  	#144000
0x192C	0x77000001  	#96000
0x1930	0x19400001  	#72000
0x1934	0xA5E00001  	#108000
0x1938	0xB5800001  	#112000
0x193C	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x1940	0x482D    LDR	R0, [PC, #180]
0x1942	0x6800    LDR	R0, [R0, #0]
0x1944	0xF0400101  ORR	R1, R0, #1
0x1948	0x482B    LDR	R0, [PC, #172]
0x194A	0x6001    STR	R1, [R0, #0]
0x194C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x194E	0x482A    LDR	R0, [PC, #168]
0x1950	0x6801    LDR	R1, [R0, #0]
0x1952	0xF06F0007  MVN	R0, #7
0x1956	0x4001    ANDS	R1, R0
0x1958	0x4827    LDR	R0, [PC, #156]
0x195A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x195C	0x2101    MOVS	R1, #1
0x195E	0xB249    SXTB	R1, R1
0x1960	0x4826    LDR	R0, [PC, #152]
0x1962	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x1964	0x4826    LDR	R0, [PC, #152]
0x1966	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x1968	0xF7FFFC9C  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x196C	0x4825    LDR	R0, [PC, #148]
0x196E	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x1970	0x4825    LDR	R0, [PC, #148]
0x1972	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x1974	0x4825    LDR	R0, [PC, #148]
0x1976	0xEA020100  AND	R1, R2, R0, LSL #0
0x197A	0x4825    LDR	R0, [PC, #148]
0x197C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x197E	0xF0020001  AND	R0, R2, #1
0x1982	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x1984	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1986	0x4822    LDR	R0, [PC, #136]
0x1988	0x6800    LDR	R0, [R0, #0]
0x198A	0xF0000002  AND	R0, R0, #2
0x198E	0x2800    CMP	R0, #0
0x1990	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x1992	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x1994	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x1996	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1998	0xF4023080  AND	R0, R2, #65536
0x199C	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x199E	0x481C    LDR	R0, [PC, #112]
0x19A0	0x6800    LDR	R0, [R0, #0]
0x19A2	0xF4003000  AND	R0, R0, #131072
0x19A6	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x19A8	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x19AA	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x19AC	0x460A    MOV	R2, R1
0x19AE	0x9901    LDR	R1, [SP, #4]
0x19B0	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x19B2	0x9101    STR	R1, [SP, #4]
0x19B4	0x4611    MOV	R1, R2
0x19B6	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x19B8	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x19BC	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x19BE	0x4814    LDR	R0, [PC, #80]
0x19C0	0x6800    LDR	R0, [R0, #0]
0x19C2	0xF0407180  ORR	R1, R0, #16777216
0x19C6	0x4812    LDR	R0, [PC, #72]
0x19C8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x19CA	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x19CC	0x4810    LDR	R0, [PC, #64]
0x19CE	0x6800    LDR	R0, [R0, #0]
0x19D0	0xF0007000  AND	R0, R0, #33554432
0x19D4	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x19D6	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x19D8	0x460A    MOV	R2, R1
0x19DA	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x19DC	0x480A    LDR	R0, [PC, #40]
0x19DE	0x6800    LDR	R0, [R0, #0]
0x19E0	0xF000010C  AND	R1, R0, #12
0x19E4	0x0090    LSLS	R0, R2, #2
0x19E6	0xF000000C  AND	R0, R0, #12
0x19EA	0x4281    CMP	R1, R0
0x19EC	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x19EE	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x19F0	0xF8DDE000  LDR	LR, [SP, #0]
0x19F4	0xB002    ADD	SP, SP, #8
0x19F6	0x4770    BX	LR
0x19F8	0x3C004002  	FLASH_ACR+0
0x19FC	0x80204247  	FLASH_ACR+0
0x1A00	0x80244247  	FLASH_ACR+0
0x1A04	0x38044002  	RCC_PLLCFGR+0
0x1A08	0x38084002  	RCC_CFGR+0
0x1A0C	0xFFFF000F  	#1048575
0x1A10	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x12A4	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x12A6	0x480D    LDR	R0, [PC, #52]
0x12A8	0x6800    LDR	R0, [R0, #0]
0x12AA	0xF0400101  ORR	R1, R0, #1
0x12AE	0x480B    LDR	R0, [PC, #44]
0x12B0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x12B2	0x2100    MOVS	R1, #0
0x12B4	0x480A    LDR	R0, [PC, #40]
0x12B6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x12B8	0x4808    LDR	R0, [PC, #32]
0x12BA	0x6801    LDR	R1, [R0, #0]
0x12BC	0x4809    LDR	R0, [PC, #36]
0x12BE	0x4001    ANDS	R1, R0
0x12C0	0x4806    LDR	R0, [PC, #24]
0x12C2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x12C4	0x4908    LDR	R1, [PC, #32]
0x12C6	0x4809    LDR	R0, [PC, #36]
0x12C8	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x12CA	0x4804    LDR	R0, [PC, #16]
0x12CC	0x6801    LDR	R1, [R0, #0]
0x12CE	0xF46F2080  MVN	R0, #262144
0x12D2	0x4001    ANDS	R1, R0
0x12D4	0x4801    LDR	R0, [PC, #4]
0x12D6	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x12D8	0xB001    ADD	SP, SP, #4
0x12DA	0x4770    BX	LR
0x12DC	0x38004002  	RCC_CR+0
0x12E0	0x38084002  	RCC_CFGR+0
0x12E4	0xFFFFFEF6  	#-17367041
0x12E8	0x30102400  	#603992080
0x12EC	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x1690	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x1692	0x4904    LDR	R1, [PC, #16]
0x1694	0x4804    LDR	R0, [PC, #16]
0x1696	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1698	0x4904    LDR	R1, [PC, #16]
0x169A	0x4805    LDR	R0, [PC, #20]
0x169C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x169E	0xB001    ADD	SP, SP, #4
0x16A0	0x4770    BX	LR
0x16A2	0xBF00    NOP
0x16A4	0xD4C00001  	#120000
0x16A8	0x00DC2000  	___System_CLOCK_IN_KHZ+0
0x16AC	0x00030000  	#3
0x16B0	0x00E02000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x1C7C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x1C7E	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x1C80	0xB001    ADD	SP, SP, #4
0x1C82	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x1C50	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x1C52	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x1C56	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x1C5A	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x1C5C	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x1C60	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x1C62	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x1C64	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x1C66	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x1C68	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x1C6A	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x1C6E	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x1C72	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x1C76	0xB001    ADD	SP, SP, #4
0x1C78	0x4770    BX	LR
; end of ___EnableFPU
0x1E98	0xB500    PUSH	(R14)
0x1E9A	0xF8DFB014  LDR	R11, [PC, #20]
0x1E9E	0xF8DFA014  LDR	R10, [PC, #20]
0x1EA2	0xF8DFC014  LDR	R12, [PC, #20]
0x1EA6	0xF7FFF923  BL	4336
0x1EAA	0xBD00    POP	(R15)
0x1EAC	0x4770    BX	LR
0x1EAE	0xBF00    NOP
0x1EB0	0x00002000  	#536870912
0x1EB4	0x00D02000  	#536871120
0x1EB8	0x1C840000  	#7300
0x1F18	0xB500    PUSH	(R14)
0x1F1A	0xF8DFB010  LDR	R11, [PC, #16]
0x1F1E	0xF8DFA010  LDR	R10, [PC, #16]
0x1F22	0xF7FFF979  BL	4632
0x1F26	0xBD00    POP	(R15)
0x1F28	0x4770    BX	LR
0x1F2A	0xBF00    NOP
0x1F2C	0x00002000  	#536870912
0x1F30	0x01F42000  	#536871412
_interruptTimer3:
;main.c, 143 :: 		void interruptTimer3() iv IVT_INT_TIM3 {
0x1A58	0xE92D0FF0  PUSH	(R4, R5, R6, R7, R8, R9, R10, R11)
0x1A5C	0xB081    SUB	SP, SP, #4
0x1A5E	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 145 :: 		TIM3_SR.UIF = 0;
0x1A62	0x2100    MOVS	R1, #0
0x1A64	0xB249    SXTB	R1, R1
0x1A66	0x4867    LDR	R0, [PC, #412]
0x1A68	0x6001    STR	R1, [R0, #0]
;main.c, 147 :: 		if (pwmInitialized)
0x1A6A	0x4867    LDR	R0, [PC, #412]
0x1A6C	0xF9B00000  LDRSH	R0, [R0, #0]
0x1A70	0x2800    CMP	R0, #0
0x1A72	0xF000805B  BEQ	L_interruptTimer330
;main.c, 149 :: 		if (!isStarted)
0x1A76	0x4865    LDR	R0, [PC, #404]
0x1A78	0xF9B00000  LDRSH	R0, [R0, #0]
0x1A7C	0xB908    CBNZ	R0, L_interruptTimer331
;main.c, 151 :: 		startMode();
0x1A7E	0xF7FFFD0B  BL	_startMode+0
;main.c, 152 :: 		}
L_interruptTimer331:
;main.c, 153 :: 		if (MOVE_MODE_CIRCLE == moveMode)
0x1A82	0x4863    LDR	R0, [PC, #396]
0x1A84	0xF9B00000  LDRSH	R0, [R0, #0]
0x1A88	0x2801    CMP	R0, #1
0x1A8A	0xD125    BNE	L_interruptTimer332
;main.c, 155 :: 		if (cnt > 0)
0x1A8C	0x4861    LDR	R0, [PC, #388]
0x1A8E	0xF9B00000  LDRSH	R0, [R0, #0]
0x1A92	0x2800    CMP	R0, #0
0x1A94	0xDD1A    BLE	L_interruptTimer333
;main.c, 157 :: 		cnt --;
0x1A96	0x495F    LDR	R1, [PC, #380]
0x1A98	0xF9B10000  LDRSH	R0, [R1, #0]
0x1A9C	0x1E40    SUBS	R0, R0, #1
0x1A9E	0x8008    STRH	R0, [R1, #0]
;main.c, 158 :: 		updateLightArray();
0x1AA0	0xF7FFFBD8  BL	_updateLightArray+0
;main.c, 159 :: 		curMaxLightValue = calcLightVal();
0x1AA4	0xF7FFFC30  BL	_calcLightVal+0
0x1AA8	0x495B    LDR	R1, [PC, #364]
0x1AAA	0x8008    STRH	R0, [R1, #0]
;main.c, 160 :: 		if (curMaxLightValue > maxLightValue)
0x1AAC	0x495B    LDR	R1, [PC, #364]
0x1AAE	0xF9B11000  LDRSH	R1, [R1, #0]
0x1AB2	0x4288    CMP	R0, R1
0x1AB4	0xDD09    BLE	L_interruptTimer334
;main.c, 162 :: 		maxLightValue = curMaxLightValue;
0x1AB6	0x4858    LDR	R0, [PC, #352]
0x1AB8	0xF9B01000  LDRSH	R1, [R0, #0]
0x1ABC	0x4857    LDR	R0, [PC, #348]
0x1ABE	0x8001    STRH	R1, [R0, #0]
;main.c, 163 :: 		cntFound = cnt;
0x1AC0	0x4854    LDR	R0, [PC, #336]
0x1AC2	0xF9B01000  LDRSH	R1, [R0, #0]
0x1AC6	0x4856    LDR	R0, [PC, #344]
0x1AC8	0x8001    STRH	R1, [R0, #0]
;main.c, 164 :: 		}
L_interruptTimer334:
;main.c, 165 :: 		}
0x1ACA	0xE004    B	L_interruptTimer335
L_interruptTimer333:
;main.c, 168 :: 		changeMode(MOVE_MODE_SEARCH_LIGHT);
0x1ACC	0xF2400002  MOVW	R0, #2
0x1AD0	0xB200    SXTH	R0, R0
0x1AD2	0xF7FFFD33  BL	_changeMode+0
;main.c, 169 :: 		}
L_interruptTimer335:
;main.c, 170 :: 		}
0x1AD6	0xE029    B	L_interruptTimer336
L_interruptTimer332:
;main.c, 171 :: 		else if (MOVE_MODE_FORWARD == moveMode)
0x1AD8	0x484D    LDR	R0, [PC, #308]
0x1ADA	0xF9B00000  LDRSH	R0, [R0, #0]
0x1ADE	0xB980    CBNZ	R0, L_interruptTimer337
;main.c, 173 :: 		if (cnt > 0)
0x1AE0	0x484C    LDR	R0, [PC, #304]
0x1AE2	0xF9B00000  LDRSH	R0, [R0, #0]
0x1AE6	0x2800    CMP	R0, #0
0x1AE8	0xDD05    BLE	L_interruptTimer338
;main.c, 175 :: 		cnt --;
0x1AEA	0x494A    LDR	R1, [PC, #296]
0x1AEC	0xF9B10000  LDRSH	R0, [R1, #0]
0x1AF0	0x1E40    SUBS	R0, R0, #1
0x1AF2	0x8008    STRH	R0, [R1, #0]
;main.c, 177 :: 		}
0x1AF4	0xE004    B	L_interruptTimer339
L_interruptTimer338:
;main.c, 180 :: 		changeMode(MOVE_MODE_CIRCLE);
0x1AF6	0xF2400001  MOVW	R0, #1
0x1AFA	0xB200    SXTH	R0, R0
0x1AFC	0xF7FFFD1E  BL	_changeMode+0
;main.c, 181 :: 		}
L_interruptTimer339:
;main.c, 182 :: 		}
0x1B00	0xE014    B	L_interruptTimer340
L_interruptTimer337:
;main.c, 183 :: 		else if (MOVE_MODE_SEARCH_LIGHT == moveMode)
0x1B02	0x4843    LDR	R0, [PC, #268]
0x1B04	0xF9B00000  LDRSH	R0, [R0, #0]
0x1B08	0x2802    CMP	R0, #2
0x1B0A	0xD10F    BNE	L_interruptTimer341
;main.c, 185 :: 		if (cnt > 0)
0x1B0C	0x4841    LDR	R0, [PC, #260]
0x1B0E	0xF9B00000  LDRSH	R0, [R0, #0]
0x1B12	0x2800    CMP	R0, #0
0x1B14	0xDD05    BLE	L_interruptTimer342
;main.c, 187 :: 		cnt --;
0x1B16	0x493F    LDR	R1, [PC, #252]
0x1B18	0xF9B10000  LDRSH	R0, [R1, #0]
0x1B1C	0x1E40    SUBS	R0, R0, #1
0x1B1E	0x8008    STRH	R0, [R1, #0]
;main.c, 188 :: 		}
0x1B20	0xE004    B	L_interruptTimer343
L_interruptTimer342:
;main.c, 191 :: 		changeMode(MOVE_MODE_FORWARD);
0x1B22	0xF2400000  MOVW	R0, #0
0x1B26	0xB200    SXTH	R0, R0
0x1B28	0xF7FFFD08  BL	_changeMode+0
;main.c, 192 :: 		}
L_interruptTimer343:
;main.c, 193 :: 		}
L_interruptTimer341:
L_interruptTimer340:
L_interruptTimer336:
;main.c, 194 :: 		}
L_interruptTimer330:
;main.c, 196 :: 		if (UART3_Tx_Idle() == 1) //If data has been transmitted, send new data
0x1B2C	0xF7FFFBE0  BL	_UART3_Tx_Idle+0
0x1B30	0x2801    CMP	R0, #1
0x1B32	0xF0408061  BNE	L_interruptTimer344
;main.c, 198 :: 		UART3_Write_Text("\n\rLightValDetected: ");
0x1B36	0x483B    LDR	R0, [PC, #236]
0x1B38	0xF7FFFD9C  BL	_UART3_Write_Text+0
;main.c, 199 :: 		IntToStr(lightValDetected, output);
0x1B3C	0x483A    LDR	R0, [PC, #232]
0x1B3E	0xF9B00000  LDRSH	R0, [R0, #0]
0x1B42	0x493A    LDR	R1, [PC, #232]
0x1B44	0xF7FFFC38  BL	_IntToStr+0
;main.c, 200 :: 		UART3_Write_Text(output);
0x1B48	0x4838    LDR	R0, [PC, #224]
0x1B4A	0xF7FFFD93  BL	_UART3_Write_Text+0
;main.c, 202 :: 		UART3_Write_Text("CurLightValue: ");
0x1B4E	0x4838    LDR	R0, [PC, #224]
0x1B50	0xF7FFFD90  BL	_UART3_Write_Text+0
;main.c, 203 :: 		IntToStr(curMaxLightValue, output);
0x1B54	0x4830    LDR	R0, [PC, #192]
0x1B56	0xF9B00000  LDRSH	R0, [R0, #0]
0x1B5A	0x4934    LDR	R1, [PC, #208]
0x1B5C	0xF7FFFC2C  BL	_IntToStr+0
;main.c, 204 :: 		UART3_Write_Text(output);
0x1B60	0x4832    LDR	R0, [PC, #200]
0x1B62	0xF7FFFD87  BL	_UART3_Write_Text+0
;main.c, 206 :: 		UART3_Write_Text("MaxLightValue: ");
0x1B66	0x4833    LDR	R0, [PC, #204]
0x1B68	0xF7FFFD84  BL	_UART3_Write_Text+0
;main.c, 207 :: 		IntToStr(maxLightValue, output);
0x1B6C	0x482B    LDR	R0, [PC, #172]
0x1B6E	0xF9B00000  LDRSH	R0, [R0, #0]
0x1B72	0x492E    LDR	R1, [PC, #184]
0x1B74	0xF7FFFC20  BL	_IntToStr+0
;main.c, 208 :: 		UART3_Write_Text(output);
0x1B78	0x482C    LDR	R0, [PC, #176]
0x1B7A	0xF7FFFD7B  BL	_UART3_Write_Text+0
;main.c, 210 :: 		UART3_Write_Text("Cnt: ");
0x1B7E	0x482E    LDR	R0, [PC, #184]
0x1B80	0xF7FFFD78  BL	_UART3_Write_Text+0
;main.c, 211 :: 		IntToStr(cnt, output);
0x1B84	0x4823    LDR	R0, [PC, #140]
0x1B86	0xF9B00000  LDRSH	R0, [R0, #0]
0x1B8A	0x4928    LDR	R1, [PC, #160]
0x1B8C	0xF7FFFC14  BL	_IntToStr+0
;main.c, 212 :: 		UART3_Write_Text(output);
0x1B90	0x4826    LDR	R0, [PC, #152]
0x1B92	0xF7FFFD6F  BL	_UART3_Write_Text+0
;main.c, 214 :: 		UART3_Write_Text("CntFound: ");
0x1B96	0x4829    LDR	R0, [PC, #164]
0x1B98	0xF7FFFD6C  BL	_UART3_Write_Text+0
;main.c, 215 :: 		IntToStr(cntFound, output);
0x1B9C	0x4820    LDR	R0, [PC, #128]
0x1B9E	0xF9B00000  LDRSH	R0, [R0, #0]
0x1BA2	0x4922    LDR	R1, [PC, #136]
0x1BA4	0xF7FFFC08  BL	_IntToStr+0
;main.c, 216 :: 		UART3_Write_Text(output);
0x1BA8	0x4820    LDR	R0, [PC, #128]
0x1BAA	0xF7FFFD63  BL	_UART3_Write_Text+0
;main.c, 218 :: 		UART3_Write_Text("Move:");
0x1BAE	0x4824    LDR	R0, [PC, #144]
0x1BB0	0xF7FFFD60  BL	_UART3_Write_Text+0
;main.c, 219 :: 		if (moveMode == MOVE_MODE_FORWARD)
0x1BB4	0x4816    LDR	R0, [PC, #88]
0x1BB6	0xF9B00000  LDRSH	R0, [R0, #0]
0x1BBA	0xB918    CBNZ	R0, L_interruptTimer345
;main.c, 221 :: 		UART3_Write_Text("FORWARD");
0x1BBC	0x4821    LDR	R0, [PC, #132]
0x1BBE	0xF7FFFD59  BL	_UART3_Write_Text+0
;main.c, 222 :: 		}
0x1BC2	0xE010    B	L_interruptTimer346
L_interruptTimer345:
;main.c, 223 :: 		else if (moveMode == MOVE_MODE_CIRCLE)
0x1BC4	0x4812    LDR	R0, [PC, #72]
0x1BC6	0xF9B00000  LDRSH	R0, [R0, #0]
0x1BCA	0x2801    CMP	R0, #1
0x1BCC	0xD103    BNE	L_interruptTimer347
;main.c, 225 :: 		UART3_Write_Text("CIRCLE");
0x1BCE	0x481E    LDR	R0, [PC, #120]
0x1BD0	0xF7FFFD50  BL	_UART3_Write_Text+0
;main.c, 226 :: 		}
0x1BD4	0xE007    B	L_interruptTimer348
L_interruptTimer347:
;main.c, 227 :: 		else if (moveMode  == MOVE_MODE_SEARCH_LIGHT)
0x1BD6	0x480E    LDR	R0, [PC, #56]
0x1BD8	0xF9B00000  LDRSH	R0, [R0, #0]
0x1BDC	0x2802    CMP	R0, #2
0x1BDE	0xD102    BNE	L_interruptTimer349
;main.c, 229 :: 		UART3_Write_Text("SEARCH LIGHT");
0x1BE0	0x481A    LDR	R0, [PC, #104]
0x1BE2	0xF7FFFD47  BL	_UART3_Write_Text+0
;main.c, 230 :: 		}
L_interruptTimer349:
L_interruptTimer348:
L_interruptTimer346:
;main.c, 232 :: 		IntToStr(-1, output);
0x1BE6	0x4911    LDR	R1, [PC, #68]
0x1BE8	0xF64F70FF  MOVW	R0, #65535
0x1BEC	0xB200    SXTH	R0, R0
0x1BEE	0xF7FFFBE3  BL	_IntToStr+0
;main.c, 233 :: 		UART3_Write_Text(output);
0x1BF2	0x480E    LDR	R0, [PC, #56]
0x1BF4	0xF7FFFD3E  BL	_UART3_Write_Text+0
;main.c, 234 :: 		}
L_interruptTimer344:
;main.c, 237 :: 		}
L_end_interruptTimer3:
0x1BF8	0xF8DDE000  LDR	LR, [SP, #0]
0x1BFC	0xB001    ADD	SP, SP, #4
0x1BFE	0xE8BD0FF0  POP	(R4, R5, R6, R7, R8, R9, R10, R11)
0x1C02	0x4770    BX	LR
0x1C04	0x82004200  	TIM3_SR+0
0x1C08	0x00182000  	_pwmInitialized+0
0x1C0C	0x001C2000  	_isStarted+0
0x1C10	0x001A2000  	_moveMode+0
0x1C14	0x001E2000  	_cnt+0
0x1C18	0x00D22000  	_curMaxLightValue+0
0x1C1C	0x00202000  	_maxLightValue+0
0x1C20	0x00222000  	_cntFound+0
0x1C24	0x00682000  	?lstr1_main+0
0x1C28	0x003A2000  	_lightValDetected+0
0x1C2C	0x00F42000  	_output+0
0x1C30	0x007D2000  	?lstr2_main+0
0x1C34	0x008D2000  	?lstr3_main+0
0x1C38	0x009D2000  	?lstr4_main+0
0x1C3C	0x00A32000  	?lstr5_main+0
0x1C40	0x00AE2000  	?lstr6_main+0
0x1C44	0x00B42000  	?lstr7_main+0
0x1C48	0x00BC2000  	?lstr8_main+0
0x1C4C	0x00C32000  	?lstr9_main+0
; end of _interruptTimer3
_startMode:
;main.c, 74 :: 		void startMode()
0x1498	0xB081    SUB	SP, SP, #4
0x149A	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 76 :: 		isStarted = 0;
0x149E	0x2100    MOVS	R1, #0
0x14A0	0xB209    SXTH	R1, R1
0x14A2	0x4812    LDR	R0, [PC, #72]
0x14A4	0x8001    STRH	R1, [R0, #0]
;main.c, 77 :: 		switch (moveMode)
0x14A6	0xE00E    B	L_startMode11
;main.c, 79 :: 		case MOVE_MODE_FORWARD:
L_startMode13:
;main.c, 80 :: 		wheelRightStart();
0x14A8	0xF7FFFCD8  BL	_wheelRightStart+0
;main.c, 81 :: 		wheelLeftStart();
0x14AC	0xF7FFFCC0  BL	_wheelLeftStart+0
;main.c, 82 :: 		break;
0x14B0	0xE018    B	L_startMode12
;main.c, 83 :: 		case MOVE_MODE_CIRCLE:
L_startMode14:
;main.c, 84 :: 		wheelLeftStop();
0x14B2	0xF7FFFCE9  BL	_wheelLeftStop+0
;main.c, 85 :: 		wheelRightStart();
0x14B6	0xF7FFFCD1  BL	_wheelRightStart+0
;main.c, 86 :: 		break;
0x14BA	0xE013    B	L_startMode12
;main.c, 87 :: 		case MOVE_MODE_SEARCH_LIGHT:
L_startMode15:
;main.c, 89 :: 		wheelRightStart();
0x14BC	0xF7FFFCCE  BL	_wheelRightStart+0
;main.c, 90 :: 		wheelLeftStop();
0x14C0	0xF7FFFCE2  BL	_wheelLeftStop+0
;main.c, 91 :: 		break;
0x14C4	0xE00E    B	L_startMode12
;main.c, 92 :: 		}
L_startMode11:
0x14C6	0x480A    LDR	R0, [PC, #40]
0x14C8	0xF9B00000  LDRSH	R0, [R0, #0]
0x14CC	0x2800    CMP	R0, #0
0x14CE	0xD0EB    BEQ	L_startMode13
0x14D0	0x4807    LDR	R0, [PC, #28]
0x14D2	0xF9B00000  LDRSH	R0, [R0, #0]
0x14D6	0x2801    CMP	R0, #1
0x14D8	0xD0EB    BEQ	L_startMode14
0x14DA	0x4805    LDR	R0, [PC, #20]
0x14DC	0xF9B00000  LDRSH	R0, [R0, #0]
0x14E0	0x2802    CMP	R0, #2
0x14E2	0xD0EB    BEQ	L_startMode15
L_startMode12:
;main.c, 93 :: 		}
L_end_startMode:
0x14E4	0xF8DDE000  LDR	LR, [SP, #0]
0x14E8	0xB001    ADD	SP, SP, #4
0x14EA	0x4770    BX	LR
0x14EC	0x001C2000  	_isStarted+0
0x14F0	0x001A2000  	_moveMode+0
; end of _startMode
_wheelRightStart:
;right.c, 12 :: 		void wheelRightStart()
0x0E5C	0xB081    SUB	SP, SP, #4
0x0E5E	0xF8CDE000  STR	LR, [SP, #0]
;right.c, 14 :: 		PWM_TIM2_Set_Duty(wheelRightCurrentDuty,  _PWM_NON_INVERTED, _PWM_CHANNEL2);
0x0E62	0x4807    LDR	R0, [PC, #28]
0x0E64	0xF9B00000  LDRSH	R0, [R0, #0]
0x0E68	0x2201    MOVS	R2, #1
0x0E6A	0x2100    MOVS	R1, #0
0x0E6C	0xF7FFFDC0  BL	_PWM_TIM2_Set_Duty+0
;right.c, 15 :: 		PWM_TIM2_Start(_PWM_CHANNEL2, &_GPIO_MODULE_TIM2_CH2_PA1);
0x0E70	0x4904    LDR	R1, [PC, #16]
0x0E72	0x2001    MOVS	R0, #1
0x0E74	0xF7FFFD24  BL	_PWM_TIM2_Start+0
;right.c, 16 :: 		}
L_end_wheelRightStart:
0x0E78	0xF8DDE000  LDR	LR, [SP, #0]
0x0E7C	0xB001    ADD	SP, SP, #4
0x0E7E	0x4770    BX	LR
0x0E80	0x00D42000  	_wheelRightCurrentDuty+0
0x0E84	0x1D540000  	__GPIO_MODULE_TIM2_CH2_PA1+0
; end of _wheelRightStart
_PWM_TIM2_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 218 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x09F0	0xB081    SUB	SP, SP, #4
0x09F2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 219 :: 		
0x09F6	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x09F8	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x09FA	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x09FC	0x4803    LDR	R0, [PC, #12]
0x09FE	0xF7FFFE95  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 220 :: 		
L_end_PWM_TIM2_Set_Duty:
0x0A02	0xF8DDE000  LDR	LR, [SP, #0]
0x0A06	0xB001    ADD	SP, SP, #4
0x0A08	0x4770    BX	LR
0x0A0A	0xBF00    NOP
0x0A0C	0x00004000  	TIM2_CR1+0
; end of _PWM_TIM2_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x072C	0xB081    SUB	SP, SP, #4
0x072E	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x0730	0xF2000420  ADDW	R4, R0, #32
0x0734	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x0736	0x2D01    CMP	R5, #1
0x0738	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x073A	0x009C    LSLS	R4, R3, #2
0x073C	0xB224    SXTH	R4, R4
0x073E	0x1C65    ADDS	R5, R4, #1
0x0740	0xB22D    SXTH	R5, R5
0x0742	0xF04F0401  MOV	R4, #1
0x0746	0x40AC    LSLS	R4, R5
0x0748	0x4322    ORRS	R2, R4
0x074A	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x074C	0x009C    LSLS	R4, R3, #2
0x074E	0xB224    SXTH	R4, R4
0x0750	0x1C65    ADDS	R5, R4, #1
0x0752	0xB22D    SXTH	R5, R5
0x0754	0xF04F0401  MOV	R4, #1
0x0758	0x40AC    LSLS	R4, R5
0x075A	0x43E4    MVN	R4, R4
0x075C	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x075E	0xF2000420  ADDW	R4, R0, #32
0x0762	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x0764	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x0768	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x076A	0x192C    ADDS	R4, R5, R4
0x076C	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x076E	0xB001    ADD	SP, SP, #4
0x0770	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_PWM_TIM2_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 222 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x08C0	0xB081    SUB	SP, SP, #4
0x08C2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 223 :: 		
0x08C6	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x08C8	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x08CA	0x4803    LDR	R0, [PC, #12]
0x08CC	0xF7FFFF6E  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 224 :: 		
L_end_PWM_TIM2_Start:
0x08D0	0xF8DDE000  LDR	LR, [SP, #0]
0x08D4	0xB001    ADD	SP, SP, #4
0x08D6	0x4770    BX	LR
0x08D8	0x00004000  	TIM2_CR1+0
; end of _PWM_TIM2_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x07AC	0xB083    SUB	SP, SP, #12
0x07AE	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x07B2	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x07B6	0x9002    STR	R0, [SP, #8]
0x07B8	0x4610    MOV	R0, R2
0x07BA	0xF7FFFED5  BL	_GPIO_Alternate_Function_Enable+0
0x07BE	0x9802    LDR	R0, [SP, #8]
0x07C0	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x07C4	0xF2000320  ADDW	R3, R0, #32
0x07C8	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x07CA	0x008C    LSLS	R4, R1, #2
0x07CC	0xB224    SXTH	R4, R4
0x07CE	0xF04F0301  MOV	R3, #1
0x07D2	0x40A3    LSLS	R3, R4
0x07D4	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x07D6	0xF2000320  ADDW	R3, R0, #32
0x07DA	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x07DC	0xF2000444  ADDW	R4, R0, #68
0x07E0	0x6823    LDR	R3, [R4, #0]
0x07E2	0xF4434300  ORR	R3, R3, #32768
0x07E6	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x07E8	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x07EC	0x2901    CMP	R1, #1
0x07EE	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x07F0	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x07F2	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x07F4	0x084B    LSRS	R3, R1, #1
0x07F6	0xB2DB    UXTB	R3, R3
0x07F8	0x005B    LSLS	R3, R3, #1
0x07FA	0xB21B    SXTH	R3, R3
0x07FC	0x428B    CMP	R3, R1
0x07FE	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x0800	0x6814    LDR	R4, [R2, #0]
0x0802	0xF46F53D8  MVN	R3, #6912
0x0806	0xEA040303  AND	R3, R4, R3, LSL #0
0x080A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x080C	0x6813    LDR	R3, [R2, #0]
0x080E	0xF44343C0  ORR	R3, R3, #24576
0x0812	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x0814	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0816	0x6814    LDR	R4, [R2, #0]
0x0818	0xF06F031B  MVN	R3, #27
0x081C	0xEA040303  AND	R3, R4, R3, LSL #0
0x0820	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x0822	0x6813    LDR	R3, [R2, #0]
0x0824	0xF0430360  ORR	R3, R3, #96
0x0828	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x082A	0x6803    LDR	R3, [R0, #0]
0x082C	0xF0430301  ORR	R3, R3, #1
0x0830	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x0832	0xF8DDE000  LDR	LR, [SP, #0]
0x0836	0xB003    ADD	SP, SP, #12
0x0838	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_wheelLeftStart:
;left.c, 12 :: 		void wheelLeftStart()
0x0E30	0xB081    SUB	SP, SP, #4
0x0E32	0xF8CDE000  STR	LR, [SP, #0]
;left.c, 14 :: 		PWM_TIM4_Set_Duty(wheelLeftCurrentDuty,  _PWM_NON_INVERTED, _PWM_CHANNEL4);
0x0E36	0x4807    LDR	R0, [PC, #28]
0x0E38	0xF9B00000  LDRSH	R0, [R0, #0]
0x0E3C	0x2203    MOVS	R2, #3
0x0E3E	0x2100    MOVS	R1, #0
0x0E40	0xF7FFFFB8  BL	_PWM_TIM4_Set_Duty+0
;left.c, 15 :: 		PWM_TIM4_Start(_PWM_CHANNEL4, &_GPIO_MODULE_TIM4_CH4_PB9);
0x0E44	0x4904    LDR	R1, [PC, #16]
0x0E46	0x2003    MOVS	R0, #3
0x0E48	0xF7FFFFC4  BL	_PWM_TIM4_Start+0
;left.c, 16 :: 		}
L_end_wheelLeftStart:
0x0E4C	0xF8DDE000  LDR	LR, [SP, #0]
0x0E50	0xB001    ADD	SP, SP, #4
0x0E52	0x4770    BX	LR
0x0E54	0x00D02000  	_wheelLeftCurrentDuty+0
0x0E58	0x1E2C0000  	__GPIO_MODULE_TIM4_CH4_PB9+0
; end of _wheelLeftStart
_PWM_TIM4_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 258 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0DB4	0xB081    SUB	SP, SP, #4
0x0DB6	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 259 :: 		
0x0DBA	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0DBC	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0DBE	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0DC0	0x4803    LDR	R0, [PC, #12]
0x0DC2	0xF7FFFCB3  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 260 :: 		
L_end_PWM_TIM4_Set_Duty:
0x0DC6	0xF8DDE000  LDR	LR, [SP, #0]
0x0DCA	0xB001    ADD	SP, SP, #4
0x0DCC	0x4770    BX	LR
0x0DCE	0xBF00    NOP
0x0DD0	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Set_Duty
_PWM_TIM4_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 262 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0DD4	0xB081    SUB	SP, SP, #4
0x0DD6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 263 :: 		
0x0DDA	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0DDC	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0DDE	0x4803    LDR	R0, [PC, #12]
0x0DE0	0xF7FFFCE4  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 264 :: 		
L_end_PWM_TIM4_Start:
0x0DE4	0xF8DDE000  LDR	LR, [SP, #0]
0x0DE8	0xB001    ADD	SP, SP, #4
0x0DEA	0x4770    BX	LR
0x0DEC	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Start
_wheelLeftStop:
;left.c, 18 :: 		void wheelLeftStop()
0x0E88	0xB081    SUB	SP, SP, #4
0x0E8A	0xF8CDE000  STR	LR, [SP, #0]
;left.c, 20 :: 		PWM_TIM4_Stop(_PWM_CHANNEL4);
0x0E8E	0x2003    MOVS	R0, #3
0x0E90	0xF7FFFF26  BL	_PWM_TIM4_Stop+0
;left.c, 21 :: 		}
L_end_wheelLeftStop:
0x0E94	0xF8DDE000  LDR	LR, [SP, #0]
0x0E98	0xB001    ADD	SP, SP, #4
0x0E9A	0x4770    BX	LR
; end of _wheelLeftStop
_PWM_TIM4_Stop:
;__Lib_PWM_1234589_12_10_11_13_14.c, 266 :: 		
; channel start address is: 0 (R0)
0x0CE0	0xB081    SUB	SP, SP, #4
0x0CE2	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 267 :: 		
0x0CE6	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0CE8	0x4803    LDR	R0, [PC, #12]
0x0CEA	0xF7FFFD51  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Stop+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 268 :: 		
L_end_PWM_TIM4_Stop:
0x0CEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF2	0xB001    ADD	SP, SP, #4
0x0CF4	0x4770    BX	LR
0x0CF6	0xBF00    NOP
0x0CF8	0x08004000  	TIM4_CR1+0
; end of _PWM_TIM4_Stop
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Stop:
;__Lib_PWM_1234589_12_10_11_13_14.c, 176 :: 		
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0790	0xB081    SUB	SP, SP, #4
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 177 :: 		
0x0792	0xF2000420  ADDW	R4, R0, #32
; PWM_Base end address is: 0 (R0)
0x0796	0x008B    LSLS	R3, R1, #2
0x0798	0xB21B    SXTH	R3, R3
; channel end address is: 4 (R1)
0x079A	0xF04F0201  MOV	R2, #1
0x079E	0x409A    LSLS	R2, R3
0x07A0	0x43D3    MVN	R3, R2
0x07A2	0x6822    LDR	R2, [R4, #0]
0x07A4	0x401A    ANDS	R2, R3
0x07A6	0x6022    STR	R2, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 178 :: 		
L_end_PWM_TIMx_Stop:
0x07A8	0xB001    ADD	SP, SP, #4
0x07AA	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Stop
_updateLightArray:
;main.c, 132 :: 		void updateLightArray()
0x1254	0xB081    SUB	SP, SP, #4
0x1256	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 135 :: 		for (idx = 0; idx < MAX_ARR_LEN_LIGHT_VAL - 1; idx ++)
; idx start address is: 12 (R3)
0x125A	0x2300    MOVS	R3, #0
0x125C	0xB21B    SXTH	R3, R3
; idx end address is: 12 (R3)
L_updateLightArray27:
; idx start address is: 12 (R3)
0x125E	0x2B02    CMP	R3, #2
0x1260	0xDA0D    BGE	L_updateLightArray28
;main.c, 137 :: 		lightValueArr[idx] = lightValueArr[idx + 1];
0x1262	0x0059    LSLS	R1, R3, #1
0x1264	0x480C    LDR	R0, [PC, #48]
0x1266	0x1842    ADDS	R2, R0, R1
0x1268	0x1C58    ADDS	R0, R3, #1
0x126A	0xB200    SXTH	R0, R0
0x126C	0x0041    LSLS	R1, R0, #1
0x126E	0x480A    LDR	R0, [PC, #40]
0x1270	0x1840    ADDS	R0, R0, R1
0x1272	0xF9B00000  LDRSH	R0, [R0, #0]
0x1276	0x8010    STRH	R0, [R2, #0]
;main.c, 135 :: 		for (idx = 0; idx < MAX_ARR_LEN_LIGHT_VAL - 1; idx ++)
0x1278	0x1C5B    ADDS	R3, R3, #1
0x127A	0xB21B    SXTH	R3, R3
;main.c, 138 :: 		}
; idx end address is: 12 (R3)
0x127C	0xE7EF    B	L_updateLightArray27
L_updateLightArray28:
;main.c, 139 :: 		lightValDetected = ADC1_Get_Sample(11);
0x127E	0x200B    MOVS	R0, #11
0x1280	0xF7FFFE0C  BL	_ADC1_Get_Sample+0
0x1284	0x4905    LDR	R1, [PC, #20]
0x1286	0x8008    STRH	R0, [R1, #0]
;main.c, 140 :: 		lightValueArr[MAX_ARR_LEN_LIGHT_VAL - 1]= lightValDetected;
0x1288	0xB201    SXTH	R1, R0
0x128A	0x4805    LDR	R0, [PC, #20]
0x128C	0x8001    STRH	R1, [R0, #0]
;main.c, 141 :: 		}
L_end_updateLightArray:
0x128E	0xF8DDE000  LDR	LR, [SP, #0]
0x1292	0xB001    ADD	SP, SP, #4
0x1294	0x4770    BX	LR
0x1296	0xBF00    NOP
0x1298	0x00242000  	_lightValueArr+0
0x129C	0x003A2000  	_lightValDetected+0
0x12A0	0x00282000  	_lightValueArr+4
; end of _updateLightArray
_ADC1_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 180 :: 		
; channel start address is: 0 (R0)
0x0E9C	0xB081    SUB	SP, SP, #4
0x0E9E	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 181 :: 		
0x0EA2	0xB281    UXTH	R1, R0
; channel end address is: 0 (R0)
0x0EA4	0x4803    LDR	R0, [PC, #12]
0x0EA6	0xF7FFFF29  BL	__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample+0
;__Lib_ADC_123_32F20x_16ch.c, 188 :: 		
L_end_ADC1_Get_Sample:
0x0EAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0EAE	0xB001    ADD	SP, SP, #4
0x0EB0	0x4770    BX	LR
0x0EB2	0xBF00    NOP
0x0EB4	0x20004001  	ADC1_SR+0
; end of _ADC1_Get_Sample
__Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample:
;__Lib_ADC_123_32F20x_16ch.c, 167 :: 		
; channel start address is: 4 (R1)
; base start address is: 0 (R0)
0x0CFC	0xB081    SUB	SP, SP, #4
0x0CFE	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; channel start address is: 4 (R1)
;__Lib_ADC_123_32F20x_16ch.c, 168 :: 		
0x0D02	0xF2000434  ADDW	R4, R0, #52
0x0D06	0x090A    LSRS	R2, R1, #4
0x0D08	0xB292    UXTH	R2, R2
0x0D0A	0xB293    UXTH	R3, R2
0x0D0C	0x6822    LDR	R2, [R4, #0]
0x0D0E	0xF3631204  BFI	R2, R3, #4, #1
0x0D12	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 169 :: 		
0x0D14	0xF2000434  ADDW	R4, R0, #52
0x0D18	0x08CA    LSRS	R2, R1, #3
0x0D1A	0xB292    UXTH	R2, R2
0x0D1C	0xB293    UXTH	R3, R2
0x0D1E	0x6822    LDR	R2, [R4, #0]
0x0D20	0xF36302C3  BFI	R2, R3, #3, #1
0x0D24	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 170 :: 		
0x0D26	0xF2000434  ADDW	R4, R0, #52
0x0D2A	0x088A    LSRS	R2, R1, #2
0x0D2C	0xB292    UXTH	R2, R2
0x0D2E	0xB293    UXTH	R3, R2
0x0D30	0x6822    LDR	R2, [R4, #0]
0x0D32	0xF3630282  BFI	R2, R3, #2, #1
0x0D36	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 171 :: 		
0x0D38	0xF2000434  ADDW	R4, R0, #52
0x0D3C	0x084A    LSRS	R2, R1, #1
0x0D3E	0xB292    UXTH	R2, R2
0x0D40	0xB293    UXTH	R3, R2
0x0D42	0x6822    LDR	R2, [R4, #0]
0x0D44	0xF3630241  BFI	R2, R3, #1, #1
0x0D48	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 172 :: 		
0x0D4A	0xF2000434  ADDW	R4, R0, #52
0x0D4E	0xB28B    UXTH	R3, R1
; channel end address is: 4 (R1)
0x0D50	0x6822    LDR	R2, [R4, #0]
0x0D52	0xF3630200  BFI	R2, R3, #0, #1
0x0D56	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 173 :: 		
0x0D58	0xF2000408  ADDW	R4, R0, #8
0x0D5C	0x2301    MOVS	R3, #1
0x0D5E	0x6822    LDR	R2, [R4, #0]
0x0D60	0xF363729E  BFI	R2, R3, #30, #1
0x0D64	0x6022    STR	R2, [R4, #0]
;__Lib_ADC_123_32F20x_16ch.c, 174 :: 		
0x0D66	0xF7FFFD07  BL	_Delay_1us+0
; base end address is: 0 (R0)
;__Lib_ADC_123_32F20x_16ch.c, 175 :: 		
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22:
; base start address is: 0 (R0)
0x0D6A	0x6803    LDR	R3, [R0, #0]
0x0D6C	0xF3C30240  UBFX	R2, R3, #1, #1
0x0D70	0xB902    CBNZ	R2, L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23
0x0D72	0xE7FA    B	L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample22
L___Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample23:
;__Lib_ADC_123_32F20x_16ch.c, 176 :: 		
0x0D74	0xF200024C  ADDW	R2, R0, #76
; base end address is: 0 (R0)
0x0D78	0x6812    LDR	R2, [R2, #0]
0x0D7A	0xB290    UXTH	R0, R2
;__Lib_ADC_123_32F20x_16ch.c, 177 :: 		
L_end_ADCx_Get_Sample:
0x0D7C	0xF8DDE000  LDR	LR, [SP, #0]
0x0D80	0xB001    ADD	SP, SP, #4
0x0D82	0x4770    BX	LR
; end of __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x0778	0xF2400726  MOVW	R7, #38
0x077C	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x0780	0x1E7F    SUBS	R7, R7, #1
0x0782	0xD1FD    BNE	L_Delay_1us0
0x0784	0xBF00    NOP
0x0786	0xBF00    NOP
0x0788	0xBF00    NOP
0x078A	0xBF00    NOP
0x078C	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x078E	0x4770    BX	LR
; end of _Delay_1us
_calcLightVal:
;main.c, 95 :: 		int calcLightVal()
;main.c, 98 :: 		int min = 30000;
; min start address is: 28 (R7)
0x1308	0xF2475730  MOVW	R7, #30000
0x130C	0xB23F    SXTH	R7, R7
;main.c, 99 :: 		int max = -1;
; max start address is: 32 (R8)
0x130E	0xF64F78FF  MOVW	R8, #65535
0x1312	0xFA0FF888  SXTH	R8, R8
;main.c, 100 :: 		int minIdx = -1;
; minIdx start address is: 24 (R6)
0x1316	0xF64F76FF  MOVW	R6, #65535
0x131A	0xB236    SXTH	R6, R6
;main.c, 101 :: 		int maxIdx = -1;
; maxIdx start address is: 20 (R5)
0x131C	0xF64F75FF  MOVW	R5, #65535
0x1320	0xB22D    SXTH	R5, R5
;main.c, 102 :: 		int cnt = 0;
; cnt start address is: 12 (R3)
0x1322	0xF2400300  MOVW	R3, #0
0x1326	0xB21B    SXTH	R3, R3
;main.c, 103 :: 		int avg = 0;
; avg start address is: 8 (R2)
0x1328	0xF2400200  MOVW	R2, #0
0x132C	0xB212    SXTH	R2, R2
;main.c, 104 :: 		for (idx = 0; idx < MAX_ARR_LEN_LIGHT_VAL; idx ++)
; idx start address is: 16 (R4)
0x132E	0x2400    MOVS	R4, #0
0x1330	0xB224    SXTH	R4, R4
; avg end address is: 8 (R2)
; cnt end address is: 12 (R3)
; maxIdx end address is: 20 (R5)
; max end address is: 32 (R8)
; minIdx end address is: 24 (R6)
; min end address is: 28 (R7)
; idx end address is: 16 (R4)
L_calcLightVal16:
; idx start address is: 16 (R4)
; avg start address is: 8 (R2)
; cnt start address is: 12 (R3)
; maxIdx start address is: 20 (R5)
; minIdx start address is: 24 (R6)
; max start address is: 32 (R8)
; min start address is: 28 (R7)
0x1332	0x2C03    CMP	R4, #3
0x1334	0xDA1E    BGE	L_calcLightVal17
;main.c, 106 :: 		if (lightValueArr[idx] > max)
0x1336	0x0061    LSLS	R1, R4, #1
0x1338	0x481E    LDR	R0, [PC, #120]
0x133A	0x1840    ADDS	R0, R0, R1
0x133C	0xF9B00000  LDRSH	R0, [R0, #0]
0x1340	0x4540    CMP	R0, R8
0x1342	0xDD06    BLE	L__calcLightVal61
; maxIdx end address is: 20 (R5)
; max end address is: 32 (R8)
;main.c, 108 :: 		max = lightValueArr[idx];
0x1344	0x0061    LSLS	R1, R4, #1
0x1346	0x481B    LDR	R0, [PC, #108]
0x1348	0x1840    ADDS	R0, R0, R1
0x134A	0xF9B08000  LDRSH	R8, [R0, #0]
; max start address is: 32 (R8)
;main.c, 109 :: 		maxIdx = idx;
; maxIdx start address is: 20 (R5)
0x134E	0xB225    SXTH	R5, R4
; maxIdx end address is: 20 (R5)
; max end address is: 32 (R8)
;main.c, 110 :: 		}
0x1350	0xE7FF    B	L_calcLightVal19
L__calcLightVal61:
;main.c, 106 :: 		if (lightValueArr[idx] > max)
;main.c, 110 :: 		}
L_calcLightVal19:
;main.c, 112 :: 		if (lightValueArr[idx] < min)
; maxIdx start address is: 20 (R5)
; max start address is: 32 (R8)
0x1352	0x0061    LSLS	R1, R4, #1
0x1354	0x4817    LDR	R0, [PC, #92]
0x1356	0x1840    ADDS	R0, R0, R1
0x1358	0xF9B00000  LDRSH	R0, [R0, #0]
0x135C	0x42B8    CMP	R0, R7
0x135E	0xDA06    BGE	L__calcLightVal62
; minIdx end address is: 24 (R6)
; min end address is: 28 (R7)
;main.c, 114 :: 		min = lightValueArr[idx];
0x1360	0x0061    LSLS	R1, R4, #1
0x1362	0x4814    LDR	R0, [PC, #80]
0x1364	0x1840    ADDS	R0, R0, R1
0x1366	0xF9B07000  LDRSH	R7, [R0, #0]
; min start address is: 28 (R7)
;main.c, 115 :: 		minIdx = idx;
; minIdx start address is: 24 (R6)
0x136A	0xB226    SXTH	R6, R4
; minIdx end address is: 24 (R6)
; min end address is: 28 (R7)
;main.c, 116 :: 		}
0x136C	0xE7FF    B	L_calcLightVal20
L__calcLightVal62:
;main.c, 112 :: 		if (lightValueArr[idx] < min)
;main.c, 116 :: 		}
L_calcLightVal20:
;main.c, 104 :: 		for (idx = 0; idx < MAX_ARR_LEN_LIGHT_VAL; idx ++)
; minIdx start address is: 24 (R6)
; min start address is: 28 (R7)
0x136E	0x1C64    ADDS	R4, R4, #1
0x1370	0xB224    SXTH	R4, R4
;main.c, 117 :: 		}
; max end address is: 32 (R8)
; min end address is: 28 (R7)
; idx end address is: 16 (R4)
0x1372	0xE7DE    B	L_calcLightVal16
L_calcLightVal17:
;main.c, 120 :: 		for (idx = 0; idx < MAX_ARR_LEN_LIGHT_VAL; idx ++)
; idx start address is: 16 (R4)
0x1374	0x2400    MOVS	R4, #0
0x1376	0xB224    SXTH	R4, R4
; avg end address is: 8 (R2)
; cnt end address is: 12 (R3)
; maxIdx end address is: 20 (R5)
; minIdx end address is: 24 (R6)
; idx end address is: 16 (R4)
0x1378	0xB219    SXTH	R1, R3
0x137A	0xB22B    SXTH	R3, R5
0x137C	0xB215    SXTH	R5, R2
0x137E	0xB232    SXTH	R2, R6
L_calcLightVal21:
; idx start address is: 16 (R4)
; maxIdx start address is: 12 (R3)
; minIdx start address is: 8 (R2)
; minIdx start address is: 8 (R2)
; minIdx end address is: 8 (R2)
; maxIdx start address is: 12 (R3)
; maxIdx end address is: 12 (R3)
; cnt start address is: 4 (R1)
; avg start address is: 20 (R5)
0x1380	0x2C03    CMP	R4, #3
0x1382	0xDA13    BGE	L_calcLightVal22
; minIdx end address is: 8 (R2)
; maxIdx end address is: 12 (R3)
;main.c, 122 :: 		if ( (idx != minIdx) && (idx != maxIdx))
; maxIdx start address is: 12 (R3)
; minIdx start address is: 8 (R2)
0x1384	0x4294    CMP	R4, R2
0x1386	0xD00D    BEQ	L__calcLightVal63
0x1388	0x429C    CMP	R4, R3
0x138A	0xD00C    BEQ	L__calcLightVal64
L__calcLightVal58:
;main.c, 124 :: 		cnt ++;
0x138C	0x1C48    ADDS	R0, R1, #1
; cnt end address is: 4 (R1)
; cnt start address is: 24 (R6)
0x138E	0xB206    SXTH	R6, R0
;main.c, 125 :: 		avg += lightValueArr[idx];
0x1390	0x0061    LSLS	R1, R4, #1
0x1392	0x4808    LDR	R0, [PC, #32]
0x1394	0x1840    ADDS	R0, R0, R1
0x1396	0xF9B00000  LDRSH	R0, [R0, #0]
0x139A	0x1828    ADDS	R0, R5, R0
; avg end address is: 20 (R5)
; avg start address is: 4 (R1)
0x139C	0xB201    SXTH	R1, R0
; cnt end address is: 24 (R6)
; avg end address is: 4 (R1)
0x139E	0xB20D    SXTH	R5, R1
0x13A0	0xB231    SXTH	R1, R6
;main.c, 122 :: 		if ( (idx != minIdx) && (idx != maxIdx))
0x13A2	0xE7FF    B	L__calcLightVal60
L__calcLightVal63:
L__calcLightVal60:
; avg start address is: 20 (R5)
; cnt start address is: 4 (R1)
; cnt end address is: 4 (R1)
; avg end address is: 20 (R5)
0x13A4	0xE7FF    B	L__calcLightVal59
L__calcLightVal64:
L__calcLightVal59:
;main.c, 120 :: 		for (idx = 0; idx < MAX_ARR_LEN_LIGHT_VAL; idx ++)
; cnt start address is: 4 (R1)
; avg start address is: 20 (R5)
0x13A6	0x1C64    ADDS	R4, R4, #1
0x13A8	0xB224    SXTH	R4, R4
;main.c, 127 :: 		}
; minIdx end address is: 8 (R2)
; maxIdx end address is: 12 (R3)
; idx end address is: 16 (R4)
0x13AA	0xE7E9    B	L_calcLightVal21
L_calcLightVal22:
;main.c, 128 :: 		avg /= cnt;
0x13AC	0xFB95F0F1  SDIV	R0, R5, R1
; cnt end address is: 4 (R1)
; avg end address is: 20 (R5)
;main.c, 129 :: 		return avg;
;main.c, 130 :: 		}
L_end_calcLightVal:
0x13B0	0x4770    BX	LR
0x13B2	0xBF00    NOP
0x13B4	0x00242000  	_lightValueArr+0
; end of _calcLightVal
_UART3_Tx_Idle:
;__Lib_UART_123_45_6.c, 235 :: 		
0x12F0	0xB081    SUB	SP, SP, #4
0x12F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45_6.c, 236 :: 		
0x12F6	0x4803    LDR	R0, [PC, #12]
0x12F8	0xF7FFFD7A  BL	__Lib_UART_123_45_6_UARTx_Tx_Idle+0
;__Lib_UART_123_45_6.c, 237 :: 		
L_end_UART3_Tx_Idle:
0x12FC	0xF8DDE000  LDR	LR, [SP, #0]
0x1300	0xB001    ADD	SP, SP, #4
0x1302	0x4770    BX	LR
0x1304	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
__Lib_UART_123_45_6_UARTx_Tx_Idle:
;__Lib_UART_123_45_6.c, 223 :: 		
; UART_Base start address is: 0 (R0)
0x0DF0	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 224 :: 		
0x0DF2	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x0DF4	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45_6.c, 225 :: 		
L_end_UARTx_Tx_Idle:
0x0DF8	0xB001    ADD	SP, SP, #4
0x0DFA	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Tx_Idle
_UART3_Write_Text:
;__Lib_UART_123_45_6.c, 86 :: 		
; uart_text start address is: 0 (R0)
0x1674	0xB081    SUB	SP, SP, #4
0x1676	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 87 :: 		
0x167A	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x167C	0x4803    LDR	R0, [PC, #12]
0x167E	0xF7FFFBBD  BL	__Lib_UART_123_45_6_UARTx_Write_Text+0
;__Lib_UART_123_45_6.c, 88 :: 		
L_end_UART3_Write_Text:
0x1682	0xF8DDE000  LDR	LR, [SP, #0]
0x1686	0xB001    ADD	SP, SP, #4
0x1688	0x4770    BX	LR
0x168A	0xBF00    NOP
0x168C	0x48004000  	USART3_SR+0
; end of _UART3_Write_Text
__Lib_UART_123_45_6_UARTx_Write_Text:
;__Lib_UART_123_45_6.c, 67 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0DFC	0xB081    SUB	SP, SP, #4
0x0DFE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 68 :: 		
; counter start address is: 24 (R6)
0x0E02	0x2600    MOVS	R6, #0
;__Lib_UART_123_45_6.c, 70 :: 		
0x0E04	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x0E06	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x0E08	0x4605    MOV	R5, R0
0x0E0A	0xB2D8    UXTB	R0, R3
0x0E0C	0x460C    MOV	R4, R1
;__Lib_UART_123_45_6.c, 71 :: 		
L___Lib_UART_123_45_6_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x0E0E	0xB150    CBZ	R0, L___Lib_UART_123_45_6_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45_6.c, 72 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x0E10	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x0E12	0x4628    MOV	R0, R5
0x0E14	0xF7FFFE0A  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 73 :: 		
0x0E18	0x1C72    ADDS	R2, R6, #1
0x0E1A	0xB2D2    UXTB	R2, R2
0x0E1C	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45_6.c, 74 :: 		
0x0E1E	0x18A2    ADDS	R2, R4, R2
0x0E20	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x0E22	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45_6.c, 75 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x0E24	0xE7F3    B	L___Lib_UART_123_45_6_UARTx_Write_Text2
L___Lib_UART_123_45_6_UARTx_Write_Text3:
;__Lib_UART_123_45_6.c, 76 :: 		
L_end_UARTx_Write_Text:
0x0E26	0xF8DDE000  LDR	LR, [SP, #0]
0x0E2A	0xB001    ADD	SP, SP, #4
0x0E2C	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write_Text
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0A2C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0A2E	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0A32	0x4601    MOV	R1, R0
0x0A34	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0A38	0x680B    LDR	R3, [R1, #0]
0x0A3A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0A3E	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0A40	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x0A42	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0A44	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x0A46	0xB001    ADD	SP, SP, #4
0x0A48	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x13B8	0xB081    SUB	SP, SP, #4
0x13BA	0xF8CDE000  STR	LR, [SP, #0]
0x13BE	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x13C0	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x13C2	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x13C4	0x2800    CMP	R0, #0
0x13C6	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x13C8	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x13CA	0x4240    RSBS	R0, R0, #0
0x13CC	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x13CE	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x13D0	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x13D2	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x13D4	0xB298    UXTH	R0, R3
0x13D6	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x13D8	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x13DA	0xF7FFFE93  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x13DE	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x13E0	0x4634    MOV	R4, R6
0x13E2	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x13E4	0x2900    CMP	R1, #0
0x13E6	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x13E8	0x1863    ADDS	R3, R4, R1
0x13EA	0x1E4A    SUBS	R2, R1, #1
0x13EC	0xB292    UXTH	R2, R2
0x13EE	0x18A2    ADDS	R2, R4, R2
0x13F0	0x7812    LDRB	R2, [R2, #0]
0x13F2	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x13F4	0x1E49    SUBS	R1, R1, #1
0x13F6	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x13F8	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x13FA	0x2220    MOVS	R2, #32
0x13FC	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x13FE	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x1400	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x1402	0xB281    UXTH	R1, R0
0x1404	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x1406	0x1842    ADDS	R2, R0, R1
0x1408	0x7812    LDRB	R2, [R2, #0]
0x140A	0x2A20    CMP	R2, #32
0x140C	0xD102    BNE	L_IntToStr42
0x140E	0x1C49    ADDS	R1, R1, #1
0x1410	0xB289    UXTH	R1, R1
0x1412	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x1414	0x1E4A    SUBS	R2, R1, #1
0x1416	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x1418	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x141A	0x222D    MOVS	R2, #45
0x141C	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x141E	0xF8DDE000  LDR	LR, [SP, #0]
0x1422	0xB001    ADD	SP, SP, #4
0x1424	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1104	0xB081    SUB	SP, SP, #4
0x1106	0x460A    MOV	R2, R1
0x1108	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x110A	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x110C	0xB28D    UXTH	R5, R1
0x110E	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x1110	0x2805    CMP	R0, #5
0x1112	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x1114	0x180B    ADDS	R3, R1, R0
0x1116	0x2220    MOVS	R2, #32
0x1118	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x111A	0x1C40    ADDS	R0, R0, #1
0x111C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x111E	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1120	0x180B    ADDS	R3, R1, R0
0x1122	0x2200    MOVS	R2, #0
0x1124	0x701A    STRB	R2, [R3, #0]
0x1126	0x1E40    SUBS	R0, R0, #1
0x1128	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x112A	0x180C    ADDS	R4, R1, R0
0x112C	0x230A    MOVS	R3, #10
0x112E	0xFBB5F2F3  UDIV	R2, R5, R3
0x1132	0xFB035212  MLS	R2, R3, R2, R5
0x1136	0xB292    UXTH	R2, R2
0x1138	0x3230    ADDS	R2, #48
0x113A	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x113C	0x220A    MOVS	R2, #10
0x113E	0xFBB5F2F2  UDIV	R2, R5, R2
0x1142	0xB292    UXTH	R2, R2
0x1144	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x1146	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1148	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x114A	0x1E40    SUBS	R0, R0, #1
0x114C	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x114E	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1150	0xB001    ADD	SP, SP, #4
0x1152	0x4770    BX	LR
; end of _WordToStr
;main.c,0 :: ?ICS_timer_psc [12]
0x1C84	0x00270009 ;?ICS_timer_psc+0
0x1C88	0x00BF005F ;?ICS_timer_psc+4
0x1C8C	0x03BF0176 ;?ICS_timer_psc+8
; end of ?ICS_timer_psc
;main.c,0 :: ?ICS_timer_arr [12]
0x1C90	0xEA5FEA5F ;?ICS_timer_arr+0
0x1C94	0xF423F423 ;?ICS_timer_arr+4
0x1C98	0xF423F9FF ;?ICS_timer_arr+8
; end of ?ICS_timer_arr
;main.c,0 :: ?ICS_pwmInitialized [2]
0x1C9C	0x0000 ;?ICS_pwmInitialized+0
; end of ?ICS_pwmInitialized
;main.c,0 :: ?ICS_moveMode [2]
0x1C9E	0xFFFF ;?ICS_moveMode+0
; end of ?ICS_moveMode
;main.c,0 :: ?ICS_isStarted [2]
0x1CA0	0x0000 ;?ICS_isStarted+0
; end of ?ICS_isStarted
;main.c,0 :: ?ICS_cnt [2]
0x1CA2	0x0000 ;?ICS_cnt+0
; end of ?ICS_cnt
;main.c,0 :: ?ICS_maxLightValue [2]
0x1CA4	0x0000 ;?ICS_maxLightValue+0
; end of ?ICS_maxLightValue
;main.c,0 :: ?ICS_cntFound [2]
0x1CA6	0xFFFF ;?ICS_cntFound+0
; end of ?ICS_cntFound
;main.c,0 :: ?ICS_lightValueArr [6]
0x1CA8	0x00000000 ;?ICS_lightValueArr+0
0x1CAC	0x0000 ;?ICS_lightValueArr+4
; end of ?ICS_lightValueArr
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x1CAE	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x1CB2	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x1CB6	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x1CBA	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;main.c,0 :: ?ICS_lightValDetected [2]
0x1CBE	0xFFFF ;?ICS_lightValDetected+0
; end of ?ICS_lightValDetected
;__Lib_USB_32F4xx.c,0 :: ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb [44]
0x1CC0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+0
0x1CC4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+4
0x1CC8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+8
0x1CCC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+12
0x1CD0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+16
0x1CD4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+20
0x1CD8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+24
0x1CDC	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+28
0x1CE0	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+32
0x1CE4	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+36
0x1CE8	0xFFFFFFFF ;?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb+40
; end of ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
;,0 :: _initBlock_12 [70]
; Containing: ?ICS?lstr1_main [21]
;             ?ICS?lstr2_main [16]
;             ?ICS?lstr3_main [16]
;             ?ICS?lstr4_main [6]
;             ?ICS?lstr5_main [11]
0x1CEC	0x694C0D0A ;_initBlock_12+0 : ?ICS?lstr1_main at 0x1CEC
0x1CF0	0x56746867 ;_initBlock_12+4
0x1CF4	0x65446C61 ;_initBlock_12+8
0x1CF8	0x74636574 ;_initBlock_12+12
0x1CFC	0x203A6465 ;_initBlock_12+16
0x1D00	0x72754300 ;_initBlock_12+20 : ?ICS?lstr2_main at 0x1D01
0x1D04	0x6867694C ;_initBlock_12+24
0x1D08	0x6C615674 ;_initBlock_12+28
0x1D0C	0x203A6575 ;_initBlock_12+32
0x1D10	0x78614D00 ;_initBlock_12+36 : ?ICS?lstr3_main at 0x1D11
0x1D14	0x6867694C ;_initBlock_12+40
0x1D18	0x6C615674 ;_initBlock_12+44
0x1D1C	0x203A6575 ;_initBlock_12+48
0x1D20	0x746E4300 ;_initBlock_12+52 : ?ICS?lstr4_main at 0x1D21
0x1D24	0x4300203A ;_initBlock_12+56 : ?ICS?lstr5_main at 0x1D27
0x1D28	0x6F46746E ;_initBlock_12+60
0x1D2C	0x3A646E75 ;_initBlock_12+64
0x1D30	0x0020 ;_initBlock_12+68
; end of _initBlock_12
;main.c,0 :: ?ICS?lstr6_main [6]
0x1D32	0x65766F4D ;?ICS?lstr6_main+0
0x1D36	0x003A ;?ICS?lstr6_main+4
; end of ?ICS?lstr6_main
;main.c,0 :: ?ICS?lstr7_main [8]
0x1D38	0x57524F46 ;?ICS?lstr7_main+0
0x1D3C	0x00445241 ;?ICS?lstr7_main+4
; end of ?ICS?lstr7_main
;,0 :: _initBlock_15 [20]
; Containing: ?ICS?lstr8_main [7]
;             ?ICS?lstr9_main [13]
0x1D40	0x43524943 ;_initBlock_15+0 : ?ICS?lstr8_main at 0x1D40
0x1D44	0x5300454C ;_initBlock_15+4 : ?ICS?lstr9_main at 0x1D47
0x1D48	0x43524145 ;_initBlock_15+8
0x1D4C	0x494C2048 ;_initBlock_15+12
0x1D50	0x00544847 ;_initBlock_15+16
; end of _initBlock_15
;__Lib_GPIO_32F4xx_Defs.c,468 :: __GPIO_MODULE_TIM2_CH2_PA1 [108]
0x1D54	0x00000101 ;__GPIO_MODULE_TIM2_CH2_PA1+0
0x1D58	0xFFFFFFFF ;__GPIO_MODULE_TIM2_CH2_PA1+4
0x1D5C	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+8
0x1D60	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+12
0x1D64	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+16
0x1D68	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+20
0x1D6C	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+24
0x1D70	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+28
0x1D74	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+32
0x1D78	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+36
0x1D7C	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+40
0x1D80	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+44
0x1D84	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+48
0x1D88	0x00001018 ;__GPIO_MODULE_TIM2_CH2_PA1+52
0x1D8C	0xFFFFFFFF ;__GPIO_MODULE_TIM2_CH2_PA1+56
0x1D90	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+60
0x1D94	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+64
0x1D98	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+68
0x1D9C	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+72
0x1DA0	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+76
0x1DA4	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+80
0x1DA8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+84
0x1DAC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+88
0x1DB0	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+92
0x1DB4	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+96
0x1DB8	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+100
0x1DBC	0x00000000 ;__GPIO_MODULE_TIM2_CH2_PA1+104
; end of __GPIO_MODULE_TIM2_CH2_PA1
;__Lib_GPIO_32F4xx_Defs.c,817 :: __GPIO_MODULE_USART3_PD89 [108]
0x1DC0	0x00000738 ;__GPIO_MODULE_USART3_PD89+0
0x1DC4	0x00000739 ;__GPIO_MODULE_USART3_PD89+4
0x1DC8	0xFFFFFFFF ;__GPIO_MODULE_USART3_PD89+8
0x1DCC	0x00000000 ;__GPIO_MODULE_USART3_PD89+12
0x1DD0	0x00000000 ;__GPIO_MODULE_USART3_PD89+16
0x1DD4	0x00000000 ;__GPIO_MODULE_USART3_PD89+20
0x1DD8	0x00000000 ;__GPIO_MODULE_USART3_PD89+24
0x1DDC	0x00000000 ;__GPIO_MODULE_USART3_PD89+28
0x1DE0	0x00000000 ;__GPIO_MODULE_USART3_PD89+32
0x1DE4	0x00000000 ;__GPIO_MODULE_USART3_PD89+36
0x1DE8	0x00000000 ;__GPIO_MODULE_USART3_PD89+40
0x1DEC	0x00000000 ;__GPIO_MODULE_USART3_PD89+44
0x1DF0	0x00000000 ;__GPIO_MODULE_USART3_PD89+48
0x1DF4	0x00001018 ;__GPIO_MODULE_USART3_PD89+52
0x1DF8	0x00001018 ;__GPIO_MODULE_USART3_PD89+56
0x1DFC	0x00000000 ;__GPIO_MODULE_USART3_PD89+60
0x1E00	0x00000000 ;__GPIO_MODULE_USART3_PD89+64
0x1E04	0x00000000 ;__GPIO_MODULE_USART3_PD89+68
0x1E08	0x00000000 ;__GPIO_MODULE_USART3_PD89+72
0x1E0C	0x00000000 ;__GPIO_MODULE_USART3_PD89+76
0x1E10	0x00000000 ;__GPIO_MODULE_USART3_PD89+80
0x1E14	0x00000000 ;__GPIO_MODULE_USART3_PD89+84
0x1E18	0x00000000 ;__GPIO_MODULE_USART3_PD89+88
0x1E1C	0x00000000 ;__GPIO_MODULE_USART3_PD89+92
0x1E20	0x00000000 ;__GPIO_MODULE_USART3_PD89+96
0x1E24	0x00000000 ;__GPIO_MODULE_USART3_PD89+100
0x1E28	0x00000000 ;__GPIO_MODULE_USART3_PD89+104
; end of __GPIO_MODULE_USART3_PD89
;__Lib_GPIO_32F4xx_Defs.c,548 :: __GPIO_MODULE_TIM4_CH4_PB9 [108]
0x1E2C	0x00000219 ;__GPIO_MODULE_TIM4_CH4_PB9+0
0x1E30	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH4_PB9+4
0x1E34	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+8
0x1E38	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+12
0x1E3C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+16
0x1E40	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+20
0x1E44	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+24
0x1E48	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+28
0x1E4C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+32
0x1E50	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+36
0x1E54	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+40
0x1E58	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+44
0x1E5C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+48
0x1E60	0x00001018 ;__GPIO_MODULE_TIM4_CH4_PB9+52
0x1E64	0xFFFFFFFF ;__GPIO_MODULE_TIM4_CH4_PB9+56
0x1E68	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+60
0x1E6C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+64
0x1E70	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+68
0x1E74	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+72
0x1E78	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+76
0x1E7C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+80
0x1E80	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+84
0x1E84	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+88
0x1E88	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+92
0x1E8C	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+96
0x1E90	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+100
0x1E94	0x00000000 ;__GPIO_MODULE_TIM4_CH4_PB9+104
; end of __GPIO_MODULE_TIM4_CH4_PB9
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [560]    _GPIO_Config
0x0460     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x055C      [12]    _Get_Fosc_kHz
0x0568      [70]    _GPIO_Alternate_Function_Enable
0x05B0     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x072C      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x0778      [24]    _Delay_1us
0x0790      [28]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Stop
0x07AC     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x083C     [132]    _RCC_GetClocksFrequency
0x08C0      [28]    _PWM_TIM2_Start
0x08DC     [276]    __Lib_ADC_123_32F20x_16ch_ADCx_Init
0x09F0      [32]    _PWM_TIM2_Set_Duty
0x0A10      [28]    _PWM_TIM4_Init
0x0A2C      [30]    __Lib_UART_123_45_6_UARTx_Write
0x0A4C     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0CE0      [28]    _PWM_TIM4_Stop
0x0CFC     [136]    __Lib_ADC_123_32F20x_16ch_ADCx_Get_Sample
0x0D84      [48]    __Lib_UART_123_45_6_UARTx_Enable
0x0DB4      [32]    _PWM_TIM4_Set_Duty
0x0DD4      [28]    _PWM_TIM4_Start
0x0DF0      [12]    __Lib_UART_123_45_6_UARTx_Tx_Idle
0x0DFC      [50]    __Lib_UART_123_45_6_UARTx_Write_Text
0x0E30      [44]    _wheelLeftStart
0x0E5C      [44]    _wheelRightStart
0x0E88      [20]    _wheelLeftStop
0x0E9C      [28]    _ADC1_Get_Sample
0x0EB8      [24]    _GPIO_Analog_Input
0x0ED0     [120]    _NVIC_IntEnable
0x0F48      [52]    _ADC1_Init
0x0F7C     [372]    _ADC_Set_Input_Channel
0x10F0      [20]    ___CC2DW
0x1104      [80]    _WordToStr
0x1154      [24]    _UART3_Enable
0x116C      [40]    _UART3_Init_Advanced
0x1194      [44]    _wheelRightInit
0x11C0      [44]    _wheelLeftInit
0x11EC      [44]    _resetLightMaxPar
0x1218      [58]    ___FillZeros
0x1254      [80]    _updateLightArray
0x12A4      [76]    __Lib_System_4XX_SystemClockSetDefault
0x12F0      [24]    _UART3_Tx_Idle
0x1308     [176]    _calcLightVal
0x13B8     [110]    _IntToStr
0x1428      [72]    _initDebugMode
0x1470      [40]    _initADC
0x1498      [92]    _startMode
0x14F8      [68]    _initPWM
0x153C     [216]    _changeMode
0x1614      [96]    _initTimer3
0x1674      [28]    _UART3_Write_Text
0x1690      [36]    __Lib_System_4XX_InitialSetUpFosc
0x16B4     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x1A18      [64]    _main
0x1A58     [504]    _interruptTimer3
0x1C50      [42]    ___EnableFPU
0x1C7C       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_fabs_d
0x0000       [4]    FARG_floor_x
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_cos_f
0x0000       [4]    FARG_tan_x
0x0000       [4]    FARG_atan2_y
0x0000       [4]    FARG_acos_x
0x0000       [4]    FARG_asin_x
0x0000       [4]    FARG_sin_f
0x0000       [4]    FARG_exp_x
0x0000       [4]    FARG_pow_x
0x0000       [4]    FARG_sinh_x
0x0000       [4]    FARG_log_x
0x0000       [4]    FARG_log10_x
0x0000       [4]    FARG_ldexp_value
0x0000       [4]    FARG___Lib_CMath_eval_poly_x
0x0000       [4]    FARG_ceil_x
0x0000       [4]    FARG_frexp_value
0x0000       [4]    FARG_atan_f
0x0000       [4]    FARG_sqrt_x
0x0000       [4]    FARG_modf_val
0x0000       [4]    FARG_cosh_x
0x0000       [4]    FARG_tanh_x
0x0000       [4]    FARG_Q15_Ftoi_f
0x0000       [4]    FARG_Q31_Ftoi_f
0x0004       [4]    FARG_pow_y
0x0004       [4]    FARG_atan2_x
0x20000000      [12]    _timer_psc
0x2000000C      [12]    _timer_arr
0x20000018       [2]    _pwmInitialized
0x2000001A       [2]    _moveMode
0x2000001C       [2]    _isStarted
0x2000001E       [2]    _cnt
0x20000020       [2]    _maxLightValue
0x20000022       [2]    _cntFound
0x20000024       [6]    _lightValueArr
0x2000002A      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000003A       [2]    _lightValDetected
0x2000003C      [44]    __Lib_USB_32F4xx_USBD_DCD_INT_cb
0x20000068      [21]    ?lstr1_main
0x2000007D      [16]    ?lstr2_main
0x2000008D      [16]    ?lstr3_main
0x2000009D       [6]    ?lstr4_main
0x200000A3      [11]    ?lstr5_main
0x200000AE       [6]    ?lstr6_main
0x200000B4       [8]    ?lstr7_main
0x200000BC       [7]    ?lstr8_main
0x200000C3      [13]    ?lstr9_main
0x200000D0       [2]    _wheelLeftCurrentDuty
0x200000D2       [2]    _curMaxLightValue
0x200000D4       [2]    _wheelRightCurrentDuty
0x200000D8       [4]    _ADC_Get_Sample_Ptr
0x200000DC       [4]    ___System_CLOCK_IN_KHZ
0x200000E0       [4]    __VOLTAGE_RANGE
0x200000E4       [4]    _UART_Wr_Ptr
0x200000E8       [4]    _UART_Rd_Ptr
0x200000EC       [4]    _UART_Rdy_Ptr
0x200000F0       [4]    _UART_Tx_Idle_Ptr
0x200000F4     [256]    _output
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x1C84      [12]    ?ICS_timer_psc
0x1C90      [12]    ?ICS_timer_arr
0x1C9C       [2]    ?ICS_pwmInitialized
0x1C9E       [2]    ?ICS_moveMode
0x1CA0       [2]    ?ICS_isStarted
0x1CA2       [2]    ?ICS_cnt
0x1CA4       [2]    ?ICS_maxLightValue
0x1CA6       [2]    ?ICS_cntFound
0x1CA8       [6]    ?ICS_lightValueArr
0x1CAE      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x1CBE       [2]    ?ICS_lightValDetected
0x1CC0      [44]    ?ICS__Lib_USB_32F4xx_USBD_DCD_INT_cb
0x1CEC      [21]    ?ICS?lstr1_main
0x1D01      [16]    ?ICS?lstr2_main
0x1D11      [16]    ?ICS?lstr3_main
0x1D21       [6]    ?ICS?lstr4_main
0x1D27      [11]    ?ICS?lstr5_main
0x1D32       [6]    ?ICS?lstr6_main
0x1D38       [8]    ?ICS?lstr7_main
0x1D40       [7]    ?ICS?lstr8_main
0x1D47      [13]    ?ICS?lstr9_main
0x1D54     [108]    __GPIO_MODULE_TIM2_CH2_PA1
0x1DC0     [108]    __GPIO_MODULE_USART3_PD89
0x1E2C     [108]    __GPIO_MODULE_TIM4_CH4_PB9
