{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493925125418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493925125420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 16:12:05 2017 " "Processing started: Thu May  4 16:12:05 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493925125420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493925125420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map digital_clock -c digital_clock --generate_functional_sim_netlist " "Command: quartus_map digital_clock -c digital_clock --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493925125420 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1493925125555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra175281/MC613/lab08/ffd_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/ec2015/ra175281/MC613/lab08/ffd_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd_package " "Found design unit 1: ffd_package" {  } { { "../lab08/ffd_package.vhd" "" { Text "/home/ec2015/ra175281/MC613/lab08/ffd_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493925125974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ec2015/ra175281/MC613/lab08/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ec2015/ra175281/MC613/lab08/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-comportamento " "Found design unit 1: ffd-comportamento" {  } { { "../lab08/ffd.vhd" "" { Text "/home/ec2015/ra175281/MC613/lab08/ffd.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125977 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "../lab08/ffd.vhd" "" { Text "/home/ec2015/ra175281/MC613/lab08/ffd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493925125977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter-count " "Found design unit 1: sync_counter-count" {  } { { "sync_counter.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/sync_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125978 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_counter " "Found entity 1: sync_counter" {  } { { "sync_counter.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/sync_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493925125978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_mod10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod10-count " "Found design unit 1: counter_mod10-count" {  } { { "counter_mod10.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/counter_mod10.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125979 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_mod10 " "Found entity 1: counter_mod10" {  } { { "counter_mod10.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/counter_mod10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493925125979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_counter_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sync_counter_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_counter_package " "Found design unit 1: sync_counter_package" {  } { { "sync_counter_package.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/sync_counter_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493925125980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divisor-logic " "Found design unit 1: clock_divisor-logic" {  } { { "clock_divisor.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/clock_divisor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125981 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor " "Found entity 1: clock_divisor" {  } { { "clock_divisor.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/clock_divisor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493925125981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Relogio-logic " "Found design unit 1: Relogio-logic" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/Relogio.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Relogio " "Found entity 1: Relogio" {  } { { "Relogio.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/Relogio.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493925125982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file clock_divisor_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_divisor_package " "Found design unit 1: clock_divisor_package" {  } { { "clock_divisor_package.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/clock_divisor_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493925125983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_mod10_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file counter_mod10_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_mod10_package " "Found design unit 1: counter_mod10_package" {  } { { "counter_mod10_package.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/counter_mod10_package.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493925125983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493925125983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_divisor " "Elaborating entity \"clock_divisor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493925126034 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count clock_divisor.vhd(23) " "VHDL Process Statement warning at clock_divisor.vhd(23): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_divisor.vhd" "" { Text "/home/ec2015/ra175281/MC613/digital_clock/clock_divisor.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1493925126037 "|clock_divisor"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493925126138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 16:12:06 2017 " "Processing ended: Thu May  4 16:12:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493925126138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493925126138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493925126138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493925126138 ""}
