Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date             : Tue Jul  5 16:27:20 2016
| Host             : finance.eit.uni-kl.de running 64-bit Scientific Linux release 6.7 (Carbon)
| Command          : 
| Design           : dct
| Device           : xc7k160tfbg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.130  |
| Dynamic (W)              | 0.020  |
| Device Static (W)        | 0.110  |
| Effective TJA (C/W)      | 2.5    |
| Max Ambient (C)          | 84.7   |
| Junction Temperature (C) | 25.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.003 |     1629 |       --- |             --- |
|   LUT as Logic           |     0.003 |      613 |    101400 |            0.60 |
|   LUT as Distributed RAM |    <0.001 |      256 |     35000 |            0.73 |
|   CARRY4                 |    <0.001 |       24 |     25350 |            0.09 |
|   Register               |    <0.001 |      484 |    202800 |            0.24 |
|   Others                 |     0.000 |       66 |       --- |             --- |
| Signals                  |     0.005 |     1560 |       --- |             --- |
| Block RAM                |     0.001 |      1.5 |       325 |            0.46 |
| DSPs                     |     0.010 |        8 |       600 |            1.33 |
| Static Power             |     0.110 |          |           |                 |
| Total                    |     0.130 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.060 |       0.020 |      0.040 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |             8.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------+-----------+
| Name                                               | Power (W) |
+----------------------------------------------------+-----------+
| dct                                                |     0.020 |
|   buf_2d_in_0_U                                    |    <0.001 |
|     dct_dct_2d_col_inbuf_0_ram_U                   |    <0.001 |
|       ram_reg_0_7_0_0                              |    <0.001 |
|       ram_reg_0_7_10_10                            |    <0.001 |
|       ram_reg_0_7_11_11                            |    <0.001 |
|       ram_reg_0_7_12_12                            |    <0.001 |
|       ram_reg_0_7_13_13                            |    <0.001 |
|       ram_reg_0_7_14_14                            |    <0.001 |
|       ram_reg_0_7_15_15                            |    <0.001 |
|       ram_reg_0_7_1_1                              |    <0.001 |
|       ram_reg_0_7_2_2                              |    <0.001 |
|       ram_reg_0_7_3_3                              |    <0.001 |
|       ram_reg_0_7_4_4                              |    <0.001 |
|       ram_reg_0_7_5_5                              |    <0.001 |
|       ram_reg_0_7_6_6                              |    <0.001 |
|       ram_reg_0_7_7_7                              |    <0.001 |
|       ram_reg_0_7_8_8                              |    <0.001 |
|       ram_reg_0_7_9_9                              |    <0.001 |
|   buf_2d_in_1_U                                    |    <0.001 |
|     dct_dct_2d_col_inbuf_0_ram_U                   |    <0.001 |
|       ram_reg_0_7_0_0                              |    <0.001 |
|       ram_reg_0_7_10_10                            |    <0.001 |
|       ram_reg_0_7_11_11                            |    <0.001 |
|       ram_reg_0_7_12_12                            |    <0.001 |
|       ram_reg_0_7_13_13                            |    <0.001 |
|       ram_reg_0_7_14_14                            |    <0.001 |
|       ram_reg_0_7_15_15                            |    <0.001 |
|       ram_reg_0_7_1_1                              |    <0.001 |
|       ram_reg_0_7_2_2                              |    <0.001 |
|       ram_reg_0_7_3_3                              |    <0.001 |
|       ram_reg_0_7_4_4                              |    <0.001 |
|       ram_reg_0_7_5_5                              |    <0.001 |
|       ram_reg_0_7_6_6                              |    <0.001 |
|       ram_reg_0_7_7_7                              |    <0.001 |
|       ram_reg_0_7_8_8                              |    <0.001 |
|       ram_reg_0_7_9_9                              |    <0.001 |
|   buf_2d_in_2_U                                    |    <0.001 |
|     dct_dct_2d_col_inbuf_0_ram_U                   |    <0.001 |
|       ram_reg_0_7_0_0                              |    <0.001 |
|       ram_reg_0_7_10_10                            |    <0.001 |
|       ram_reg_0_7_11_11                            |    <0.001 |
|       ram_reg_0_7_12_12                            |    <0.001 |
|       ram_reg_0_7_13_13                            |    <0.001 |
|       ram_reg_0_7_14_14                            |    <0.001 |
|       ram_reg_0_7_15_15                            |    <0.001 |
|       ram_reg_0_7_1_1                              |    <0.001 |
|       ram_reg_0_7_2_2                              |    <0.001 |
|       ram_reg_0_7_3_3                              |    <0.001 |
|       ram_reg_0_7_4_4                              |    <0.001 |
|       ram_reg_0_7_5_5                              |    <0.001 |
|       ram_reg_0_7_6_6                              |    <0.001 |
|       ram_reg_0_7_7_7                              |    <0.001 |
|       ram_reg_0_7_8_8                              |    <0.001 |
|       ram_reg_0_7_9_9                              |    <0.001 |
|   buf_2d_in_3_U                                    |    <0.001 |
|     dct_dct_2d_col_inbuf_0_ram_U                   |    <0.001 |
|       ram_reg_0_7_0_0                              |    <0.001 |
|       ram_reg_0_7_10_10                            |    <0.001 |
|       ram_reg_0_7_11_11                            |    <0.001 |
|       ram_reg_0_7_12_12                            |    <0.001 |
|       ram_reg_0_7_13_13                            |    <0.001 |
|       ram_reg_0_7_14_14                            |    <0.001 |
|       ram_reg_0_7_15_15                            |    <0.001 |
|       ram_reg_0_7_1_1                              |    <0.001 |
|       ram_reg_0_7_2_2                              |    <0.001 |
|       ram_reg_0_7_3_3                              |    <0.001 |
|       ram_reg_0_7_4_4                              |    <0.001 |
|       ram_reg_0_7_5_5                              |    <0.001 |
|       ram_reg_0_7_6_6                              |    <0.001 |
|       ram_reg_0_7_7_7                              |    <0.001 |
|       ram_reg_0_7_8_8                              |    <0.001 |
|       ram_reg_0_7_9_9                              |    <0.001 |
|   buf_2d_in_4_U                                    |    <0.001 |
|     dct_dct_2d_col_inbuf_0_ram_U                   |    <0.001 |
|       ram_reg_0_7_0_0                              |    <0.001 |
|       ram_reg_0_7_10_10                            |    <0.001 |
|       ram_reg_0_7_11_11                            |    <0.001 |
|       ram_reg_0_7_12_12                            |    <0.001 |
|       ram_reg_0_7_13_13                            |    <0.001 |
|       ram_reg_0_7_14_14                            |    <0.001 |
|       ram_reg_0_7_15_15                            |    <0.001 |
|       ram_reg_0_7_1_1                              |    <0.001 |
|       ram_reg_0_7_2_2                              |    <0.001 |
|       ram_reg_0_7_3_3                              |    <0.001 |
|       ram_reg_0_7_4_4                              |    <0.001 |
|       ram_reg_0_7_5_5                              |    <0.001 |
|       ram_reg_0_7_6_6                              |    <0.001 |
|       ram_reg_0_7_7_7                              |    <0.001 |
|       ram_reg_0_7_8_8                              |    <0.001 |
|       ram_reg_0_7_9_9                              |    <0.001 |
|   buf_2d_in_5_U                                    |    <0.001 |
|     dct_dct_2d_col_inbuf_0_ram_U                   |    <0.001 |
|       ram_reg_0_7_0_0                              |    <0.001 |
|       ram_reg_0_7_10_10                            |    <0.001 |
|       ram_reg_0_7_11_11                            |    <0.001 |
|       ram_reg_0_7_12_12                            |    <0.001 |
|       ram_reg_0_7_13_13                            |    <0.001 |
|       ram_reg_0_7_14_14                            |    <0.001 |
|       ram_reg_0_7_15_15                            |    <0.001 |
|       ram_reg_0_7_1_1                              |    <0.001 |
|       ram_reg_0_7_2_2                              |    <0.001 |
|       ram_reg_0_7_3_3                              |    <0.001 |
|       ram_reg_0_7_4_4                              |    <0.001 |
|       ram_reg_0_7_5_5                              |    <0.001 |
|       ram_reg_0_7_6_6                              |    <0.001 |
|       ram_reg_0_7_7_7                              |    <0.001 |
|       ram_reg_0_7_8_8                              |    <0.001 |
|       ram_reg_0_7_9_9                              |    <0.001 |
|   buf_2d_in_6_U                                    |    <0.001 |
|     dct_dct_2d_col_inbuf_0_ram_U                   |    <0.001 |
|       ram_reg_0_7_0_0                              |    <0.001 |
|       ram_reg_0_7_10_10                            |    <0.001 |
|       ram_reg_0_7_11_11                            |    <0.001 |
|       ram_reg_0_7_12_12                            |    <0.001 |
|       ram_reg_0_7_13_13                            |    <0.001 |
|       ram_reg_0_7_14_14                            |    <0.001 |
|       ram_reg_0_7_15_15                            |    <0.001 |
|       ram_reg_0_7_1_1                              |    <0.001 |
|       ram_reg_0_7_2_2                              |    <0.001 |
|       ram_reg_0_7_3_3                              |    <0.001 |
|       ram_reg_0_7_4_4                              |    <0.001 |
|       ram_reg_0_7_5_5                              |    <0.001 |
|       ram_reg_0_7_6_6                              |    <0.001 |
|       ram_reg_0_7_7_7                              |    <0.001 |
|       ram_reg_0_7_8_8                              |    <0.001 |
|       ram_reg_0_7_9_9                              |    <0.001 |
|   buf_2d_in_7_U                                    |    <0.001 |
|     dct_dct_2d_col_inbuf_0_ram_U                   |    <0.001 |
|       ram_reg_0_7_0_0                              |    <0.001 |
|       ram_reg_0_7_10_10                            |    <0.001 |
|       ram_reg_0_7_11_11                            |    <0.001 |
|       ram_reg_0_7_12_12                            |    <0.001 |
|       ram_reg_0_7_13_13                            |    <0.001 |
|       ram_reg_0_7_14_14                            |    <0.001 |
|       ram_reg_0_7_15_15                            |    <0.001 |
|       ram_reg_0_7_1_1                              |    <0.001 |
|       ram_reg_0_7_2_2                              |    <0.001 |
|       ram_reg_0_7_3_3                              |    <0.001 |
|       ram_reg_0_7_4_4                              |    <0.001 |
|       ram_reg_0_7_5_5                              |    <0.001 |
|       ram_reg_0_7_6_6                              |    <0.001 |
|       ram_reg_0_7_7_7                              |    <0.001 |
|       ram_reg_0_7_8_8                              |    <0.001 |
|       ram_reg_0_7_9_9                              |    <0.001 |
|   buf_2d_out_U                                     |    <0.001 |
|     dct_dct_2d_row_outbuf_ram_U                    |    <0.001 |
|   grp_dct_dct_2d_fu_167                            |     0.018 |
|     col_inbuf_0_U                                  |    <0.001 |
|       dct_dct_2d_col_inbuf_0_ram_U                 |    <0.001 |
|         ram_reg_0_7_0_0                            |    <0.001 |
|         ram_reg_0_7_10_10                          |    <0.001 |
|         ram_reg_0_7_11_11                          |    <0.001 |
|         ram_reg_0_7_12_12                          |    <0.001 |
|         ram_reg_0_7_13_13                          |    <0.001 |
|         ram_reg_0_7_14_14                          |    <0.001 |
|         ram_reg_0_7_15_15                          |    <0.001 |
|         ram_reg_0_7_1_1                            |    <0.001 |
|         ram_reg_0_7_2_2                            |    <0.001 |
|         ram_reg_0_7_3_3                            |    <0.001 |
|         ram_reg_0_7_4_4                            |    <0.001 |
|         ram_reg_0_7_5_5                            |    <0.001 |
|         ram_reg_0_7_6_6                            |    <0.001 |
|         ram_reg_0_7_7_7                            |    <0.001 |
|         ram_reg_0_7_8_8                            |    <0.001 |
|         ram_reg_0_7_9_9                            |    <0.001 |
|     col_inbuf_1_U                                  |    <0.001 |
|       dct_dct_2d_col_inbuf_0_ram_U                 |    <0.001 |
|         ram_reg_0_7_0_0                            |    <0.001 |
|         ram_reg_0_7_10_10                          |    <0.001 |
|         ram_reg_0_7_11_11                          |    <0.001 |
|         ram_reg_0_7_12_12                          |    <0.001 |
|         ram_reg_0_7_13_13                          |    <0.001 |
|         ram_reg_0_7_14_14                          |    <0.001 |
|         ram_reg_0_7_15_15                          |    <0.001 |
|         ram_reg_0_7_1_1                            |    <0.001 |
|         ram_reg_0_7_2_2                            |    <0.001 |
|         ram_reg_0_7_3_3                            |    <0.001 |
|         ram_reg_0_7_4_4                            |    <0.001 |
|         ram_reg_0_7_5_5                            |    <0.001 |
|         ram_reg_0_7_6_6                            |    <0.001 |
|         ram_reg_0_7_7_7                            |    <0.001 |
|         ram_reg_0_7_8_8                            |    <0.001 |
|         ram_reg_0_7_9_9                            |    <0.001 |
|     col_inbuf_2_U                                  |    <0.001 |
|       dct_dct_2d_col_inbuf_0_ram_U                 |    <0.001 |
|         ram_reg_0_7_0_0                            |    <0.001 |
|         ram_reg_0_7_10_10                          |    <0.001 |
|         ram_reg_0_7_11_11                          |    <0.001 |
|         ram_reg_0_7_12_12                          |    <0.001 |
|         ram_reg_0_7_13_13                          |    <0.001 |
|         ram_reg_0_7_14_14                          |    <0.001 |
|         ram_reg_0_7_15_15                          |    <0.001 |
|         ram_reg_0_7_1_1                            |    <0.001 |
|         ram_reg_0_7_2_2                            |    <0.001 |
|         ram_reg_0_7_3_3                            |    <0.001 |
|         ram_reg_0_7_4_4                            |    <0.001 |
|         ram_reg_0_7_5_5                            |    <0.001 |
|         ram_reg_0_7_6_6                            |    <0.001 |
|         ram_reg_0_7_7_7                            |    <0.001 |
|         ram_reg_0_7_8_8                            |    <0.001 |
|         ram_reg_0_7_9_9                            |    <0.001 |
|     col_inbuf_3_U                                  |    <0.001 |
|       dct_dct_2d_col_inbuf_0_ram_U                 |    <0.001 |
|         ram_reg_0_7_0_0                            |    <0.001 |
|         ram_reg_0_7_10_10                          |    <0.001 |
|         ram_reg_0_7_11_11                          |    <0.001 |
|         ram_reg_0_7_12_12                          |    <0.001 |
|         ram_reg_0_7_13_13                          |    <0.001 |
|         ram_reg_0_7_14_14                          |    <0.001 |
|         ram_reg_0_7_15_15                          |    <0.001 |
|         ram_reg_0_7_1_1                            |    <0.001 |
|         ram_reg_0_7_2_2                            |    <0.001 |
|         ram_reg_0_7_3_3                            |    <0.001 |
|         ram_reg_0_7_4_4                            |    <0.001 |
|         ram_reg_0_7_5_5                            |    <0.001 |
|         ram_reg_0_7_6_6                            |    <0.001 |
|         ram_reg_0_7_7_7                            |    <0.001 |
|         ram_reg_0_7_8_8                            |    <0.001 |
|         ram_reg_0_7_9_9                            |    <0.001 |
|     col_inbuf_4_U                                  |    <0.001 |
|       dct_dct_2d_col_inbuf_0_ram_U                 |    <0.001 |
|         ram_reg_0_7_0_0                            |    <0.001 |
|         ram_reg_0_7_10_10                          |    <0.001 |
|         ram_reg_0_7_11_11                          |    <0.001 |
|         ram_reg_0_7_12_12                          |    <0.001 |
|         ram_reg_0_7_13_13                          |    <0.001 |
|         ram_reg_0_7_14_14                          |    <0.001 |
|         ram_reg_0_7_15_15                          |    <0.001 |
|         ram_reg_0_7_1_1                            |    <0.001 |
|         ram_reg_0_7_2_2                            |    <0.001 |
|         ram_reg_0_7_3_3                            |    <0.001 |
|         ram_reg_0_7_4_4                            |    <0.001 |
|         ram_reg_0_7_5_5                            |    <0.001 |
|         ram_reg_0_7_6_6                            |    <0.001 |
|         ram_reg_0_7_7_7                            |    <0.001 |
|         ram_reg_0_7_8_8                            |    <0.001 |
|         ram_reg_0_7_9_9                            |    <0.001 |
|     col_inbuf_5_U                                  |    <0.001 |
|       dct_dct_2d_col_inbuf_0_ram_U                 |    <0.001 |
|         ram_reg_0_7_0_0                            |    <0.001 |
|         ram_reg_0_7_10_10                          |    <0.001 |
|         ram_reg_0_7_11_11                          |    <0.001 |
|         ram_reg_0_7_12_12                          |    <0.001 |
|         ram_reg_0_7_13_13                          |    <0.001 |
|         ram_reg_0_7_14_14                          |    <0.001 |
|         ram_reg_0_7_15_15                          |    <0.001 |
|         ram_reg_0_7_1_1                            |    <0.001 |
|         ram_reg_0_7_2_2                            |    <0.001 |
|         ram_reg_0_7_3_3                            |    <0.001 |
|         ram_reg_0_7_4_4                            |    <0.001 |
|         ram_reg_0_7_5_5                            |    <0.001 |
|         ram_reg_0_7_6_6                            |    <0.001 |
|         ram_reg_0_7_7_7                            |    <0.001 |
|         ram_reg_0_7_8_8                            |    <0.001 |
|         ram_reg_0_7_9_9                            |    <0.001 |
|     col_inbuf_6_U                                  |    <0.001 |
|       dct_dct_2d_col_inbuf_0_ram_U                 |    <0.001 |
|         ram_reg_0_7_0_0                            |    <0.001 |
|         ram_reg_0_7_10_10                          |    <0.001 |
|         ram_reg_0_7_11_11                          |    <0.001 |
|         ram_reg_0_7_12_12                          |    <0.001 |
|         ram_reg_0_7_13_13                          |    <0.001 |
|         ram_reg_0_7_14_14                          |    <0.001 |
|         ram_reg_0_7_15_15                          |    <0.001 |
|         ram_reg_0_7_1_1                            |    <0.001 |
|         ram_reg_0_7_2_2                            |    <0.001 |
|         ram_reg_0_7_3_3                            |    <0.001 |
|         ram_reg_0_7_4_4                            |    <0.001 |
|         ram_reg_0_7_5_5                            |    <0.001 |
|         ram_reg_0_7_6_6                            |    <0.001 |
|         ram_reg_0_7_7_7                            |    <0.001 |
|         ram_reg_0_7_8_8                            |    <0.001 |
|         ram_reg_0_7_9_9                            |    <0.001 |
|     col_inbuf_7_U                                  |    <0.001 |
|       dct_dct_2d_col_inbuf_0_ram_U                 |    <0.001 |
|         ram_reg_0_7_0_0                            |    <0.001 |
|         ram_reg_0_7_10_10                          |    <0.001 |
|         ram_reg_0_7_11_11                          |    <0.001 |
|         ram_reg_0_7_12_12                          |    <0.001 |
|         ram_reg_0_7_13_13                          |    <0.001 |
|         ram_reg_0_7_14_14                          |    <0.001 |
|         ram_reg_0_7_15_15                          |    <0.001 |
|         ram_reg_0_7_1_1                            |    <0.001 |
|         ram_reg_0_7_2_2                            |    <0.001 |
|         ram_reg_0_7_3_3                            |    <0.001 |
|         ram_reg_0_7_4_4                            |    <0.001 |
|         ram_reg_0_7_5_5                            |    <0.001 |
|         ram_reg_0_7_6_6                            |    <0.001 |
|         ram_reg_0_7_7_7                            |    <0.001 |
|         ram_reg_0_7_8_8                            |    <0.001 |
|         ram_reg_0_7_9_9                            |    <0.001 |
|     col_outbuf_U                                   |    <0.001 |
|       dct_dct_2d_row_outbuf_ram_U                  |    <0.001 |
|     grp_dct_dct_1d_fu_361                          |     0.015 |
|       dct_coeff_table_0_U                          |    <0.001 |
|         dct_dct_1d_dct_coeff_table_0_rom_U         |    <0.001 |
|       dct_coeff_table_2_U                          |    <0.001 |
|         dct_dct_1d_dct_coeff_table_2_rom_U         |    <0.001 |
|       dct_coeff_table_4_U                          |    <0.001 |
|         dct_dct_1d_dct_coeff_table_4_rom_U         |    <0.001 |
|       dct_mac_muladd_16s_14ns_29s_29_1_U17         |     0.002 |
|         dct_mac_muladd_16s_14ns_29s_29_1_DSP48_3_U |     0.002 |
|       dct_mac_muladd_16s_15s_14ns_29_1_U13         |     0.001 |
|         dct_mac_muladd_16s_15s_14ns_29_1_DSP48_1_U |     0.001 |
|       dct_mac_muladd_16s_15s_29s_29_1_U10          |     0.002 |
|         dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U  |     0.002 |
|       dct_mac_muladd_16s_15s_29s_29_1_U11          |     0.002 |
|         dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U  |     0.002 |
|     row_outbuf_U                                   |     0.001 |
|       dct_dct_2d_row_outbuf_ram_U                  |     0.001 |
|   grp_dct_read_data_fu_196                         |    <0.001 |
+----------------------------------------------------+-----------+


