var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[49.0184, 25.1897, 25.2805, 26.3288, 22.4132], "total":[469981, 943591, 3086, 1291, 6], "name":"Kernel System", "max_resources":[1866240, 3732480, 11721, 5760, 93312], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[466792, 928428, 3039, 1291, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[1289, 11421, 26, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 0 global loads and 1 global store."}, {"type":"brief", "text":"For 0 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////media/libre/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[2, 71, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"optimized", "compute_units":1, "type":"function", "total_percent":[0.199235, 0.108132, 0.0983528, 0.162102, 0], "total_kernel_resources":[1898, 3671, 19, 0, 6], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"brief", "text":"1 compute unit."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1463, 1467, 0, 0, 6], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"optimized.B0", "type":"basicblock", "children":[{"name":"Cluster logic", "type":"resource", "data":[45, 76, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"handler.hpp:1079 > mul_array_sycl_optimized.cc:57", "type":"resource", "data":[390, 2128, 17, 0, 0], "debug":[[{"filename":"/media/libre/oneapi/compiler/2022.1.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp", "line":1079}, {"filename":"/home/clinux01/Escritorio/t3/eci35_hetprog/lab3/mul_array_sycl_optimized.cc", "line":57}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 17, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[466792,928428,3039,1291,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[1289,11421,26,0,0],"details":[{"text":"Global interconnect for 0 global loads and 1 global store.","type":"text"},{"text":"For 0 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////media/libre/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[2,71,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[45,76,2,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1463,1467,0,0,6],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"children":[{"count":1,"data":[390,2128,17,0,0],"debug":[[{"filename":"/media/libre/oneapi/compiler/2022.1.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":"1079"}]],"name":"Store","type":"resource"}],"data":[390,2128,17,0,0],"debug":[[{"filename":"/media/libre/oneapi/compiler/2022.1.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":1079},{"filename":"/home/clinux01/Escritorio/t3/eci35_hetprog/lab3/mul_array_sycl_optimized.cc","line":57}]],"name":"handler.hpp:1079 > mul_array_sycl_optimized.cc:57","replace_name":true,"type":"resource"}],"data":[390,2128,17,0,0],"debug":[[{"filename":"/media/libre/oneapi/compiler/2022.1.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp","line":1079}]],"name":"/media/libre/oneapi/compiler/2022.1.0/linux/bin-llvm/../include/sycl/CL/sycl/handler.hpp:1079","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1898,3671,19,0,6],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"optimized","total_kernel_resources":[1898,3671,19,0,6],"total_percent":[0.199235,0.108132,0.0983528,0.162102,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[3189,15163,47,0,6],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"Kernel System","total":[469981,943591,3086,1291,6],"total_percent":[49.0184,25.1897,25.2805,26.3288,22.4132],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"optimized", "children":[{"type":"bb", "id":3, "name":"optimized.B0", "children":[{"type":"inst", "id":4, "name":"Store", "debug":[[{"filename":"/home/clinux01/Escritorio/t3/eci35_hetprog/lab3/mul_array_sycl_optimized.cc", "line":57}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"_arg_", "Start Cycle":"32", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////media/libre/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":5, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":6, "name":"End", "details":[{"type":"table", "Start Cycle":"33", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"33"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":7, "name":"DDR", "details":[{"type":"table", "Number of banks":"4"}]}]}], "links":[{"from":4, "to":6}, {"from":5, "to":4}, {"from":4, "to":7}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: optimized", "data":["", "", ""], "debug":[[{"filename":"/home/clinux01/Escritorio/t3/eci35_hetprog/lab3/mul_array_sycl_optimized.cc", "line":40}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////media/libre/oneapi/compiler/2022.1.0/linux/lib/oclfpga/aoc_help_pages/ipp1476408832230.html"}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":12, "nodes":[{"name":"optimized", "id":1, "clk":"No", "fmax":"480.00", "type":"kernel", "children":[{"name":"optimized.B0", "id":2, "af":"480.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"18", "ll":"1", "lt":"50.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units", "Hyper-Optimized Handshaking"], "children":[{"name":"optimized", "data":["Single work-item", "No", [1, 1, 1], 1, "On"], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"", "line":0}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"optimized", "data":[1898, 3671, 19, 0, 6], "debug":[[{"filename":"", "line":0}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[1289, 11421, 26, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[466792, 928428, 3039, 1291, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[2, 71, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[469981, 943591, 3086, 1291, 6], "data_percent":[25.1833, 25.2805, 26.3288, 22.4132]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[1866240, 3732480, 11721, 5760, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}};
var warningsJSON={"nodes":[{"details":[{"text":"Compiler Warning: Argument \'arg0\' on component \'typeinfo name for optimized\' is never used by the component. Note that the compiler may optimize it away."}],"name":"Argument \'arg0\' on component \'typeinfo name for optimized\' is never used by the component. Note that the compiler may optimize it away."}]};
var fileJSON=[{"path":"/home/clinux01/Escritorio/t3/eci35_hetprog/lab3/mul_array_sycl_optimized.cc", "name":"mul_array_sycl_optimized.cc", "has_active_debug_locs":false, "absName":"/home/clinux01/Escritorio/t3/eci35_hetprog/lab3/mul_array_sycl_optimized.cc", "content":"#include <iostream>\u000A#include <random>\u000A#include <vector>\u000A\u000A#include <CL/sycl.hpp>\u000A\u000Anamespace {\u000A  constexpr size_t n = 1024;\u000A};\u000A\u000Aclass optimized;\u000A\u000Aint main()\u000A{\u000A    std::vector<float> A, res(1);\u000A\u000A    A.reserve(n);\u000A\u000A    std::random_device rd;\u000A    std::mt19937 gen(rd());\u000A    std::uniform_real_distribution<float> dis(0.55f, 0.56f);\u000A\u000A    float value = dis(gen);\u000A    A.push_back(value);\u000A\u000A    for(size_t i = 1; i < n; ++i) {\u000A	A.push_back(A[0] + static_cast<float>(i)/static_cast<float>(n));\u000A    }\u000A\u000A  const size_t m = 5;\u000A\u000A  sycl::queue q;\u000A  {\u000A    sycl::buffer A_sycl(A);\u000A    sycl::buffer res_sycl(res);\u000A\u000A    q.submit([&](sycl::handler &h){\u000A      sycl::accessor AA(A_sycl, h, sycl::read_only);\u000A      sycl::accessor RES(res_sycl,h, sycl::write_only);\u000A      h.single_task<class optimized>([=](){\u000A        float mul = 1.0f;\u000A        float shift[m] = {1.0f};\u000A        #pragma unroll\u000A        for(size_t i=0;i<n; ++i){\u000A          auto cur = shift[m-1] * AA[i];\u000A\u000A          #pragma unroll\u000A          for(size_t j=m-1; j>0;--j){\u000A            shift[j] =shift[j-1];\u000A          }\u000A          shift[0] = cur;\u000A        }\u000A        #pragma unroll\u000A        for(size_t i = 0; i<m;++i){\u000A          mul *= shift[i];\u000A        }\u000A        RES[0] = mul;\u000A      });\u000A    });\u000A  }\u000A\u000A    std::cout << \"res[0] = \" << res[0] << std::endl;\u000A}\u000A"}, {"path":"/media/libre/oneapi/tbb/2021.6.0/include/tbb/tbb.h", "name":"tbb.h", "has_active_debug_locs":false, "absName":"/media/libre/oneapi/tbb/2021.6.0/include/tbb/tbb.h", "content":"/*\u000A    Copyright (c) 2005-2021 Intel Corporation\u000A\u000A    Licensed under the Apache License, Version 2.0 (the \"License\");\u000A    you may not use this file except in compliance with the License.\u000A    You may obtain a copy of the License at\u000A\u000A        http://www.apache.org/licenses/LICENSE-2.0\u000A\u000A    Unless required by applicable law or agreed to in writing, software\u000A    distributed under the License is distributed on an \"AS IS\" BASIS,\u000A    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.\u000A    See the License for the specific language governing permissions and\u000A    limitations under the License.\u000A*/\u000A\u000A#include \"../oneapi/tbb.h\"\u000A"}];
var alpha_viewer=false;