* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:09:50

* File Generated:     Oct 12 2020 16:05:21

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : inst_midgetv_core.mostofminx0
T_14_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_0/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_11
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g3_2
T_19_13_input0_7
T_19_13_wire_bram/ram/RADDR_0
T_19_11_upADDR_0
T_19_11_wire_bram/ram/RADDR_0

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_11
T_18_13_sp4_h_l_2
T_19_13_lc_trk_g3_2
T_19_13_input0_7
T_19_13_wire_bram/ram/RADDR_0

End 

Net : inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.instr0100
T_15_13_wire_logic_cluster/lc_0/out
T_15_10_sp4_v_t_40
T_12_14_sp4_h_l_10
T_14_14_lc_trk_g2_7
T_14_14_input_2_1
T_14_14_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_31
T_13_21_wire_logic_cluster/lc_1/cout
T_13_21_wire_logic_cluster/lc_2/in_3

Net : inst_midgetv_core.B_31
T_13_21_wire_logic_cluster/lc_2/out
T_13_11_sp12_v_t_23
T_13_13_lc_trk_g3_4
T_13_13_wire_logic_cluster/lc_2/in_1

T_13_21_wire_logic_cluster/lc_2/out
T_13_18_sp4_v_t_44
T_10_18_sp4_h_l_3
T_14_18_sp4_h_l_6
T_14_18_lc_trk_g1_3
T_14_18_wire_logic_cluster/lc_7/in_1

T_13_21_wire_logic_cluster/lc_2/out
T_8_21_sp12_h_l_0
T_19_21_sp12_v_t_23
T_19_25_sp4_v_t_41
T_19_29_lc_trk_g1_4
T_19_29_wire_bram/ram/WDATA_13

T_13_21_wire_logic_cluster/lc_2/out
T_8_21_sp12_h_l_0
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_3/in_0

T_13_21_wire_logic_cluster/lc_2/out
T_8_21_sp12_h_l_0
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_2/in_3

T_13_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_1/in_3

End 

Net : inst_midgetv_core.inst_ucodepc.n5608
T_13_13_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g1_2
T_14_13_input_2_3
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.QQ_0
T_14_14_wire_logic_cluster/lc_0/out
T_14_11_sp4_v_t_40
T_11_15_sp4_h_l_10
T_15_15_sp4_h_l_6
T_14_15_sp4_v_t_43
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : inst_midgetv_core.s_cyclecnt_1
T_19_11_wire_bram/ram/RDATA_13
T_19_10_sp4_v_t_36
T_16_14_sp4_h_l_1
T_12_14_sp4_h_l_4
T_14_14_lc_trk_g3_1
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

T_19_11_wire_bram/ram/RDATA_13
T_19_10_sp4_v_t_36
T_16_14_sp4_h_l_1
T_12_14_sp4_h_l_4
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_2/in_0

End 

Net : DAT_O_0
T_19_16_wire_bram/ram/RDATA_1
T_19_15_sp4_v_t_44
T_16_15_sp4_h_l_9
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_0/in_1

T_19_16_wire_bram/ram/RDATA_1
T_19_10_sp12_v_t_23
T_19_0_span12_vert_19
T_19_0_span4_vert_43
T_15_0_span4_horz_r_3
T_15_0_lc_trk_g1_3
T_15_0_wire_io_cluster/io_0/D_OUT_0

T_19_16_wire_bram/ram/RDATA_1
T_19_15_sp4_v_t_44
T_19_19_sp4_v_t_40
T_19_23_sp4_v_t_40
T_19_27_sp4_v_t_36
T_15_31_span4_horz_r_0
T_18_31_lc_trk_g0_4
T_18_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_0
T_15_15_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_47
T_12_17_sp4_h_l_3
T_13_17_lc_trk_g3_3
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.Di_0_cascade_
T_15_15_wire_logic_cluster/lc_0/ltout
T_15_15_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_1
T_15_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_11
T_14_15_sp4_v_t_46
T_13_17_lc_trk_g0_0
T_13_17_wire_logic_cluster/lc_3/in_1

End 

Net : DAT_O_1
T_19_16_wire_bram/ram/RDATA_5
T_19_15_sp4_v_t_36
T_16_15_sp4_h_l_7
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_2/in_0

T_19_16_wire_bram/ram/RDATA_5
T_19_16_sp4_h_l_9
T_18_16_sp4_v_t_44
T_18_20_sp4_v_t_44
T_18_24_sp4_v_t_37
T_18_28_sp4_v_t_45
T_18_31_lc_trk_g0_5
T_18_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : inst_midgetv_core.Di_1_cascade_
T_15_15_wire_logic_cluster/lc_2/ltout
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.s_alu_1
T_19_11_wire_bram/ram/RDATA_9
T_18_11_sp4_h_l_4
T_17_11_sp4_v_t_41
T_14_15_sp4_h_l_4
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_1/in_1

T_19_11_wire_bram/ram/RDATA_9
T_18_11_sp4_h_l_4
T_17_11_sp4_v_t_41
T_14_15_sp4_h_l_4
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_5/in_1

T_19_11_wire_bram/ram/RDATA_9
T_17_11_sp4_h_l_9
T_16_11_sp4_v_t_44
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_3/in_0

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_1/in_1

T_19_11_wire_bram/ram/RDATA_9
T_17_11_sp4_h_l_9
T_16_11_sp4_v_t_44
T_15_15_lc_trk_g2_1
T_15_15_wire_logic_cluster/lc_7/in_0

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_3/in_3

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_5/in_3

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_7/in_1

T_19_11_wire_bram/ram/RDATA_9
T_17_11_sp4_h_l_9
T_16_11_sp4_v_t_44
T_16_15_sp4_v_t_44
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_5/in_0

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_7/in_3

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_1/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_3/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_7/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_45
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_1/in_0

T_19_11_wire_bram/ram/RDATA_9
T_17_11_sp4_h_l_9
T_16_11_sp4_v_t_44
T_16_15_sp4_v_t_44
T_15_19_lc_trk_g2_1
T_15_19_wire_logic_cluster/lc_1/in_0

T_19_11_wire_bram/ram/RDATA_9
T_17_11_sp4_h_l_9
T_16_11_sp4_v_t_44
T_16_15_sp4_v_t_44
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_3/in_1

T_19_11_wire_bram/ram/RDATA_9
T_17_11_sp4_h_l_9
T_16_11_sp4_v_t_44
T_16_15_sp4_v_t_44
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_5/in_1

T_19_11_wire_bram/ram/RDATA_9
T_17_11_sp4_h_l_9
T_16_11_sp4_v_t_44
T_16_15_sp4_v_t_44
T_16_19_lc_trk_g1_1
T_16_19_wire_logic_cluster/lc_7/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_3/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_5/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_45
T_15_19_lc_trk_g3_5
T_15_19_wire_logic_cluster/lc_7/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_45
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_1/in_1

T_19_11_wire_bram/ram/RDATA_9
T_19_8_sp4_v_t_36
T_16_12_sp4_h_l_1
T_15_12_sp4_v_t_36
T_15_16_sp4_v_t_36
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_1/in_1

T_19_11_wire_bram/ram/RDATA_9
T_19_8_sp4_v_t_36
T_16_12_sp4_h_l_1
T_15_12_sp4_v_t_36
T_15_16_sp4_v_t_36
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_3/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_45
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_7/in_1

T_19_11_wire_bram/ram/RDATA_9
T_19_8_sp4_v_t_36
T_16_12_sp4_h_l_1
T_15_12_sp4_v_t_36
T_15_16_sp4_v_t_36
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_5/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_45
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_3/in_1

T_19_11_wire_bram/ram/RDATA_9
T_19_8_sp4_v_t_36
T_16_12_sp4_h_l_1
T_15_12_sp4_v_t_36
T_15_16_sp4_v_t_36
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_7/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_16_18_sp4_v_t_45
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_5/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_1/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_3/in_1

T_19_11_wire_bram/ram/RDATA_9
T_20_10_sp4_v_t_45
T_17_14_sp4_h_l_8
T_16_14_sp4_v_t_45
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_5/in_1

End 

Net : DAT_O_2
T_19_15_wire_bram/ram/RDATA_9
T_10_15_sp12_h_l_0
T_15_15_lc_trk_g0_4
T_15_15_wire_logic_cluster/lc_4/in_0

T_19_15_wire_bram/ram/RDATA_9
T_19_14_sp4_v_t_44
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.Di_2_cascade_
T_15_15_wire_logic_cluster/lc_4/ltout
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_2
T_15_15_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_39
T_12_17_sp4_h_l_7
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : inst_midgetv_core.ADR_O_0
T_14_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_0/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_1/in_0

End 

Net : inst_midgetv_core.QQ_1
T_14_14_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_36
T_11_17_sp4_h_l_6
T_13_17_lc_trk_g2_3
T_13_17_input_2_3
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.inst_cyclecnt.dbg_rccnt_0
T_13_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_0/out
T_13_14_lc_trk_g3_0
T_13_14_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.Di_3_cascade_
T_15_15_wire_logic_cluster/lc_6/ltout
T_15_15_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_3
T_15_15_wire_logic_cluster/lc_7/out
T_15_13_sp4_v_t_43
T_12_17_sp4_h_l_6
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : DAT_O_3
T_19_15_wire_bram/ram/RDATA_13
T_19_15_sp4_h_l_9
T_15_15_sp4_h_l_5
T_15_15_lc_trk_g0_0
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

T_19_15_wire_bram/ram/RDATA_13
T_19_13_sp12_v_t_23
T_19_25_sp12_v_t_23
T_19_31_lc_trk_g0_4
T_19_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : inst_midgetv_core.s_cyclecnt_0
T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_0/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_6/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_15_16_sp4_h_l_4
T_17_16_lc_trk_g2_1
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g1_1
T_13_15_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_sp4_h_l_7
T_17_10_sp4_v_t_42
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_1/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

T_14_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_3/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_input_2_4
T_13_14_wire_logic_cluster/lc_4/in_2

T_14_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_5/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_7/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g3_1
T_13_14_wire_logic_cluster/lc_0/in_0

End 

Net : inst_midgetv_core.s_alu_0
T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_3/in_1

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_1/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_1/in_0

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_7/in_1

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_5/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_5/in_1

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_3/in_0

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_7/in_0

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_7/in_0

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_5/in_1

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_1/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_3/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_7/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_1/in_1

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_1/in_1

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_3/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_5/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_7/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_3/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_5/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_15_19_lc_trk_g2_2
T_15_19_wire_logic_cluster/lc_7/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_16_19_sp4_v_t_42
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_1/in_0

T_19_11_wire_bram/ram/RDATA_8
T_19_8_sp4_v_t_38
T_16_12_sp4_h_l_8
T_15_12_sp4_v_t_39
T_15_16_sp4_v_t_47
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_1/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_16_19_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_7/in_3

T_19_11_wire_bram/ram/RDATA_8
T_19_8_sp4_v_t_38
T_16_12_sp4_h_l_8
T_15_12_sp4_v_t_39
T_15_16_sp4_v_t_47
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_3/in_3

T_19_11_wire_bram/ram/RDATA_8
T_19_8_sp4_v_t_38
T_16_12_sp4_h_l_8
T_15_12_sp4_v_t_39
T_15_16_sp4_v_t_47
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_5/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_16_19_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_3/in_3

T_19_11_wire_bram/ram/RDATA_8
T_19_8_sp4_v_t_38
T_16_12_sp4_h_l_8
T_15_12_sp4_v_t_39
T_15_16_sp4_v_t_47
T_14_20_lc_trk_g2_2
T_14_20_wire_logic_cluster/lc_7/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_16_19_sp4_v_t_47
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_5/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_46
T_16_15_sp4_v_t_42
T_15_18_lc_trk_g3_2
T_15_18_wire_logic_cluster/lc_1/in_0

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_3/in_3

T_19_11_wire_bram/ram/RDATA_8
T_17_11_sp4_h_l_11
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_16_15_sp4_v_t_47
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_5/in_3

End 

Net : inst_midgetv_core.ADR_O_1
T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

T_14_15_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g0_1
T_14_14_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : ADR_O_2
T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g1_2
T_15_15_wire_logic_cluster/lc_5/in_0

T_14_15_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g2_2
T_13_15_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_sp4_h_l_9
T_17_15_sp4_v_t_39
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_sp4_h_l_9
T_18_15_sp4_h_l_0
T_17_15_lc_trk_g1_0
T_17_15_wire_logic_cluster/lc_6/in_3

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_sp4_h_l_9
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_40
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_4/in_3

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_sp4_h_l_9
T_17_15_sp4_v_t_39
T_17_19_sp4_v_t_40
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.s_alu_carryin_1
T_18_14_wire_logic_cluster/lc_7/out
T_18_14_sp4_h_l_3
T_14_14_sp4_h_l_6
T_13_14_sp4_v_t_43
T_13_17_lc_trk_g0_3
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.indir_28
T_19_13_wire_bram/ram/RDATA_12
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_7/in_0

T_19_13_wire_bram/ram/RDATA_12
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_4/in_3

T_19_13_wire_bram/ram/RDATA_12
T_18_13_lc_trk_g3_3
T_18_13_input_2_0
T_18_13_wire_logic_cluster/lc_0/in_2

T_19_13_wire_bram/ram/RDATA_12
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_7/in_1

T_19_13_wire_bram/ram/RDATA_12
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_1/in_0

T_19_13_wire_bram/ram/RDATA_12
T_18_13_lc_trk_g3_3
T_18_13_input_2_4
T_18_13_wire_logic_cluster/lc_4/in_2

T_19_13_wire_bram/ram/RDATA_12
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_3/in_1

T_19_13_wire_bram/ram/RDATA_12
T_18_14_lc_trk_g0_3
T_18_14_wire_logic_cluster/lc_5/in_0

T_19_13_wire_bram/ram/RDATA_12
T_17_13_sp4_h_l_3
T_17_13_lc_trk_g1_6
T_17_13_wire_logic_cluster/lc_4/in_3

T_19_13_wire_bram/ram/RDATA_12
T_19_10_sp4_v_t_46
T_16_14_sp4_h_l_4
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_5/in_3

T_19_13_wire_bram/ram/RDATA_12
T_17_13_sp4_h_l_3
T_17_13_lc_trk_g1_6
T_17_13_wire_logic_cluster/lc_2/in_3

T_19_13_wire_bram/ram/RDATA_12
T_17_13_sp4_h_l_3
T_17_13_lc_trk_g1_6
T_17_13_input_2_1
T_17_13_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.s_alu_carryin_0
T_18_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_40
T_15_17_sp4_h_l_10
T_11_17_sp4_h_l_1
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.indir_30
T_19_13_wire_bram/ram/RDATA_14
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_4/in_0

T_19_13_wire_bram/ram/RDATA_14
T_18_14_lc_trk_g0_1
T_18_14_input_2_7
T_18_14_wire_logic_cluster/lc_7/in_2

T_19_13_wire_bram/ram/RDATA_14
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_0/in_0

T_19_13_wire_bram/ram/RDATA_14
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_7/in_3

T_19_13_wire_bram/ram/RDATA_14
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_1/in_3

T_19_13_wire_bram/ram/RDATA_14
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_4/in_0

T_19_13_wire_bram/ram/RDATA_14
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_3/in_3

T_19_13_wire_bram/ram/RDATA_14
T_18_13_sp4_h_l_10
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_1/in_1

T_19_13_wire_bram/ram/RDATA_14
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_5/in_3

T_19_13_wire_bram/ram/RDATA_14
T_18_13_sp4_h_l_10
T_17_13_lc_trk_g0_2
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

T_19_13_wire_bram/ram/RDATA_14
T_18_13_sp4_h_l_10
T_17_13_lc_trk_g0_2
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

T_19_13_wire_bram/ram/RDATA_14
T_18_13_sp4_h_l_10
T_17_13_sp4_v_t_41
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_5/in_0

End 

Net : inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.indir_31
T_19_13_wire_bram/ram/RDATA_15
T_18_14_lc_trk_g0_0
T_18_14_input_2_4
T_18_14_wire_logic_cluster/lc_4/in_2

T_19_13_wire_bram/ram/RDATA_15
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_7/in_1

T_19_13_wire_bram/ram/RDATA_15
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_7/in_0

T_19_13_wire_bram/ram/RDATA_15
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_1/in_1

T_19_13_wire_bram/ram/RDATA_15
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_0/in_3

T_19_13_wire_bram/ram/RDATA_15
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_3/in_0

T_19_13_wire_bram/ram/RDATA_15
T_18_13_lc_trk_g3_0
T_18_13_wire_logic_cluster/lc_4/in_3

T_19_13_wire_bram/ram/RDATA_15
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_1/in_0

T_19_13_wire_bram/ram/RDATA_15
T_18_14_lc_trk_g0_0
T_18_14_wire_logic_cluster/lc_5/in_1

T_19_13_wire_bram/ram/RDATA_15
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_4/in_1

T_19_13_wire_bram/ram/RDATA_15
T_18_13_sp4_h_l_8
T_17_13_lc_trk_g1_0
T_17_13_wire_logic_cluster/lc_2/in_1

T_19_13_wire_bram/ram/RDATA_15
T_18_13_sp4_h_l_8
T_17_13_sp4_v_t_39
T_17_14_lc_trk_g2_7
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.inst_ucode.genblk1_inst_2ebr.indir_29
T_19_13_wire_bram/ram/RDATA_13
T_18_14_lc_trk_g1_2
T_18_14_wire_logic_cluster/lc_4/in_1

T_19_13_wire_bram/ram/RDATA_13
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_0/in_1

T_19_13_wire_bram/ram/RDATA_13
T_18_13_lc_trk_g3_2
T_18_13_input_2_7
T_18_13_wire_logic_cluster/lc_7/in_2

T_19_13_wire_bram/ram/RDATA_13
T_18_14_lc_trk_g1_2
T_18_14_input_2_1
T_18_14_wire_logic_cluster/lc_1/in_2

T_19_13_wire_bram/ram/RDATA_13
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_4/in_1

T_19_13_wire_bram/ram/RDATA_13
T_18_13_lc_trk_g3_2
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

T_19_13_wire_bram/ram/RDATA_13
T_17_13_sp4_h_l_1
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_1/in_3

T_19_13_wire_bram/ram/RDATA_13
T_18_14_lc_trk_g1_2
T_18_14_input_2_5
T_18_14_wire_logic_cluster/lc_5/in_2

T_19_13_wire_bram/ram/RDATA_13
T_17_13_sp4_h_l_1
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_4/in_0

T_19_13_wire_bram/ram/RDATA_13
T_17_13_sp4_h_l_1
T_17_13_lc_trk_g0_4
T_17_13_wire_logic_cluster/lc_2/in_0

T_19_13_wire_bram/ram/RDATA_13
T_19_10_sp4_v_t_44
T_16_14_sp4_h_l_9
T_17_14_lc_trk_g3_1
T_17_14_wire_logic_cluster/lc_5/in_1

T_19_13_wire_bram/ram/RDATA_13
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_7/in_3

End 

Net : inst_midgetv_core.DAT_O_4
T_19_18_wire_bram/ram/RDATA_1
T_19_16_sp4_v_t_41
T_16_16_sp4_h_l_4
T_15_16_lc_trk_g0_4
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.Di_4_cascade_
T_15_16_wire_logic_cluster/lc_0/ltout
T_15_16_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_4
T_15_16_wire_logic_cluster/lc_1/out
T_15_13_sp4_v_t_42
T_12_17_sp4_h_l_0
T_13_17_lc_trk_g3_0
T_13_17_wire_logic_cluster/lc_6/in_1

End 

Net : inst_midgetv_core.inst_mimux.genblk1_sa00mod
T_16_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g1_4
T_15_17_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_15_19_lc_trk_g1_5
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_14_16_sp4_v_t_37
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_14_16_sp4_v_t_37
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_14_16_sp4_v_t_37
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_15_16_sp4_h_l_0
T_14_16_sp4_v_t_37
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_16_19_sp4_v_t_40
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_40
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_4/in_3

End 

Net : ADR_O_3
T_14_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_input_2_4
T_15_15_wire_logic_cluster/lc_4/in_2

T_14_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_2/in_3

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_17_15_sp4_v_t_46
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_7/in_1

T_14_15_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_39
T_16_14_sp4_h_l_2
T_18_14_lc_trk_g3_7
T_18_14_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_17_15_sp4_v_t_46
T_17_19_sp4_v_t_42
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_2/in_3

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_17_15_sp4_v_t_46
T_17_19_sp4_v_t_42
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_0/in_1

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_sp4_h_l_11
T_17_15_sp4_v_t_46
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_3/in_1

End 

Net : inst_midgetv_core.ADR_O_4
T_14_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g1_4
T_15_15_wire_logic_cluster/lc_6/in_1

T_14_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g2_4
T_13_15_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_4/out
T_15_15_sp4_h_l_8
T_17_15_lc_trk_g2_5
T_17_15_wire_logic_cluster/lc_2/in_3

End 

Net : inst_midgetv_core.ADR_O_5
T_14_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_0/in_1

T_14_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_3/in_1

T_14_15_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_6/in_3

T_14_15_wire_logic_cluster/lc_5/out
T_15_15_sp4_h_l_10
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_3/in_0

End 

Net : inst_midgetv_core.Di_5_cascade_
T_15_16_wire_logic_cluster/lc_2/ltout
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_5
T_15_16_wire_logic_cluster/lc_3/out
T_15_16_sp4_h_l_11
T_14_16_sp4_v_t_40
T_13_18_lc_trk_g0_5
T_13_18_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.DAT_O_5
T_19_18_wire_bram/ram/RDATA_5
T_17_18_sp4_h_l_1
T_16_14_sp4_v_t_43
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.inst_cyclecnt.dbg_rccnt_1
T_13_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g1_1
T_14_14_input_2_2
T_14_14_wire_logic_cluster/lc_2/in_2

T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_6
T_15_16_wire_logic_cluster/lc_5/out
T_16_14_sp4_v_t_38
T_13_18_sp4_h_l_3
T_13_18_lc_trk_g0_6
T_13_18_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.inst_cyclecnt.dbg_rccnt_2
T_13_14_wire_logic_cluster/lc_2/out
T_13_13_sp4_v_t_36
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g3_2
T_13_14_wire_logic_cluster/lc_2/in_1

End 

Net : inst_midgetv_core.QQ_2
T_13_15_wire_logic_cluster/lc_3/out
T_13_14_sp4_v_t_38
T_13_17_lc_trk_g0_6
T_13_17_input_2_4
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.DAT_O_7
T_19_17_wire_bram/ram/RDATA_13
T_20_14_sp4_v_t_45
T_17_18_sp4_h_l_8
T_13_18_sp4_h_l_8
T_15_18_lc_trk_g3_5
T_15_18_wire_logic_cluster/lc_6/in_0

End 

Net : inst_midgetv_core.Di_7_cascade_
T_15_18_wire_logic_cluster/lc_6/ltout
T_15_18_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_7
T_15_18_wire_logic_cluster/lc_7/out
T_13_18_sp12_h_l_1
T_13_18_lc_trk_g0_2
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.Di_6_cascade_
T_15_16_wire_logic_cluster/lc_4/ltout
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.DAT_O_6
T_19_17_wire_bram/ram/RDATA_9
T_19_16_sp4_v_t_44
T_16_16_sp4_h_l_3
T_15_16_lc_trk_g1_3
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_8
T_15_16_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_43
T_12_18_sp4_h_l_6
T_13_18_lc_trk_g3_6
T_13_18_input_2_3
T_13_18_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.Di_8_cascade_
T_15_16_wire_logic_cluster/lc_6/ltout
T_15_16_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.DAT_O_8
T_19_20_wire_bram/ram/RDATA_1
T_19_20_sp4_h_l_1
T_18_16_sp4_v_t_43
T_15_16_sp4_h_l_6
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : inst_midgetv_core.ADR_O_6
T_14_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_5/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_6/out
T_14_15_sp4_h_l_1
T_18_15_sp4_h_l_9
T_17_11_sp4_v_t_39
T_17_15_lc_trk_g1_2
T_17_15_wire_logic_cluster/lc_4/in_3

End 

Net : inst_midgetv_core.QQ_3
T_13_15_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_36
T_13_17_lc_trk_g1_4
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.ADR_O_8
T_14_16_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_44
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_7/in_1

T_14_16_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_45
T_13_18_lc_trk_g2_0
T_13_18_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_0/out
T_14_14_sp4_v_t_45
T_15_18_sp4_h_l_8
T_18_18_sp4_v_t_36
T_18_19_lc_trk_g2_4
T_18_19_wire_logic_cluster/lc_7/in_3

End 

Net : inst_midgetv_core.inst_cyclecnt.dbg_rccnt_3
T_13_14_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_input_2_3
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.ADR_O_7
T_14_15_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_4/in_1

T_14_15_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_47
T_15_18_lc_trk_g0_2
T_15_18_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_7/out
T_14_14_sp4_v_t_46
T_13_18_lc_trk_g2_3
T_13_18_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_7/out
T_12_15_sp12_h_l_1
T_17_15_lc_trk_g0_5
T_17_15_wire_logic_cluster/lc_5/in_0

End 

Net : inst_midgetv_core.inst_cyclecnt.dbg_rccnt_4
T_13_14_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_4/in_1

End 

Net : inst_midgetv_core.QQ_4
T_13_15_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_42
T_13_17_lc_trk_g1_7
T_13_17_input_2_6
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_9
T_15_17_wire_logic_cluster/lc_5/out
T_14_17_sp4_h_l_2
T_13_17_sp4_v_t_39
T_13_18_lc_trk_g3_7
T_13_18_input_2_4
T_13_18_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.Di_9_cascade_
T_15_17_wire_logic_cluster/lc_4/ltout
T_15_17_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.DAT_O_9
T_19_20_wire_bram/ram/RDATA_5
T_19_17_sp4_v_t_44
T_16_17_sp4_h_l_3
T_15_17_lc_trk_g1_3
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.DAT_O_12
T_19_22_wire_bram/ram/RDATA_1
T_19_21_sp4_v_t_44
T_19_17_sp4_v_t_37
T_16_17_sp4_h_l_0
T_15_17_lc_trk_g0_0
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.Di_12_cascade_
T_15_17_wire_logic_cluster/lc_6/ltout
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_12
T_15_17_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_38
T_12_18_sp4_h_l_3
T_13_18_lc_trk_g3_3
T_13_18_wire_logic_cluster/lc_7/in_1

End 

Net : inst_midgetv_core.DAT_O_10
T_19_19_wire_bram/ram/RDATA_9
T_19_17_sp4_v_t_41
T_16_17_sp4_h_l_10
T_15_17_lc_trk_g0_2
T_15_17_input_2_0
T_15_17_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_10
T_15_17_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_42
T_12_18_sp4_h_l_7
T_13_18_lc_trk_g2_7
T_13_18_input_2_5
T_13_18_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.Di_10_cascade_
T_15_17_wire_logic_cluster/lc_0/ltout
T_15_17_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.DAT_O_11
T_19_19_wire_bram/ram/RDATA_13
T_17_19_sp4_h_l_1
T_16_15_sp4_v_t_43
T_15_17_lc_trk_g0_6
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.Di_11_cascade_
T_15_17_wire_logic_cluster/lc_2/ltout
T_15_17_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_11
T_15_17_wire_logic_cluster/lc_3/out
T_16_14_sp4_v_t_47
T_13_18_sp4_h_l_10
T_13_18_lc_trk_g0_7
T_13_18_wire_logic_cluster/lc_6/in_1

End 

Net : inst_midgetv_core.QQ_5
T_14_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_1
T_13_14_sp4_v_t_42
T_13_18_lc_trk_g1_7
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.inst_cyclecnt.dbg_rccnt_5
T_13_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_6/in_0

T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g0_5
T_13_14_input_2_5
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.ADR_O_9
T_14_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_15_14_sp4_v_t_46
T_12_18_sp4_h_l_4
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_1/out
T_14_13_sp12_v_t_22
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_6/in_3

End 

Net : rDee_8
T_16_17_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

T_16_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_6/in_3

End 

Net : inst_midgetv_core.raluF
T_13_21_wire_logic_cluster/lc_5/out
T_13_14_sp12_v_t_22
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_0/in_1

T_13_21_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_46
T_15_17_sp4_h_l_11
T_16_17_lc_trk_g3_3
T_16_17_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.ADR_O_10
T_14_16_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_4/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_1/in_0

T_14_16_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_36
T_13_18_lc_trk_g2_4
T_13_18_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_44
T_11_17_sp4_h_l_9
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_6/in_3

End 

Net : inst_midgetv_core.QQ_6
T_13_15_wire_logic_cluster/lc_1/out
T_13_12_sp12_v_t_22
T_13_18_lc_trk_g2_5
T_13_18_input_2_1
T_13_18_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_cyclecnt.dbg_rccnt_6
T_13_14_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_1/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.ADR_O_11
T_14_16_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g2_3
T_15_17_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g2_3
T_15_17_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_3/out
T_14_15_sp4_v_t_38
T_13_18_lc_trk_g2_6
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

T_14_16_wire_logic_cluster/lc_3/out
T_14_15_sp4_v_t_38
T_15_19_sp4_h_l_3
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_3/in_3

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_13
T_16_19_wire_logic_cluster/lc_1/out
T_12_19_sp12_h_l_1
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.B_6
T_13_18_wire_logic_cluster/lc_1/out
T_14_14_sp4_v_t_38
T_14_15_lc_trk_g2_6
T_14_15_input_2_6
T_14_15_wire_logic_cluster/lc_6/in_2

T_13_18_wire_logic_cluster/lc_1/out
T_13_15_sp12_v_t_22
T_13_24_sp4_v_t_36
T_14_28_sp4_h_l_1
T_18_28_sp4_h_l_1
T_18_28_lc_trk_g1_4
T_18_28_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_13_18_sp4_h_l_7
T_17_18_sp4_h_l_7
T_20_14_sp4_v_t_42
T_19_17_lc_trk_g3_2
T_19_17_wire_bram/ram/WDATA_9

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_6
T_13_18_wire_logic_cluster/lc_0/cout
T_13_18_wire_logic_cluster/lc_1/in_3

Net : bfn_14_19_0_
T_14_19_wire_logic_cluster/carry_in_mux/cout
T_14_19_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.Di_13_cascade_
T_16_19_wire_logic_cluster/lc_0/ltout
T_16_19_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.ADR_O_14
T_14_16_wire_logic_cluster/lc_6/out
T_13_16_sp4_h_l_4
T_16_16_sp4_v_t_41
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_6/out
T_13_16_sp4_h_l_4
T_16_16_sp4_v_t_41
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_3/in_0

T_14_16_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_44
T_13_19_lc_trk_g2_1
T_13_19_input_2_1
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.ADR_O_12
T_14_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_7/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_37
T_13_18_lc_trk_g1_0
T_13_18_input_2_7
T_13_18_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.Di_17_cascade_
T_15_19_wire_logic_cluster/lc_0/ltout
T_15_19_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_17
T_15_19_wire_logic_cluster/lc_1/out
T_11_19_sp12_h_l_1
T_11_19_sp4_h_l_0
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_4/in_1

End 

Net : inst_midgetv_core.DAT_O_17
T_19_24_wire_bram/ram/RDATA_5
T_20_21_sp4_v_t_45
T_17_21_sp4_h_l_2
T_16_17_sp4_v_t_39
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.ADR_O_13
T_14_16_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g2_5
T_15_17_wire_logic_cluster/lc_6/in_1

T_14_16_wire_logic_cluster/lc_5/out
T_14_15_sp4_v_t_42
T_15_19_sp4_h_l_7
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_1/in_3

T_14_16_wire_logic_cluster/lc_5/out
T_14_15_sp4_v_t_42
T_13_19_lc_trk_g1_7
T_13_19_input_2_0
T_13_19_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.DAT_O_13
T_19_22_wire_bram/ram/RDATA_5
T_19_19_sp4_v_t_44
T_16_19_sp4_h_l_9
T_16_19_lc_trk_g0_4
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.B_1
T_13_17_wire_logic_cluster/lc_3/out
T_7_17_sp12_h_l_1
T_6_17_sp12_v_t_22
T_6_16_sp4_v_t_46
T_7_16_sp4_h_l_11
T_11_16_sp4_h_l_11
T_14_12_sp4_v_t_40
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_3/out
T_7_17_sp12_h_l_1
T_6_17_sp12_v_t_22
T_6_16_sp4_v_t_46
T_7_16_sp4_h_l_11
T_11_16_sp4_h_l_11
T_14_12_sp4_v_t_40
T_13_13_lc_trk_g3_0
T_13_13_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_11
T_16_13_sp4_v_t_46
T_15_14_lc_trk_g3_6
T_15_14_wire_logic_cluster/lc_4/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_11
T_17_17_sp4_h_l_11
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_7/in_0

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_11
T_17_17_sp4_h_l_11
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_0/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_7_17_sp12_h_l_1
T_18_5_sp12_v_t_22
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_2/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_7_17_sp12_h_l_1
T_18_5_sp12_v_t_22
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_3/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_11
T_17_17_sp4_h_l_11
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_11
T_17_17_sp4_h_l_11
T_20_13_sp4_v_t_40
T_19_16_lc_trk_g3_0
T_19_16_wire_bram/ram/WDATA_5

T_13_17_wire_logic_cluster/lc_3/out
T_13_17_sp4_h_l_11
T_17_17_sp4_h_l_11
T_17_17_lc_trk_g1_6
T_17_17_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_1
T_13_17_wire_logic_cluster/lc_2/cout
T_13_17_wire_logic_cluster/lc_3/in_3

Net : inst_midgetv_core.ADR_O_31
T_14_18_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g3_7
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g0_7
T_15_18_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_12_21_sp4_h_l_3
T_13_21_lc_trk_g3_3
T_13_21_input_2_2
T_13_21_wire_logic_cluster/lc_2/in_2

T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_12_21_sp4_h_l_3
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_7/in_1

T_14_18_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_47
T_12_21_sp4_h_l_3
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_6/in_0

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_14
T_16_19_wire_logic_cluster/lc_3/out
T_14_19_sp4_h_l_3
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.ADR_O_15
T_14_16_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_47
T_16_19_sp4_h_l_10
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_47
T_16_19_sp4_h_l_10
T_16_19_lc_trk_g0_7
T_16_19_wire_logic_cluster/lc_5/in_0

T_14_16_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_47
T_12_19_sp4_h_l_3
T_13_19_lc_trk_g3_3
T_13_19_input_2_2
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.Di_14_cascade_
T_16_19_wire_logic_cluster/lc_2/ltout
T_16_19_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_15
T_16_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_7
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_2/in_1

End 

Net : inst_midgetv_core.Di_15_cascade_
T_16_19_wire_logic_cluster/lc_4/ltout
T_16_19_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.ADR_O_16
T_14_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_8
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_45
T_15_19_sp4_h_l_8
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_0/out
T_14_15_sp4_v_t_45
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_3/in_1

End 

Net : inst_midgetv_core.DAT_O_14
T_19_21_wire_bram/ram/RDATA_9
T_20_19_sp4_v_t_40
T_17_19_sp4_h_l_11
T_16_19_lc_trk_g1_3
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_16
T_16_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_11
T_13_19_lc_trk_g0_3
T_13_19_input_2_3
T_13_19_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.DAT_O_16
T_19_24_wire_bram/ram/RDATA_1
T_19_23_sp4_v_t_44
T_19_19_sp4_v_t_37
T_16_19_sp4_h_l_0
T_16_19_lc_trk_g1_5
T_16_19_input_2_6
T_16_19_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.Di_16_cascade_
T_16_19_wire_logic_cluster/lc_6/ltout
T_16_19_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_13_18_0_
T_13_18_wire_logic_cluster/carry_in_mux/cout
T_13_18_wire_logic_cluster/lc_0/in_3

Net : inst_midgetv_core.B_5
T_13_18_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_40
T_14_19_sp4_h_l_5
T_13_15_sp4_v_t_47
T_14_15_sp4_h_l_3
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_0/out
T_13_14_sp12_v_t_23
T_14_26_sp12_h_l_0
T_15_26_sp4_h_l_3
T_18_26_sp4_v_t_45
T_18_28_lc_trk_g3_0
T_18_28_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_0/out
T_10_18_sp12_h_l_0
T_19_18_lc_trk_g1_4
T_19_18_wire_bram/ram/WDATA_5

End 

Net : inst_midgetv_core.DAT_O_15
T_19_21_wire_bram/ram/RDATA_13
T_17_21_sp4_h_l_1
T_16_17_sp4_v_t_43
T_16_19_lc_trk_g2_6
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.ADR_O_18
T_14_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_37
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_37
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_36
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_5/in_1

End 

Net : inst_midgetv_core.ADR_O_17
T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_15_19_sp4_h_l_4
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_15_19_sp4_h_l_4
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_47
T_13_19_lc_trk_g2_2
T_13_19_input_2_4
T_13_19_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_18
T_15_19_wire_logic_cluster/lc_3/out
T_13_19_sp4_h_l_3
T_13_19_lc_trk_g1_6
T_13_19_input_2_5
T_13_19_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.Di_18_cascade_
T_15_19_wire_logic_cluster/lc_2/ltout
T_15_19_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.DAT_O_18
T_19_23_wire_bram/ram/RDATA_9
T_19_23_sp4_h_l_1
T_18_19_sp4_v_t_36
T_15_19_sp4_h_l_1
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : inst_midgetv_core.B_30
T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_4/in_1

T_13_21_wire_logic_cluster/lc_1/out
T_13_18_sp4_v_t_42
T_14_18_sp4_h_l_7
T_14_18_lc_trk_g1_2
T_14_18_wire_logic_cluster/lc_6/in_1

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_2
T_17_21_sp4_v_t_39
T_17_25_sp4_v_t_40
T_18_29_sp4_h_l_5
T_19_29_lc_trk_g2_5
T_19_29_wire_bram/ram/WDATA_9

T_13_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_1/in_0

End 

Net : inst_midgetv_core.inst_progressctrl.n4_adj_311
T_16_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g0_4
T_17_21_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_30
T_13_21_wire_logic_cluster/lc_0/cout
T_13_21_wire_logic_cluster/lc_1/in_3

Net : inst_midgetv_core.alu_carryout_THRU_CO
T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g0_3
T_13_21_input_2_7
T_13_21_wire_logic_cluster/lc_7/in_2

T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_input_2_6
T_13_21_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.inst_condcode.n6
T_13_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g2_7
T_13_21_wire_logic_cluster/lc_5/in_0

End 

Net : inst_midgetv_core.alu_carryout
T_13_21_wire_logic_cluster/lc_2/cout
T_13_21_wire_logic_cluster/lc_3/in_3

End 

Net : inst_midgetv_core.B_21
T_13_20_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_41
T_11_17_sp4_h_l_4
T_15_17_sp4_h_l_7
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_5/in_1

T_13_20_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_45
T_13_22_sp4_v_t_41
T_14_26_sp4_h_l_10
T_18_26_sp4_h_l_10
T_19_26_lc_trk_g3_2
T_19_26_wire_bram/ram/WDATA_5

End 

Net : bfn_13_20_0_
T_13_20_wire_logic_cluster/carry_in_mux/cout
T_13_20_wire_logic_cluster/lc_0/in_3

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_18
T_13_19_wire_logic_cluster/lc_4/cout
T_13_19_wire_logic_cluster/lc_5/in_3

Net : inst_midgetv_core.B_18
T_13_19_wire_logic_cluster/lc_5/out
T_12_19_sp4_h_l_2
T_16_19_sp4_h_l_2
T_12_19_sp4_h_l_5
T_15_15_sp4_v_t_46
T_14_17_lc_trk_g0_0
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

T_13_19_wire_logic_cluster/lc_5/out
T_12_19_sp4_h_l_2
T_16_19_sp4_h_l_2
T_19_19_sp4_v_t_42
T_19_23_lc_trk_g0_7
T_19_23_wire_bram/ram/WDATA_9

End 

Net : inst_midgetv_core.inst_condcode.n2
T_13_21_wire_logic_cluster/lc_6/out
T_13_21_lc_trk_g1_6
T_13_21_input_2_5
T_13_21_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_24
T_13_20_wire_logic_cluster/lc_2/cout
T_13_20_wire_logic_cluster/lc_3/in_3

Net : inst_midgetv_core.B_24
T_13_20_wire_logic_cluster/lc_3/out
T_13_11_sp12_v_t_22
T_13_18_sp4_v_t_38
T_14_18_sp4_h_l_3
T_14_18_lc_trk_g0_6
T_14_18_input_2_0
T_14_18_wire_logic_cluster/lc_0/in_2

T_13_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_11
T_16_20_sp4_v_t_41
T_16_24_sp4_v_t_42
T_17_28_sp4_h_l_7
T_19_28_lc_trk_g3_2
T_19_28_wire_bram/ram/WDATA_1

End 

Net : inst_midgetv_core.DAT_O_20
T_19_26_wire_bram/ram/RDATA_1
T_17_26_sp4_h_l_9
T_16_22_sp4_v_t_39
T_16_18_sp4_v_t_39
T_15_19_lc_trk_g2_7
T_15_19_wire_logic_cluster/lc_6/in_1

End 

Net : inst_midgetv_core.Di_20_cascade_
T_15_19_wire_logic_cluster/lc_6/ltout
T_15_19_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_20
T_15_19_wire_logic_cluster/lc_7/out
T_14_19_sp4_h_l_6
T_13_19_lc_trk_g0_6
T_13_19_wire_logic_cluster/lc_7/in_1

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_19
T_15_19_wire_logic_cluster/lc_5/out
T_14_19_sp4_h_l_2
T_13_19_lc_trk_g1_2
T_13_19_wire_logic_cluster/lc_6/in_1

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_2
T_13_17_wire_logic_cluster/lc_3/cout
T_13_17_wire_logic_cluster/lc_4/in_3

Net : inst_midgetv_core.B_2
T_13_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_41
T_14_12_sp4_v_t_37
T_11_16_sp4_h_l_0
T_14_12_sp4_v_t_43
T_14_15_lc_trk_g1_3
T_14_15_input_2_2
T_14_15_wire_logic_cluster/lc_2/in_2

T_13_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_41
T_14_20_sp4_v_t_37
T_15_24_sp4_h_l_0
T_18_24_sp4_v_t_40
T_18_28_lc_trk_g1_5
T_18_28_wire_logic_cluster/lc_2/in_0

T_13_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_41
T_15_20_sp4_h_l_10
T_18_16_sp4_v_t_47
T_18_18_lc_trk_g2_2
T_18_18_wire_logic_cluster/lc_7/in_3

T_13_17_wire_logic_cluster/lc_4/out
T_14_17_sp12_h_l_0
T_17_17_sp4_h_l_5
T_20_13_sp4_v_t_46
T_19_15_lc_trk_g2_3
T_19_15_wire_bram/ram/WDATA_9

End 

Net : inst_midgetv_core.A31
T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_12_21_sp4_h_l_0
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_2/in_1

T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_12_21_sp4_h_l_0
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_7/in_0

T_15_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_42
T_12_21_sp4_h_l_0
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_6/in_1

End 

Net : inst_midgetv_core.Di_31_cascade_
T_15_18_wire_logic_cluster/lc_4/ltout
T_15_18_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.FUNC7_5
T_15_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_36
T_12_17_sp4_h_l_1
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_2/out
T_15_16_sp12_v_t_23
T_16_16_sp12_h_l_0
T_16_16_lc_trk_g0_3
T_16_16_input_2_5
T_16_16_wire_logic_cluster/lc_5/in_2

T_15_18_wire_logic_cluster/lc_2/out
T_16_14_sp4_v_t_40
T_17_14_sp4_h_l_5
T_16_14_lc_trk_g1_5
T_16_14_input_2_6
T_16_14_wire_logic_cluster/lc_6/in_2

T_15_18_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_44
T_16_19_sp4_h_l_3
T_15_15_sp4_v_t_38
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_2/out
T_15_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_2/in_3

End 

Net : inst_midgetv_core.sra_msb
T_13_17_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_40
T_10_18_sp4_h_l_10
T_14_18_sp4_h_l_1
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_4/in_1

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_23
T_13_20_wire_logic_cluster/lc_1/cout
T_13_20_wire_logic_cluster/lc_2/in_3

Net : inst_midgetv_core.INSTR_18
T_15_19_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_36
T_16_18_sp4_h_l_6
T_16_18_lc_trk_g0_3
T_16_18_wire_logic_cluster/lc_4/in_1

T_15_19_wire_logic_cluster/lc_2/out
T_15_19_sp4_h_l_9
T_18_19_sp4_v_t_44
T_18_23_sp4_v_t_37
T_18_27_lc_trk_g0_0
T_18_27_input_2_2
T_18_27_wire_logic_cluster/lc_2/in_2

T_15_19_wire_logic_cluster/lc_2/out
T_15_9_sp12_v_t_23
T_15_9_sp4_v_t_45
T_15_13_sp4_v_t_45
T_14_17_lc_trk_g2_0
T_14_17_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.inst_ucodepc.illegal
T_15_14_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g3_0
T_14_13_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_5/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_0/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_6/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_3/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_1/in_0

T_15_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_1/in_3

T_15_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_7/in_3

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n6
T_16_15_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g2_3
T_15_14_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.genblk1_illegal_rs1_rd_N_300
T_16_17_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_wire_logic_cluster/lc_1/in_3

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n16
T_16_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n5605
T_16_16_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g1_1
T_16_15_wire_logic_cluster/lc_3/in_3

End 

Net : inst_midgetv_core.B_23
T_13_20_wire_logic_cluster/lc_2/out
T_11_20_sp4_h_l_1
T_14_16_sp4_v_t_42
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_7/in_1

T_13_20_wire_logic_cluster/lc_2/out
T_13_17_sp4_v_t_44
T_13_21_sp4_v_t_37
T_14_25_sp4_h_l_0
T_18_25_sp4_h_l_0
T_19_25_lc_trk_g3_0
T_19_25_wire_bram/ram/WDATA_13

End 

Net : inst_midgetv_core.inst_ucodepc.n5609
T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_3/in_3

End 

Net : inst_midgetv_core.DAT_O_19
T_19_23_wire_bram/ram/RDATA_13
T_19_19_sp4_v_t_41
T_16_19_sp4_h_l_4
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_4/in_0

End 

Net : inst_midgetv_core.Di_19_cascade_
T_15_19_wire_logic_cluster/lc_4/ltout
T_15_19_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.B_15
T_13_19_wire_logic_cluster/lc_2/out
T_13_16_sp4_v_t_44
T_14_16_sp4_h_l_2
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_7/in_1

T_13_19_wire_logic_cluster/lc_2/out
T_13_9_sp12_v_t_23
T_14_21_sp12_h_l_0
T_19_21_lc_trk_g1_4
T_19_21_wire_bram/ram/WDATA_13

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_15
T_13_19_wire_logic_cluster/lc_1/cout
T_13_19_wire_logic_cluster/lc_2/in_3

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_14
T_13_19_wire_logic_cluster/lc_0/cout
T_13_19_wire_logic_cluster/lc_1/in_3

Net : inst_midgetv_core.B_29
T_13_21_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_40
T_14_18_sp4_h_l_10
T_14_18_lc_trk_g1_7
T_14_18_wire_logic_cluster/lc_5/in_1

T_13_21_wire_logic_cluster/lc_0/out
T_13_18_sp4_v_t_40
T_13_22_sp4_v_t_40
T_13_26_sp4_v_t_36
T_14_30_sp4_h_l_1
T_18_30_sp4_h_l_1
T_19_30_lc_trk_g2_1
T_19_30_wire_bram/ram/WDATA_5

End 

Net : inst_midgetv_core.B_14
T_13_19_wire_logic_cluster/lc_1/out
T_13_16_sp4_v_t_42
T_14_16_sp4_h_l_7
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_6/in_1

T_13_19_wire_logic_cluster/lc_1/out
T_13_19_sp4_h_l_7
T_17_19_sp4_h_l_7
T_20_19_sp4_v_t_42
T_19_21_lc_trk_g0_7
T_19_21_wire_bram/ram/WDATA_9

End 

Net : bfn_13_21_0_
T_13_21_wire_logic_cluster/carry_in_mux/cout
T_13_21_wire_logic_cluster/lc_0/in_3

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_22
T_13_20_wire_logic_cluster/lc_0/cout
T_13_20_wire_logic_cluster/lc_1/in_3

Net : bfn_13_19_0_
T_13_19_wire_logic_cluster/carry_in_mux/cout
T_13_19_wire_logic_cluster/lc_0/in_3

Net : inst_midgetv_core.B_13
T_13_19_wire_logic_cluster/lc_0/out
T_13_16_sp4_v_t_40
T_14_16_sp4_h_l_5
T_14_16_lc_trk_g0_0
T_14_16_wire_logic_cluster/lc_5/in_1

T_13_19_wire_logic_cluster/lc_0/out
T_12_19_sp4_h_l_8
T_16_19_sp4_h_l_11
T_19_19_sp4_v_t_46
T_19_22_lc_trk_g1_6
T_19_22_wire_bram/ram/WDATA_5

End 

Net : inst_midgetv_core.B_22
T_13_20_wire_logic_cluster/lc_1/out
T_13_17_sp4_v_t_42
T_14_17_sp4_h_l_7
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_6/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_13_17_sp4_v_t_42
T_13_21_sp4_v_t_42
T_14_25_sp4_h_l_1
T_18_25_sp4_h_l_1
T_19_25_lc_trk_g2_1
T_19_25_wire_bram/ram/WDATA_9

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n2
T_16_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g3_4
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.INSTR_13
T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_37
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_37
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp4_v_t_37
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_4/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_7_sp12_v_t_23
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_13_21_sp4_h_l_8
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_16_16_sp4_v_t_40
T_13_16_sp4_h_l_11
T_14_16_lc_trk_g2_3
T_14_16_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_45
T_13_21_sp4_h_l_8
T_13_21_lc_trk_g1_5
T_13_21_wire_logic_cluster/lc_5/in_1

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n2575
T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g2_3
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.genblk1_checkfunct7_N_281
T_16_16_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g1_7
T_16_15_input_2_4
T_16_15_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.FUNC7_0
T_15_20_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_41
T_13_17_sp4_h_l_10
T_13_17_lc_trk_g0_7
T_13_17_wire_logic_cluster/lc_0/in_3

T_15_20_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_41
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_0/out
T_15_8_sp12_v_t_23
T_15_12_sp4_v_t_41
T_15_16_sp4_v_t_42
T_15_12_sp4_v_t_42
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_44
T_13_18_sp4_h_l_9
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_1/in_3

End 

Net : inst_midgetv_core.INSTR_15
T_16_19_wire_logic_cluster/lc_4/out
T_16_11_sp12_v_t_23
T_16_18_lc_trk_g3_3
T_16_18_wire_logic_cluster/lc_3/in_1

T_16_19_wire_logic_cluster/lc_4/out
T_15_19_sp4_h_l_0
T_18_19_sp4_v_t_37
T_18_23_sp4_v_t_38
T_18_27_lc_trk_g1_3
T_18_27_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_4/out
T_15_19_sp4_h_l_0
T_14_15_sp4_v_t_40
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_7/in_0

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n17
T_16_18_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_5/in_3

End 

Net : inst_midgetv_core.ADR_O_20
T_14_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_41
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_41
T_15_19_lc_trk_g0_1
T_15_19_wire_logic_cluster/lc_7/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_37
T_13_19_lc_trk_g1_0
T_13_19_input_2_7
T_13_19_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.ADR_O_19
T_14_17_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_39
T_15_19_lc_trk_g0_7
T_15_19_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_15_16_sp4_v_t_39
T_15_19_lc_trk_g0_7
T_15_19_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_13_19_lc_trk_g2_6
T_13_19_input_2_6
T_13_19_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.INSTR_9
T_15_17_wire_logic_cluster/lc_4/out
T_16_15_sp4_v_t_36
T_16_18_lc_trk_g0_4
T_16_18_wire_logic_cluster/lc_4/in_0

T_15_17_wire_logic_cluster/lc_4/out
T_15_15_sp4_v_t_37
T_16_15_sp4_h_l_0
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_2/in_1

T_15_17_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_40
T_16_16_sp4_h_l_5
T_17_16_lc_trk_g2_5
T_17_16_input_2_1
T_17_16_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n497
T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_5/in_3

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n11
T_16_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_4/in_3

End 

Net : inst_midgetv_core.INSTR_14
T_16_19_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_41
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_2/out
T_16_15_sp4_v_t_41
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_9_sp12_v_t_23
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_14_19_sp4_h_l_1
T_13_19_sp4_v_t_36
T_13_21_lc_trk_g3_1
T_13_21_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_16_16_sp4_v_t_44
T_13_16_sp4_h_l_9
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_6/in_3

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_10
T_13_18_wire_logic_cluster/lc_4/cout
T_13_18_wire_logic_cluster/lc_5/in_3

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_16
T_13_19_wire_logic_cluster/lc_2/cout
T_13_19_wire_logic_cluster/lc_3/in_3

Net : inst_midgetv_core.B_10
T_13_18_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_43
T_14_13_sp4_v_t_43
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_2/in_1

T_13_18_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_43
T_14_21_sp4_v_t_43
T_14_25_sp4_v_t_44
T_15_29_sp4_h_l_9
T_18_29_sp4_v_t_44
T_18_30_lc_trk_g3_4
T_18_30_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_5/out
T_12_18_sp4_h_l_2
T_16_18_sp4_h_l_5
T_19_18_sp4_v_t_40
T_19_19_lc_trk_g3_0
T_19_19_wire_bram/ram/WDATA_9

End 

Net : inst_midgetv_core.B_16
T_13_19_wire_logic_cluster/lc_3/out
T_14_18_sp4_v_t_39
T_14_14_sp4_v_t_39
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_0/in_1

T_13_19_wire_logic_cluster/lc_3/out
T_13_16_sp4_v_t_46
T_13_20_sp4_v_t_42
T_14_24_sp4_h_l_1
T_18_24_sp4_h_l_1
T_19_24_lc_trk_g2_1
T_19_24_wire_bram/ram/WDATA_1

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_7
T_13_18_wire_logic_cluster/lc_1/cout
T_13_18_wire_logic_cluster/lc_2/in_3

Net : inst_midgetv_core.B_7
T_13_18_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_40
T_14_15_lc_trk_g2_0
T_14_15_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_16_sp12_v_t_23
T_14_28_sp12_h_l_0
T_18_28_lc_trk_g1_3
T_18_28_wire_logic_cluster/lc_5/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_8_18_sp12_h_l_0
T_19_6_sp12_v_t_23
T_19_17_lc_trk_g2_3
T_19_17_wire_bram/ram/WDATA_13

End 

Net : inst_midgetv_core.B_11
T_13_18_wire_logic_cluster/lc_6/out
T_13_16_sp4_v_t_41
T_14_16_sp4_h_l_4
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_3/in_1

T_13_18_wire_logic_cluster/lc_6/out
T_4_18_sp12_h_l_0
T_15_18_sp12_v_t_23
T_16_30_sp12_h_l_0
T_18_30_lc_trk_g0_7
T_18_30_wire_logic_cluster/lc_6/in_3

T_13_18_wire_logic_cluster/lc_6/out
T_13_18_sp4_h_l_1
T_17_18_sp4_h_l_9
T_20_18_sp4_v_t_39
T_19_19_lc_trk_g2_7
T_19_19_wire_bram/ram/WDATA_13

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_26
T_13_20_wire_logic_cluster/lc_4/cout
T_13_20_wire_logic_cluster/lc_5/in_3

Net : inst_midgetv_core.B_26
T_13_20_wire_logic_cluster/lc_5/out
T_13_18_sp4_v_t_39
T_14_18_sp4_h_l_2
T_14_18_lc_trk_g0_7
T_14_18_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_42
T_13_23_sp4_v_t_42
T_14_27_sp4_h_l_1
T_18_27_sp4_h_l_1
T_19_27_lc_trk_g2_1
T_19_27_wire_bram/ram/WDATA_9

End 

Net : inst_midgetv_core.B_28
T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_14_18_sp4_h_l_11
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_4/in_1

T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_22_sp4_v_t_43
T_13_26_sp4_v_t_44
T_14_30_sp4_h_l_3
T_18_30_sp4_h_l_11
T_19_30_lc_trk_g2_3
T_19_30_wire_bram/ram/WDATA_1

End 

Net : inst_midgetv_core.B_17
T_13_19_wire_logic_cluster/lc_4/out
T_13_17_sp4_v_t_37
T_14_17_sp4_h_l_0
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_1/in_1

T_13_19_wire_logic_cluster/lc_4/out
T_12_19_sp4_h_l_0
T_15_19_sp4_v_t_37
T_16_23_sp4_h_l_0
T_19_23_sp4_v_t_37
T_19_24_lc_trk_g2_5
T_19_24_wire_bram/ram/WDATA_5

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_17
T_13_19_wire_logic_cluster/lc_3/cout
T_13_19_wire_logic_cluster/lc_4/in_3

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_25
T_13_20_wire_logic_cluster/lc_3/cout
T_13_20_wire_logic_cluster/lc_4/in_3

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_28
T_13_20_wire_logic_cluster/lc_6/cout
T_13_20_wire_logic_cluster/lc_7/in_3

Net : inst_midgetv_core.B_25
T_13_20_wire_logic_cluster/lc_4/out
T_13_18_sp4_v_t_37
T_14_18_sp4_h_l_5
T_14_18_lc_trk_g0_0
T_14_18_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_4/out
T_12_20_sp4_h_l_0
T_15_20_sp4_v_t_37
T_16_24_sp4_h_l_0
T_19_24_sp4_v_t_40
T_19_28_lc_trk_g0_5
T_19_28_wire_bram/ram/WDATA_5

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_11
T_13_18_wire_logic_cluster/lc_5/cout
T_13_18_wire_logic_cluster/lc_6/in_3

Net : inst_midgetv_core.inst_ucodepc.n5610
T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g1_0
T_13_13_wire_logic_cluster/lc_2/in_3

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_19
T_13_19_wire_logic_cluster/lc_5/cout
T_13_19_wire_logic_cluster/lc_6/in_3

Net : inst_midgetv_core.B_19
T_13_19_wire_logic_cluster/lc_6/out
T_13_17_sp4_v_t_41
T_14_17_sp4_h_l_9
T_14_17_lc_trk_g1_4
T_14_17_input_2_3
T_14_17_wire_logic_cluster/lc_3/in_2

T_13_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_1
T_16_19_sp4_v_t_36
T_17_23_sp4_h_l_7
T_19_23_lc_trk_g3_2
T_19_23_wire_bram/ram/WDATA_13

End 

Net : inst_midgetv_core.INSTR_4
T_15_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g0_0
T_16_16_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g1_0
T_16_16_wire_logic_cluster/lc_2/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_44
T_17_14_sp4_h_l_9
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_14_16_sp4_h_l_8
T_13_16_lc_trk_g0_0
T_13_16_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_15_16_sp4_h_l_5
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_3/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_44
T_17_14_sp4_h_l_9
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_5/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_44
T_17_14_sp4_h_l_9
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_37
T_15_13_lc_trk_g2_5
T_15_13_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g2_0
T_16_15_wire_logic_cluster/lc_0/in_0

End 

Net : inst_midgetv_core.INSTR_8
T_15_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_45
T_16_18_lc_trk_g0_5
T_16_18_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_45
T_17_15_sp4_h_l_1
T_17_15_lc_trk_g1_4
T_17_15_input_2_1
T_17_15_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_sp4_h_l_1
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_4/in_3

End 

Net : inst_midgetv_core.B_3
T_13_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_43
T_14_12_sp4_v_t_39
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_43
T_14_20_sp4_v_t_43
T_15_24_sp4_h_l_6
T_18_24_sp4_v_t_46
T_18_28_lc_trk_g0_3
T_18_28_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_sp12_h_l_1
T_18_17_lc_trk_g0_5
T_18_17_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_13_17_sp12_h_l_1
T_17_17_sp4_h_l_4
T_20_13_sp4_v_t_41
T_19_15_lc_trk_g1_4
T_19_15_wire_bram/ram/WDATA_13

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_3
T_13_17_wire_logic_cluster/lc_4/cout
T_13_17_wire_logic_cluster/lc_5/in_3

Net : inst_midgetv_core.B_4
T_13_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_45
T_14_12_sp4_v_t_45
T_14_15_lc_trk_g1_5
T_14_15_input_2_4
T_14_15_wire_logic_cluster/lc_4/in_2

T_13_17_wire_logic_cluster/lc_6/out
T_12_17_sp12_h_l_0
T_11_17_sp12_v_t_23
T_12_29_sp12_h_l_0
T_18_29_lc_trk_g0_7
T_18_29_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_6/out
T_12_17_sp12_h_l_0
T_19_17_sp4_h_l_9
T_18_17_lc_trk_g1_1
T_18_17_wire_logic_cluster/lc_7/in_3

T_13_17_wire_logic_cluster/lc_6/out
T_12_17_sp12_h_l_0
T_17_17_sp4_h_l_7
T_20_17_sp4_v_t_37
T_19_18_lc_trk_g2_5
T_19_18_wire_bram/ram/WDATA_1

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_4
T_13_17_wire_logic_cluster/lc_5/cout
T_13_17_wire_logic_cluster/lc_6/in_3

Net : inst_midgetv_core.ADR_O_21
T_14_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g0_3
T_15_19_wire_logic_cluster/lc_6/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_43
T_14_20_lc_trk_g1_6
T_14_20_wire_logic_cluster/lc_1/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_43
T_12_20_sp4_h_l_11
T_13_20_lc_trk_g2_3
T_13_20_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.B_0
T_13_17_wire_logic_cluster/lc_2/out
T_13_7_sp12_v_t_23
T_13_13_lc_trk_g2_4
T_13_13_wire_logic_cluster/lc_1/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_40
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_0/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_13_14_sp4_v_t_44
T_14_14_sp4_h_l_9
T_15_14_lc_trk_g2_1
T_15_14_wire_logic_cluster/lc_4/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_8_17_sp12_h_l_0
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_40
T_15_13_sp4_h_l_10
T_18_13_sp4_v_t_47
T_18_17_sp4_v_t_43
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_8_17_sp12_h_l_0
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_6/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_40
T_15_13_sp4_h_l_10
T_18_13_sp4_v_t_47
T_18_16_lc_trk_g0_7
T_18_16_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_40
T_15_13_sp4_h_l_10
T_18_13_sp4_v_t_47
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_3/in_1

T_13_17_wire_logic_cluster/lc_2/out
T_8_17_sp12_h_l_0
T_19_5_sp12_v_t_23
T_19_16_lc_trk_g2_3
T_19_16_wire_bram/ram/WDATA_1

T_13_17_wire_logic_cluster/lc_2/out
T_8_17_sp12_h_l_0
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.inst_ucodepc.n28
T_13_13_wire_logic_cluster/lc_1/out
T_13_13_lc_trk_g3_1
T_13_13_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.DAT_O_28
T_19_30_wire_bram/ram/RDATA_1
T_19_28_sp4_v_t_41
T_19_24_sp4_v_t_37
T_19_20_sp4_v_t_38
T_16_20_sp4_h_l_9
T_15_20_lc_trk_g1_1
T_15_20_input_2_6
T_15_20_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_28
T_15_20_wire_logic_cluster/lc_7/out
T_13_20_sp12_h_l_1
T_13_20_sp4_h_l_0
T_13_20_lc_trk_g0_5
T_13_20_input_2_7
T_13_20_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.Di_28_cascade_
T_15_20_wire_logic_cluster/lc_6/ltout
T_15_20_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.INSTR_5
T_15_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g0_2
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_2/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_13_16_sp4_h_l_1
T_13_16_lc_trk_g0_4
T_13_16_wire_logic_cluster/lc_3/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_2/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_45
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_6/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_45
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_45
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_4/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_16_12_sp4_v_t_40
T_16_13_lc_trk_g3_0
T_16_13_wire_logic_cluster/lc_5/in_0

End 

Net : inst_midgetv_core.INSTR_19
T_15_19_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g2_4
T_16_18_input_2_4
T_16_18_wire_logic_cluster/lc_4/in_2

T_15_19_wire_logic_cluster/lc_4/out
T_16_19_sp4_h_l_8
T_19_19_sp4_v_t_36
T_19_23_sp4_v_t_36
T_18_27_lc_trk_g1_1
T_18_27_wire_logic_cluster/lc_5/in_3

T_15_19_wire_logic_cluster/lc_4/out
T_16_17_sp4_v_t_36
T_13_17_sp4_h_l_1
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_3/in_3

End 

Net : inst_midgetv_core.B_20
T_13_19_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_39
T_14_17_lc_trk_g2_7
T_14_17_wire_logic_cluster/lc_4/in_1

T_13_19_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_46
T_13_22_sp4_v_t_42
T_14_26_sp4_h_l_1
T_18_26_sp4_h_l_4
T_19_26_lc_trk_g3_4
T_19_26_wire_bram/ram/WDATA_1

End 

Net : inst_midgetv_core.B_9
T_13_18_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_44
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_6_18_sp12_h_l_0
T_17_18_sp12_v_t_23
T_18_30_sp12_h_l_0
T_20_30_lc_trk_g1_7
T_20_30_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_4/out
T_6_18_sp12_h_l_0
T_17_18_sp12_v_t_23
T_17_16_sp4_v_t_47
T_18_20_sp4_h_l_10
T_19_20_lc_trk_g3_2
T_19_20_wire_bram/ram/WDATA_5

End 

Net : inst_midgetv_core.B_8
T_13_18_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_42
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_17_sp12_v_t_22
T_13_24_sp4_v_t_38
T_14_28_sp4_h_l_9
T_18_28_sp4_h_l_5
T_20_28_lc_trk_g2_0
T_20_28_wire_logic_cluster/lc_7/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_sp4_h_l_11
T_17_18_sp4_h_l_11
T_20_18_sp4_v_t_46
T_19_20_lc_trk_g2_3
T_19_20_wire_bram/ram/WDATA_1

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_8
T_13_18_wire_logic_cluster/lc_2/cout
T_13_18_wire_logic_cluster/lc_3/in_3

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_9
T_13_18_wire_logic_cluster/lc_3/cout
T_13_18_wire_logic_cluster/lc_4/in_3

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_20
T_13_19_wire_logic_cluster/lc_6/cout
T_13_19_wire_logic_cluster/lc_7/in_3

Net : inst_midgetv_core.B_27
T_13_20_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_37
T_14_18_lc_trk_g2_5
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

T_13_20_wire_logic_cluster/lc_6/out
T_13_19_sp4_v_t_44
T_13_23_sp4_v_t_37
T_14_27_sp4_h_l_0
T_18_27_sp4_h_l_0
T_19_27_lc_trk_g3_0
T_19_27_wire_bram/ram/WDATA_13

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_27
T_13_20_wire_logic_cluster/lc_5/cout
T_13_20_wire_logic_cluster/lc_6/in_3

Net : inst_midgetv_core.inst_alu.genblk1_inst.alucy_12
T_13_18_wire_logic_cluster/lc_6/cout
T_13_18_wire_logic_cluster/lc_7/in_3

Net : inst_midgetv_core.B_12
T_13_18_wire_logic_cluster/lc_7/out
T_14_15_sp4_v_t_39
T_14_16_lc_trk_g3_7
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

T_13_18_wire_logic_cluster/lc_7/out
T_11_18_sp12_h_l_1
T_21_18_sp4_h_l_10
T_20_18_sp4_v_t_41
T_19_22_lc_trk_g1_4
T_19_22_wire_bram/ram/WDATA_1

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_25
T_15_20_wire_logic_cluster/lc_1/out
T_15_20_sp4_h_l_7
T_11_20_sp4_h_l_7
T_13_20_lc_trk_g3_2
T_13_20_wire_logic_cluster/lc_4/in_1

End 

Net : inst_midgetv_core.Di_25_cascade_
T_15_20_wire_logic_cluster/lc_0/ltout
T_15_20_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.DAT_O_25
T_19_28_wire_bram/ram/RDATA_5
T_19_24_sp4_v_t_41
T_19_20_sp4_v_t_42
T_16_20_sp4_h_l_7
T_15_20_lc_trk_g1_7
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_21
T_14_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_input_2_0
T_13_20_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.Di_21_cascade_
T_14_20_wire_logic_cluster/lc_0/ltout
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.DAT_O_21
T_19_26_wire_bram/ram/RDATA_5
T_19_22_sp4_v_t_41
T_16_22_sp4_h_l_10
T_15_18_sp4_v_t_38
T_14_20_lc_trk_g1_3
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.INSTR_10
T_15_17_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_19_17_sp4_h_l_1
T_18_13_sp4_v_t_36
T_17_15_lc_trk_g0_1
T_17_15_input_2_3
T_17_15_wire_logic_cluster/lc_3/in_2

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_18_13_sp4_v_t_46
T_17_16_lc_trk_g3_6
T_17_16_wire_logic_cluster/lc_6/in_3

End 

Net : inst_midgetv_core.INSTR_12
T_15_17_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_0/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g3_6
T_16_16_input_2_7
T_16_16_wire_logic_cluster/lc_7/in_2

T_15_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g1_6
T_16_17_wire_logic_cluster/lc_1/in_0

T_15_17_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_45
T_16_12_sp4_v_t_45
T_16_13_lc_trk_g3_5
T_16_13_wire_logic_cluster/lc_1/in_1

T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_4
T_13_17_sp4_v_t_47
T_13_21_lc_trk_g1_2
T_13_21_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g3_6
T_14_16_wire_logic_cluster/lc_4/in_3

End 

Net : inst_midgetv_core.INSTR_11
T_15_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_input_2_3
T_16_18_wire_logic_cluster/lc_3/in_2

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_9
T_18_13_sp4_v_t_44
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_4/in_1

T_15_17_wire_logic_cluster/lc_2/out
T_15_17_sp4_h_l_9
T_14_13_sp4_v_t_39
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_4/in_3

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n12
T_16_18_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_39
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_4/in_0

End 

Net : inst_midgetv_core.FUNC7_1
T_15_20_wire_logic_cluster/lc_2/out
T_16_19_sp4_v_t_37
T_16_15_sp4_v_t_38
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_16_19_sp4_v_t_37
T_16_15_sp4_v_t_38
T_17_15_sp4_h_l_8
T_13_15_sp4_h_l_8
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_2/out
T_16_20_sp4_h_l_4
T_15_16_sp4_v_t_44
T_14_18_lc_trk_g0_2
T_14_18_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.DAT_O_22
T_19_25_wire_bram/ram/RDATA_9
T_19_22_sp4_v_t_36
T_16_22_sp4_h_l_7
T_15_18_sp4_v_t_37
T_14_20_lc_trk_g0_0
T_14_20_input_2_2
T_14_20_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.Di_22_cascade_
T_14_20_wire_logic_cluster/lc_2/ltout
T_14_20_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_22
T_14_20_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.DAT_O_24
T_19_28_wire_bram/ram/RDATA_1
T_19_28_sp4_h_l_1
T_18_24_sp4_v_t_43
T_18_20_sp4_v_t_43
T_15_20_sp4_h_l_6
T_14_20_lc_trk_g0_6
T_14_20_input_2_6
T_14_20_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_24
T_14_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g2_7
T_13_20_input_2_3
T_13_20_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.Di_24_cascade_
T_14_20_wire_logic_cluster/lc_6/ltout
T_14_20_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.INSTR_17
T_15_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g2_0
T_16_18_wire_logic_cluster/lc_3/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_15_21_sp4_v_t_41
T_15_25_sp4_v_t_42
T_16_29_sp4_h_l_7
T_18_29_lc_trk_g3_2
T_18_29_wire_logic_cluster/lc_4/in_3

T_15_19_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_45
T_12_17_sp4_h_l_8
T_14_17_lc_trk_g3_5
T_14_17_wire_logic_cluster/lc_1/in_3

End 

Net : inst_midgetv_core.Di_23_cascade_
T_14_20_wire_logic_cluster/lc_4/ltout
T_14_20_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_23
T_14_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g3_5
T_13_20_input_2_2
T_13_20_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.DAT_O_23
T_19_25_wire_bram/ram/RDATA_13
T_19_22_sp4_v_t_44
T_16_22_sp4_h_l_9
T_15_18_sp4_v_t_44
T_14_20_lc_trk_g0_2
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.minx_3
T_16_13_wire_logic_cluster/lc_5/out
T_15_13_sp4_h_l_2
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_0/in_0

T_16_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_10
T_19_13_lc_trk_g3_7
T_19_13_input0_4
T_19_13_wire_bram/ram/RADDR_3
T_19_11_upADDR_3
T_19_11_wire_bram/ram/RADDR_3

T_16_13_wire_logic_cluster/lc_5/out
T_17_13_sp4_h_l_10
T_19_13_lc_trk_g3_7
T_19_13_input0_4
T_19_13_wire_bram/ram/RADDR_3

End 

Net : inst_midgetv_core.Rai_9
T_18_30_wire_logic_cluster/lc_6/out
T_19_28_sp4_v_t_40
T_19_29_lc_trk_g2_0
T_19_29_input0_0
T_19_29_wire_bram/ram/RADDR_7
T_19_27_upADDR_7
T_19_27_wire_bram/ram/RADDR_7
T_19_25_upADDR_7
T_19_25_wire_bram/ram/RADDR_7
T_19_23_upADDR_7
T_19_23_wire_bram/ram/RADDR_7
T_19_21_upADDR_7
T_19_21_wire_bram/ram/RADDR_7
T_19_19_upADDR_7
T_19_19_wire_bram/ram/RADDR_7
T_19_17_upADDR_7
T_19_17_wire_bram/ram/RADDR_7
T_19_15_upADDR_7
T_19_15_wire_bram/ram/RADDR_7

T_18_30_wire_logic_cluster/lc_6/out
T_19_28_sp4_v_t_40
T_19_29_lc_trk_g2_0
T_19_29_input0_0
T_19_29_wire_bram/ram/RADDR_7
T_19_27_upADDR_7
T_19_27_wire_bram/ram/RADDR_7
T_19_25_upADDR_7
T_19_25_wire_bram/ram/RADDR_7
T_19_23_upADDR_7
T_19_23_wire_bram/ram/RADDR_7
T_19_21_upADDR_7
T_19_21_wire_bram/ram/RADDR_7
T_19_19_upADDR_7
T_19_19_wire_bram/ram/RADDR_7
T_19_17_upADDR_7
T_19_17_wire_bram/ram/RADDR_7

T_18_30_wire_logic_cluster/lc_6/out
T_19_28_sp4_v_t_40
T_19_29_lc_trk_g2_0
T_19_29_input0_0
T_19_29_wire_bram/ram/RADDR_7
T_19_27_upADDR_7
T_19_27_wire_bram/ram/RADDR_7
T_19_25_upADDR_7
T_19_25_wire_bram/ram/RADDR_7
T_19_23_upADDR_7
T_19_23_wire_bram/ram/RADDR_7
T_19_21_upADDR_7
T_19_21_wire_bram/ram/RADDR_7
T_19_19_upADDR_7
T_19_19_wire_bram/ram/RADDR_7

T_18_30_wire_logic_cluster/lc_6/out
T_19_28_sp4_v_t_40
T_19_29_lc_trk_g2_0
T_19_29_input0_0
T_19_29_wire_bram/ram/RADDR_7
T_19_27_upADDR_7
T_19_27_wire_bram/ram/RADDR_7
T_19_25_upADDR_7
T_19_25_wire_bram/ram/RADDR_7
T_19_23_upADDR_7
T_19_23_wire_bram/ram/RADDR_7
T_19_21_upADDR_7
T_19_21_wire_bram/ram/RADDR_7

T_18_30_wire_logic_cluster/lc_6/out
T_19_28_sp4_v_t_40
T_19_29_lc_trk_g2_0
T_19_29_input0_0
T_19_29_wire_bram/ram/RADDR_7
T_19_27_upADDR_7
T_19_27_wire_bram/ram/RADDR_7
T_19_25_upADDR_7
T_19_25_wire_bram/ram/RADDR_7
T_19_23_upADDR_7
T_19_23_wire_bram/ram/RADDR_7

T_18_30_wire_logic_cluster/lc_6/out
T_19_28_sp4_v_t_40
T_19_29_lc_trk_g2_0
T_19_29_input0_0
T_19_29_wire_bram/ram/RADDR_7
T_19_27_upADDR_7
T_19_27_wire_bram/ram/RADDR_7
T_19_25_upADDR_7
T_19_25_wire_bram/ram/RADDR_7

T_18_30_wire_logic_cluster/lc_6/out
T_19_28_sp4_v_t_40
T_19_29_lc_trk_g2_0
T_19_29_input0_0
T_19_29_wire_bram/ram/RADDR_7
T_19_27_upADDR_7
T_19_27_wire_bram/ram/RADDR_7

T_18_30_wire_logic_cluster/lc_6/out
T_19_28_sp4_v_t_40
T_19_29_lc_trk_g2_0
T_19_29_input0_0
T_19_29_wire_bram/ram/RADDR_7

End 

Net : inst_midgetv_core.ADR_O_26
T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_2/out
T_15_17_sp4_v_t_37
T_15_20_lc_trk_g0_5
T_15_20_wire_logic_cluster/lc_3/in_0

T_14_18_wire_logic_cluster/lc_2/out
T_14_17_sp4_v_t_36
T_13_20_lc_trk_g2_4
T_13_20_wire_logic_cluster/lc_5/in_1

End 

Net : inst_midgetv_core.inst_ucodepc.n5624
T_17_13_wire_logic_cluster/lc_6/out
T_8_13_sp12_h_l_0
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.inst_ucodepc.maybranch_N_253
T_18_13_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g2_1
T_17_13_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_1/out
T_14_13_sp12_h_l_1
T_13_13_lc_trk_g1_1
T_13_13_input_2_2
T_13_13_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.sa32
T_18_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g2_0
T_18_13_wire_logic_cluster/lc_1/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_4/in_3

End 

Net : inst_midgetv_core.ADR_O_24
T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_14_18_sp4_v_t_43
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_4/in_1

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_14_18_sp4_v_t_43
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_7/in_0

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_14_18_sp4_v_t_43
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_3/in_1

End 

Net : inst_midgetv_core.alu_carryin
T_13_17_wire_logic_cluster/lc_1/cout
T_13_17_wire_logic_cluster/lc_2/in_3

Net : inst_midgetv_core.FUNC7_3
T_15_20_wire_logic_cluster/lc_6/out
T_16_17_sp4_v_t_37
T_16_18_lc_trk_g2_5
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

T_15_20_wire_logic_cluster/lc_6/out
T_15_18_sp4_v_t_41
T_12_18_sp4_h_l_10
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_6/out
T_15_18_sp4_v_t_41
T_15_14_sp4_v_t_41
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.ADR_O_22
T_14_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_44
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_44
T_14_20_lc_trk_g0_1
T_14_20_wire_logic_cluster/lc_3/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_14_16_sp4_v_t_44
T_13_20_lc_trk_g2_1
T_13_20_input_2_1
T_13_20_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.Di_26_cascade_
T_15_20_wire_logic_cluster/lc_2/ltout
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.DAT_O_26
T_19_27_wire_bram/ram/RDATA_9
T_19_24_sp4_v_t_36
T_19_20_sp4_v_t_41
T_16_20_sp4_h_l_10
T_15_20_lc_trk_g0_2
T_15_20_input_2_2
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_26
T_15_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_3
T_13_20_lc_trk_g1_6
T_13_20_input_2_5
T_13_20_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.minx_1
T_16_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g2_0
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

T_16_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_0
T_19_13_lc_trk_g3_5
T_19_13_input0_6
T_19_13_wire_bram/ram/RADDR_1
T_19_11_upADDR_1
T_19_11_wire_bram/ram/RADDR_1

T_16_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_0
T_19_13_lc_trk_g3_5
T_19_13_input0_6
T_19_13_wire_bram/ram/RADDR_1

End 

Net : inst_midgetv_core.inst_rai.genblk1_sel0hack
T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_6/in_3

End 

Net : inst_midgetv_core.inst_rai.genblk1_sel_0
T_18_19_wire_logic_cluster/lc_6/out
T_18_13_sp12_v_t_23
T_18_25_sp12_v_t_23
T_18_27_lc_trk_g3_4
T_18_27_wire_logic_cluster/lc_6/in_3

T_18_19_wire_logic_cluster/lc_6/out
T_18_13_sp12_v_t_23
T_18_25_sp12_v_t_23
T_18_28_lc_trk_g2_3
T_18_28_wire_logic_cluster/lc_2/in_1

End 

Net : inst_midgetv_core.inst_rai.genblk1_b2a
T_18_29_wire_logic_cluster/lc_4/out
T_18_29_lc_trk_g3_4
T_18_29_wire_logic_cluster/lc_6/in_3

End 

Net : inst_midgetv_core.sa40
T_18_13_wire_logic_cluster/lc_7/out
T_18_8_sp12_v_t_22
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_4/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_18_8_sp12_v_t_22
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_5/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_8_sp12_v_t_22
T_18_19_lc_trk_g2_2
T_18_19_wire_logic_cluster/lc_3/in_1

End 

Net : inst_midgetv_core.inst_rai.genblk1_ss0
T_18_27_wire_logic_cluster/lc_6/out
T_18_26_sp4_v_t_44
T_18_29_lc_trk_g1_4
T_18_29_wire_logic_cluster/lc_4/in_1

T_18_27_wire_logic_cluster/lc_6/out
T_18_27_lc_trk_g2_6
T_18_27_wire_logic_cluster/lc_0/in_0

T_18_27_wire_logic_cluster/lc_6/out
T_18_27_lc_trk_g2_6
T_18_27_wire_logic_cluster/lc_2/in_0

T_18_27_wire_logic_cluster/lc_6/out
T_18_27_lc_trk_g2_6
T_18_27_wire_logic_cluster/lc_7/in_1

T_18_27_wire_logic_cluster/lc_6/out
T_18_27_lc_trk_g2_6
T_18_27_wire_logic_cluster/lc_5/in_1

T_18_27_wire_logic_cluster/lc_6/out
T_18_26_sp4_v_t_44
T_18_30_lc_trk_g0_1
T_18_30_wire_logic_cluster/lc_2/in_1

T_18_27_wire_logic_cluster/lc_6/out
T_18_26_sp4_v_t_44
T_18_30_lc_trk_g0_1
T_18_30_wire_logic_cluster/lc_6/in_1

T_18_27_wire_logic_cluster/lc_6/out
T_18_24_sp4_v_t_36
T_19_28_sp4_h_l_7
T_20_28_lc_trk_g3_7
T_20_28_wire_logic_cluster/lc_7/in_3

T_18_27_wire_logic_cluster/lc_6/out
T_18_26_sp4_v_t_44
T_19_30_sp4_h_l_3
T_20_30_lc_trk_g3_3
T_20_30_wire_logic_cluster/lc_7/in_3

T_18_27_wire_logic_cluster/lc_6/out
T_18_28_lc_trk_g1_6
T_18_28_wire_logic_cluster/lc_5/in_0

End 

Net : inst_midgetv_core.Rai_2
T_18_29_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g1_6
T_19_29_input0_7
T_19_29_wire_bram/ram/RADDR_0
T_19_27_upADDR_0
T_19_27_wire_bram/ram/RADDR_0
T_19_25_upADDR_0
T_19_25_wire_bram/ram/RADDR_0
T_19_23_upADDR_0
T_19_23_wire_bram/ram/RADDR_0
T_19_21_upADDR_0
T_19_21_wire_bram/ram/RADDR_0
T_19_19_upADDR_0
T_19_19_wire_bram/ram/RADDR_0
T_19_17_upADDR_0
T_19_17_wire_bram/ram/RADDR_0
T_19_15_upADDR_0
T_19_15_wire_bram/ram/RADDR_0

T_18_29_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g1_6
T_19_29_input0_7
T_19_29_wire_bram/ram/RADDR_0
T_19_27_upADDR_0
T_19_27_wire_bram/ram/RADDR_0
T_19_25_upADDR_0
T_19_25_wire_bram/ram/RADDR_0
T_19_23_upADDR_0
T_19_23_wire_bram/ram/RADDR_0
T_19_21_upADDR_0
T_19_21_wire_bram/ram/RADDR_0
T_19_19_upADDR_0
T_19_19_wire_bram/ram/RADDR_0
T_19_17_upADDR_0
T_19_17_wire_bram/ram/RADDR_0

T_18_29_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g1_6
T_19_29_input0_7
T_19_29_wire_bram/ram/RADDR_0
T_19_27_upADDR_0
T_19_27_wire_bram/ram/RADDR_0
T_19_25_upADDR_0
T_19_25_wire_bram/ram/RADDR_0
T_19_23_upADDR_0
T_19_23_wire_bram/ram/RADDR_0
T_19_21_upADDR_0
T_19_21_wire_bram/ram/RADDR_0
T_19_19_upADDR_0
T_19_19_wire_bram/ram/RADDR_0

T_18_29_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g1_6
T_19_29_input0_7
T_19_29_wire_bram/ram/RADDR_0
T_19_27_upADDR_0
T_19_27_wire_bram/ram/RADDR_0
T_19_25_upADDR_0
T_19_25_wire_bram/ram/RADDR_0
T_19_23_upADDR_0
T_19_23_wire_bram/ram/RADDR_0
T_19_21_upADDR_0
T_19_21_wire_bram/ram/RADDR_0

T_18_29_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g1_6
T_19_29_input0_7
T_19_29_wire_bram/ram/RADDR_0
T_19_27_upADDR_0
T_19_27_wire_bram/ram/RADDR_0
T_19_25_upADDR_0
T_19_25_wire_bram/ram/RADDR_0
T_19_23_upADDR_0
T_19_23_wire_bram/ram/RADDR_0

T_18_29_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g1_6
T_19_29_input0_7
T_19_29_wire_bram/ram/RADDR_0
T_19_27_upADDR_0
T_19_27_wire_bram/ram/RADDR_0
T_19_25_upADDR_0
T_19_25_wire_bram/ram/RADDR_0

T_18_29_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g1_6
T_19_29_input0_7
T_19_29_wire_bram/ram/RADDR_0
T_19_27_upADDR_0
T_19_27_wire_bram/ram/RADDR_0

T_18_29_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g1_6
T_19_29_input0_7
T_19_29_wire_bram/ram/RADDR_0

End 

Net : inst_midgetv_core.ADR_O_23
T_14_17_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_46
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_46
T_14_20_lc_trk_g0_3
T_14_20_wire_logic_cluster/lc_5/in_0

T_14_17_wire_logic_cluster/lc_7/out
T_14_16_sp4_v_t_46
T_11_20_sp4_h_l_11
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_2/in_1

End 

Net : inst_midgetv_core.DAT_O_27
T_19_27_wire_bram/ram/RDATA_13
T_19_24_sp4_v_t_44
T_19_20_sp4_v_t_37
T_16_20_sp4_h_l_0
T_15_20_lc_trk_g0_0
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_27
T_15_20_wire_logic_cluster/lc_5/out
T_14_20_sp4_h_l_2
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_6/in_1

End 

Net : inst_midgetv_core.Di_27_cascade_
T_15_20_wire_logic_cluster/lc_4/ltout
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : inst_midgetv_core.sa34
T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp12_v_t_22
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp12_v_t_22
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_5/in_0

End 

Net : inst_midgetv_core.inst_rai.genblk1_sel0h
T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g2_5
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : inst_midgetv_core.ADR_O_29
T_14_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_43
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g1_5
T_15_18_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_43
T_12_21_sp4_h_l_11
T_13_21_lc_trk_g2_3
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.inst_progressctrl.badalignment
T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_16_17_sp4_v_t_42
T_16_21_lc_trk_g0_7
T_16_21_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_16_17_sp4_v_t_42
T_13_21_sp4_h_l_7
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_41
T_16_17_sp4_v_t_42
T_17_21_sp4_h_l_7
T_17_21_lc_trk_g0_2
T_17_21_wire_logic_cluster/lc_3/in_3

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_29
T_15_18_wire_logic_cluster/lc_1/out
T_15_18_sp4_h_l_7
T_14_18_sp4_v_t_36
T_13_21_lc_trk_g2_4
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.Di_29_cascade_
T_15_18_wire_logic_cluster/lc_0/ltout
T_15_18_wire_logic_cluster/lc_1/in_2

End 

Net : ACK_I
T_17_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g0_7
T_18_19_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_38
T_14_16_sp4_h_l_9
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_4/in_3

End 

Net : inst_midgetv_core.DAT_O_29
T_19_30_wire_bram/ram/RDATA_5
T_19_20_sp12_v_t_23
T_19_18_sp4_v_t_47
T_16_18_sp4_h_l_4
T_15_18_lc_trk_g0_4
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.FUNC7_2
T_15_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_45
T_16_16_sp4_h_l_1
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_45
T_15_12_sp4_v_t_46
T_14_15_lc_trk_g3_6
T_14_15_wire_logic_cluster/lc_7/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_15_16_sp4_v_t_45
T_14_18_lc_trk_g0_3
T_14_18_wire_logic_cluster/lc_3/in_0

End 

Net : inst_midgetv_core.Di_30_cascade_
T_15_18_wire_logic_cluster/lc_2/ltout
T_15_18_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.inst_alu.genblk1_inst.A_30
T_15_18_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_38
T_12_21_sp4_h_l_8
T_13_21_lc_trk_g2_0
T_13_21_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.DAT_O_30
T_19_29_wire_bram/ram/RDATA_9
T_17_29_sp4_h_l_9
T_16_25_sp4_v_t_44
T_16_21_sp4_v_t_37
T_16_17_sp4_v_t_38
T_15_18_lc_trk_g2_6
T_15_18_input_2_2
T_15_18_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.Rai_8
T_18_30_wire_logic_cluster/lc_2/out
T_19_26_sp4_v_t_40
T_19_29_lc_trk_g1_0
T_19_29_input0_1
T_19_29_wire_bram/ram/RADDR_6
T_19_27_upADDR_6
T_19_27_wire_bram/ram/RADDR_6
T_19_25_upADDR_6
T_19_25_wire_bram/ram/RADDR_6
T_19_23_upADDR_6
T_19_23_wire_bram/ram/RADDR_6
T_19_21_upADDR_6
T_19_21_wire_bram/ram/RADDR_6
T_19_19_upADDR_6
T_19_19_wire_bram/ram/RADDR_6
T_19_17_upADDR_6
T_19_17_wire_bram/ram/RADDR_6
T_19_15_upADDR_6
T_19_15_wire_bram/ram/RADDR_6

T_18_30_wire_logic_cluster/lc_2/out
T_19_26_sp4_v_t_40
T_19_29_lc_trk_g1_0
T_19_29_input0_1
T_19_29_wire_bram/ram/RADDR_6
T_19_27_upADDR_6
T_19_27_wire_bram/ram/RADDR_6
T_19_25_upADDR_6
T_19_25_wire_bram/ram/RADDR_6
T_19_23_upADDR_6
T_19_23_wire_bram/ram/RADDR_6
T_19_21_upADDR_6
T_19_21_wire_bram/ram/RADDR_6
T_19_19_upADDR_6
T_19_19_wire_bram/ram/RADDR_6
T_19_17_upADDR_6
T_19_17_wire_bram/ram/RADDR_6

T_18_30_wire_logic_cluster/lc_2/out
T_19_26_sp4_v_t_40
T_19_29_lc_trk_g1_0
T_19_29_input0_1
T_19_29_wire_bram/ram/RADDR_6
T_19_27_upADDR_6
T_19_27_wire_bram/ram/RADDR_6
T_19_25_upADDR_6
T_19_25_wire_bram/ram/RADDR_6
T_19_23_upADDR_6
T_19_23_wire_bram/ram/RADDR_6
T_19_21_upADDR_6
T_19_21_wire_bram/ram/RADDR_6
T_19_19_upADDR_6
T_19_19_wire_bram/ram/RADDR_6

T_18_30_wire_logic_cluster/lc_2/out
T_19_26_sp4_v_t_40
T_19_29_lc_trk_g1_0
T_19_29_input0_1
T_19_29_wire_bram/ram/RADDR_6
T_19_27_upADDR_6
T_19_27_wire_bram/ram/RADDR_6
T_19_25_upADDR_6
T_19_25_wire_bram/ram/RADDR_6
T_19_23_upADDR_6
T_19_23_wire_bram/ram/RADDR_6
T_19_21_upADDR_6
T_19_21_wire_bram/ram/RADDR_6

T_18_30_wire_logic_cluster/lc_2/out
T_19_26_sp4_v_t_40
T_19_29_lc_trk_g1_0
T_19_29_input0_1
T_19_29_wire_bram/ram/RADDR_6
T_19_27_upADDR_6
T_19_27_wire_bram/ram/RADDR_6
T_19_25_upADDR_6
T_19_25_wire_bram/ram/RADDR_6
T_19_23_upADDR_6
T_19_23_wire_bram/ram/RADDR_6

T_18_30_wire_logic_cluster/lc_2/out
T_19_26_sp4_v_t_40
T_19_29_lc_trk_g1_0
T_19_29_input0_1
T_19_29_wire_bram/ram/RADDR_6
T_19_27_upADDR_6
T_19_27_wire_bram/ram/RADDR_6
T_19_25_upADDR_6
T_19_25_wire_bram/ram/RADDR_6

T_18_30_wire_logic_cluster/lc_2/out
T_19_26_sp4_v_t_40
T_19_29_lc_trk_g1_0
T_19_29_input0_1
T_19_29_wire_bram/ram/RADDR_6
T_19_27_upADDR_6
T_19_27_wire_bram/ram/RADDR_6

T_18_30_wire_logic_cluster/lc_2/out
T_19_26_sp4_v_t_40
T_19_29_lc_trk_g1_0
T_19_29_input0_1
T_19_29_wire_bram/ram/RADDR_6

End 

Net : inst_midgetv_core.FUNC7_6
T_15_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_1/in_0

T_15_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_36
T_13_16_sp4_h_l_7
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_36
T_13_16_sp4_h_l_7
T_13_16_lc_trk_g1_2
T_13_16_input_2_7
T_13_16_wire_logic_cluster/lc_7/in_2

T_15_18_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_36
T_13_16_sp4_h_l_7
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_13_18_sp4_h_l_5
T_14_18_lc_trk_g3_5
T_14_18_wire_logic_cluster/lc_7/in_3

End 

Net : inst_midgetv_core.minx_2
T_15_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g3_6
T_15_13_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_6/out
T_14_13_sp12_h_l_0
T_19_13_lc_trk_g1_4
T_19_13_input0_5
T_19_13_wire_bram/ram/RADDR_2
T_19_11_upADDR_2
T_19_11_wire_bram/ram/RADDR_2

T_15_13_wire_logic_cluster/lc_6/out
T_14_13_sp12_h_l_0
T_19_13_lc_trk_g1_4
T_19_13_input0_5
T_19_13_wire_bram/ram/RADDR_2

End 

Net : inst_midgetv_core.Rai_3
T_18_28_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g2_6
T_19_29_input0_6
T_19_29_wire_bram/ram/RADDR_1
T_19_27_upADDR_1
T_19_27_wire_bram/ram/RADDR_1
T_19_25_upADDR_1
T_19_25_wire_bram/ram/RADDR_1
T_19_23_upADDR_1
T_19_23_wire_bram/ram/RADDR_1
T_19_21_upADDR_1
T_19_21_wire_bram/ram/RADDR_1
T_19_19_upADDR_1
T_19_19_wire_bram/ram/RADDR_1
T_19_17_upADDR_1
T_19_17_wire_bram/ram/RADDR_1
T_19_15_upADDR_1
T_19_15_wire_bram/ram/RADDR_1

T_18_28_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g2_6
T_19_29_input0_6
T_19_29_wire_bram/ram/RADDR_1
T_19_27_upADDR_1
T_19_27_wire_bram/ram/RADDR_1
T_19_25_upADDR_1
T_19_25_wire_bram/ram/RADDR_1
T_19_23_upADDR_1
T_19_23_wire_bram/ram/RADDR_1
T_19_21_upADDR_1
T_19_21_wire_bram/ram/RADDR_1
T_19_19_upADDR_1
T_19_19_wire_bram/ram/RADDR_1
T_19_17_upADDR_1
T_19_17_wire_bram/ram/RADDR_1

T_18_28_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g2_6
T_19_29_input0_6
T_19_29_wire_bram/ram/RADDR_1
T_19_27_upADDR_1
T_19_27_wire_bram/ram/RADDR_1
T_19_25_upADDR_1
T_19_25_wire_bram/ram/RADDR_1
T_19_23_upADDR_1
T_19_23_wire_bram/ram/RADDR_1
T_19_21_upADDR_1
T_19_21_wire_bram/ram/RADDR_1
T_19_19_upADDR_1
T_19_19_wire_bram/ram/RADDR_1

T_18_28_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g2_6
T_19_29_input0_6
T_19_29_wire_bram/ram/RADDR_1
T_19_27_upADDR_1
T_19_27_wire_bram/ram/RADDR_1
T_19_25_upADDR_1
T_19_25_wire_bram/ram/RADDR_1
T_19_23_upADDR_1
T_19_23_wire_bram/ram/RADDR_1
T_19_21_upADDR_1
T_19_21_wire_bram/ram/RADDR_1

T_18_28_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g2_6
T_19_29_input0_6
T_19_29_wire_bram/ram/RADDR_1
T_19_27_upADDR_1
T_19_27_wire_bram/ram/RADDR_1
T_19_25_upADDR_1
T_19_25_wire_bram/ram/RADDR_1
T_19_23_upADDR_1
T_19_23_wire_bram/ram/RADDR_1

T_18_28_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g2_6
T_19_29_input0_6
T_19_29_wire_bram/ram/RADDR_1
T_19_27_upADDR_1
T_19_27_wire_bram/ram/RADDR_1
T_19_25_upADDR_1
T_19_25_wire_bram/ram/RADDR_1

T_18_28_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g2_6
T_19_29_input0_6
T_19_29_wire_bram/ram/RADDR_1
T_19_27_upADDR_1
T_19_27_wire_bram/ram/RADDR_1

T_18_28_wire_logic_cluster/lc_6/out
T_19_29_lc_trk_g2_6
T_19_29_input0_6
T_19_29_wire_bram/ram/RADDR_1

End 

Net : inst_midgetv_core.inst_rai.genblk1_b3a
T_18_27_wire_logic_cluster/lc_2/out
T_18_28_lc_trk_g1_2
T_18_28_wire_logic_cluster/lc_6/in_3

End 

Net : inst_midgetv_core.Rai_1
T_18_28_wire_logic_cluster/lc_4/out
T_19_29_lc_trk_g2_4
T_19_29_input2_6
T_19_29_wire_bram/ram/RADDR_9
T_19_27_upADDR_9
T_19_27_wire_bram/ram/RADDR_9
T_19_25_upADDR_9
T_19_25_wire_bram/ram/RADDR_9
T_19_23_upADDR_9
T_19_23_wire_bram/ram/RADDR_9
T_19_21_upADDR_9
T_19_21_wire_bram/ram/RADDR_9
T_19_19_upADDR_9
T_19_19_wire_bram/ram/RADDR_9
T_19_17_upADDR_9
T_19_17_wire_bram/ram/RADDR_9
T_19_15_upADDR_9
T_19_15_wire_bram/ram/RADDR_9

T_18_28_wire_logic_cluster/lc_4/out
T_19_29_lc_trk_g2_4
T_19_29_input2_6
T_19_29_wire_bram/ram/RADDR_9
T_19_27_upADDR_9
T_19_27_wire_bram/ram/RADDR_9
T_19_25_upADDR_9
T_19_25_wire_bram/ram/RADDR_9
T_19_23_upADDR_9
T_19_23_wire_bram/ram/RADDR_9
T_19_21_upADDR_9
T_19_21_wire_bram/ram/RADDR_9
T_19_19_upADDR_9
T_19_19_wire_bram/ram/RADDR_9
T_19_17_upADDR_9
T_19_17_wire_bram/ram/RADDR_9

T_18_28_wire_logic_cluster/lc_4/out
T_19_29_lc_trk_g2_4
T_19_29_input2_6
T_19_29_wire_bram/ram/RADDR_9
T_19_27_upADDR_9
T_19_27_wire_bram/ram/RADDR_9
T_19_25_upADDR_9
T_19_25_wire_bram/ram/RADDR_9
T_19_23_upADDR_9
T_19_23_wire_bram/ram/RADDR_9
T_19_21_upADDR_9
T_19_21_wire_bram/ram/RADDR_9
T_19_19_upADDR_9
T_19_19_wire_bram/ram/RADDR_9

T_18_28_wire_logic_cluster/lc_4/out
T_19_29_lc_trk_g2_4
T_19_29_input2_6
T_19_29_wire_bram/ram/RADDR_9
T_19_27_upADDR_9
T_19_27_wire_bram/ram/RADDR_9
T_19_25_upADDR_9
T_19_25_wire_bram/ram/RADDR_9
T_19_23_upADDR_9
T_19_23_wire_bram/ram/RADDR_9
T_19_21_upADDR_9
T_19_21_wire_bram/ram/RADDR_9

T_18_28_wire_logic_cluster/lc_4/out
T_19_29_lc_trk_g2_4
T_19_29_input2_6
T_19_29_wire_bram/ram/RADDR_9
T_19_27_upADDR_9
T_19_27_wire_bram/ram/RADDR_9
T_19_25_upADDR_9
T_19_25_wire_bram/ram/RADDR_9
T_19_23_upADDR_9
T_19_23_wire_bram/ram/RADDR_9

T_18_28_wire_logic_cluster/lc_4/out
T_19_29_lc_trk_g2_4
T_19_29_input2_6
T_19_29_wire_bram/ram/RADDR_9
T_19_27_upADDR_9
T_19_27_wire_bram/ram/RADDR_9
T_19_25_upADDR_9
T_19_25_wire_bram/ram/RADDR_9

T_18_28_wire_logic_cluster/lc_4/out
T_19_29_lc_trk_g2_4
T_19_29_input2_6
T_19_29_wire_bram/ram/RADDR_9
T_19_27_upADDR_9
T_19_27_wire_bram/ram/RADDR_9

T_18_28_wire_logic_cluster/lc_4/out
T_19_29_lc_trk_g2_4
T_19_29_input2_6
T_19_29_wire_bram/ram/RADDR_9

End 

Net : inst_midgetv_core.inst_rai.genblk1_b1a
T_18_27_wire_logic_cluster/lc_0/out
T_18_28_lc_trk_g1_0
T_18_28_wire_logic_cluster/lc_4/in_3

End 

Net : inst_midgetv_core.inst_rai.genblk1_b0a
T_18_27_wire_logic_cluster/lc_7/out
T_18_28_lc_trk_g0_7
T_18_28_wire_logic_cluster/lc_2/in_3

End 

Net : inst_midgetv_core.inst_rai.genblk1_b4a
T_18_27_wire_logic_cluster/lc_5/out
T_18_28_lc_trk_g0_5
T_18_28_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.ADR_O_27
T_14_18_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_39
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_2/in_1

T_14_18_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_39
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_5/in_0

T_14_18_wire_logic_cluster/lc_3/out
T_14_17_sp4_v_t_38
T_13_20_lc_trk_g2_6
T_13_20_input_2_6
T_13_20_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.Rai_4
T_18_28_wire_logic_cluster/lc_0/out
T_19_29_lc_trk_g3_0
T_19_29_input0_5
T_19_29_wire_bram/ram/RADDR_2
T_19_27_upADDR_2
T_19_27_wire_bram/ram/RADDR_2
T_19_25_upADDR_2
T_19_25_wire_bram/ram/RADDR_2
T_19_23_upADDR_2
T_19_23_wire_bram/ram/RADDR_2
T_19_21_upADDR_2
T_19_21_wire_bram/ram/RADDR_2
T_19_19_upADDR_2
T_19_19_wire_bram/ram/RADDR_2
T_19_17_upADDR_2
T_19_17_wire_bram/ram/RADDR_2
T_19_15_upADDR_2
T_19_15_wire_bram/ram/RADDR_2

T_18_28_wire_logic_cluster/lc_0/out
T_19_29_lc_trk_g3_0
T_19_29_input0_5
T_19_29_wire_bram/ram/RADDR_2
T_19_27_upADDR_2
T_19_27_wire_bram/ram/RADDR_2
T_19_25_upADDR_2
T_19_25_wire_bram/ram/RADDR_2
T_19_23_upADDR_2
T_19_23_wire_bram/ram/RADDR_2
T_19_21_upADDR_2
T_19_21_wire_bram/ram/RADDR_2
T_19_19_upADDR_2
T_19_19_wire_bram/ram/RADDR_2
T_19_17_upADDR_2
T_19_17_wire_bram/ram/RADDR_2

T_18_28_wire_logic_cluster/lc_0/out
T_19_29_lc_trk_g3_0
T_19_29_input0_5
T_19_29_wire_bram/ram/RADDR_2
T_19_27_upADDR_2
T_19_27_wire_bram/ram/RADDR_2
T_19_25_upADDR_2
T_19_25_wire_bram/ram/RADDR_2
T_19_23_upADDR_2
T_19_23_wire_bram/ram/RADDR_2
T_19_21_upADDR_2
T_19_21_wire_bram/ram/RADDR_2
T_19_19_upADDR_2
T_19_19_wire_bram/ram/RADDR_2

T_18_28_wire_logic_cluster/lc_0/out
T_19_29_lc_trk_g3_0
T_19_29_input0_5
T_19_29_wire_bram/ram/RADDR_2
T_19_27_upADDR_2
T_19_27_wire_bram/ram/RADDR_2
T_19_25_upADDR_2
T_19_25_wire_bram/ram/RADDR_2
T_19_23_upADDR_2
T_19_23_wire_bram/ram/RADDR_2
T_19_21_upADDR_2
T_19_21_wire_bram/ram/RADDR_2

T_18_28_wire_logic_cluster/lc_0/out
T_19_29_lc_trk_g3_0
T_19_29_input0_5
T_19_29_wire_bram/ram/RADDR_2
T_19_27_upADDR_2
T_19_27_wire_bram/ram/RADDR_2
T_19_25_upADDR_2
T_19_25_wire_bram/ram/RADDR_2
T_19_23_upADDR_2
T_19_23_wire_bram/ram/RADDR_2

T_18_28_wire_logic_cluster/lc_0/out
T_19_29_lc_trk_g3_0
T_19_29_input0_5
T_19_29_wire_bram/ram/RADDR_2
T_19_27_upADDR_2
T_19_27_wire_bram/ram/RADDR_2
T_19_25_upADDR_2
T_19_25_wire_bram/ram/RADDR_2

T_18_28_wire_logic_cluster/lc_0/out
T_19_29_lc_trk_g3_0
T_19_29_input0_5
T_19_29_wire_bram/ram/RADDR_2
T_19_27_upADDR_2
T_19_27_wire_bram/ram/RADDR_2

T_18_28_wire_logic_cluster/lc_0/out
T_19_29_lc_trk_g3_0
T_19_29_input0_5
T_19_29_wire_bram/ram/RADDR_2

End 

Net : inst_midgetv_core.Rai_0
T_18_28_wire_logic_cluster/lc_2/out
T_19_29_lc_trk_g3_2
T_19_29_input2_7
T_19_29_wire_bram/ram/RADDR_8
T_19_27_upADDR_8
T_19_27_wire_bram/ram/RADDR_8
T_19_25_upADDR_8
T_19_25_wire_bram/ram/RADDR_8
T_19_23_upADDR_8
T_19_23_wire_bram/ram/RADDR_8
T_19_21_upADDR_8
T_19_21_wire_bram/ram/RADDR_8
T_19_19_upADDR_8
T_19_19_wire_bram/ram/RADDR_8
T_19_17_upADDR_8
T_19_17_wire_bram/ram/RADDR_8
T_19_15_upADDR_8
T_19_15_wire_bram/ram/RADDR_8

T_18_28_wire_logic_cluster/lc_2/out
T_19_29_lc_trk_g3_2
T_19_29_input2_7
T_19_29_wire_bram/ram/RADDR_8
T_19_27_upADDR_8
T_19_27_wire_bram/ram/RADDR_8
T_19_25_upADDR_8
T_19_25_wire_bram/ram/RADDR_8
T_19_23_upADDR_8
T_19_23_wire_bram/ram/RADDR_8
T_19_21_upADDR_8
T_19_21_wire_bram/ram/RADDR_8
T_19_19_upADDR_8
T_19_19_wire_bram/ram/RADDR_8
T_19_17_upADDR_8
T_19_17_wire_bram/ram/RADDR_8

T_18_28_wire_logic_cluster/lc_2/out
T_19_29_lc_trk_g3_2
T_19_29_input2_7
T_19_29_wire_bram/ram/RADDR_8
T_19_27_upADDR_8
T_19_27_wire_bram/ram/RADDR_8
T_19_25_upADDR_8
T_19_25_wire_bram/ram/RADDR_8
T_19_23_upADDR_8
T_19_23_wire_bram/ram/RADDR_8
T_19_21_upADDR_8
T_19_21_wire_bram/ram/RADDR_8
T_19_19_upADDR_8
T_19_19_wire_bram/ram/RADDR_8

T_18_28_wire_logic_cluster/lc_2/out
T_19_29_lc_trk_g3_2
T_19_29_input2_7
T_19_29_wire_bram/ram/RADDR_8
T_19_27_upADDR_8
T_19_27_wire_bram/ram/RADDR_8
T_19_25_upADDR_8
T_19_25_wire_bram/ram/RADDR_8
T_19_23_upADDR_8
T_19_23_wire_bram/ram/RADDR_8
T_19_21_upADDR_8
T_19_21_wire_bram/ram/RADDR_8

T_18_28_wire_logic_cluster/lc_2/out
T_19_29_lc_trk_g3_2
T_19_29_input2_7
T_19_29_wire_bram/ram/RADDR_8
T_19_27_upADDR_8
T_19_27_wire_bram/ram/RADDR_8
T_19_25_upADDR_8
T_19_25_wire_bram/ram/RADDR_8
T_19_23_upADDR_8
T_19_23_wire_bram/ram/RADDR_8

T_18_28_wire_logic_cluster/lc_2/out
T_19_29_lc_trk_g3_2
T_19_29_input2_7
T_19_29_wire_bram/ram/RADDR_8
T_19_27_upADDR_8
T_19_27_wire_bram/ram/RADDR_8
T_19_25_upADDR_8
T_19_25_wire_bram/ram/RADDR_8

T_18_28_wire_logic_cluster/lc_2/out
T_19_29_lc_trk_g3_2
T_19_29_input2_7
T_19_29_wire_bram/ram/RADDR_8
T_19_27_upADDR_8
T_19_27_wire_bram/ram/RADDR_8

T_18_28_wire_logic_cluster/lc_2/out
T_19_29_lc_trk_g3_2
T_19_29_input2_7
T_19_29_wire_bram/ram/RADDR_8

End 

Net : inst_midgetv_core.ADR_O_25
T_14_18_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_47
T_14_20_lc_trk_g1_2
T_14_20_wire_logic_cluster/lc_6/in_1

T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_1/in_3

T_14_18_wire_logic_cluster/lc_1/out
T_14_16_sp4_v_t_47
T_13_20_lc_trk_g2_2
T_13_20_input_2_4
T_13_20_wire_logic_cluster/lc_4/in_2

End 

Net : STB_O
T_17_21_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_44
T_17_19_lc_trk_g3_4
T_17_19_wire_logic_cluster/lc_7/in_0

T_17_21_wire_logic_cluster/lc_2/out
T_18_18_sp4_v_t_45
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_5/in_3

T_17_21_wire_logic_cluster/lc_2/out
T_18_18_sp4_v_t_45
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_3/in_3

T_17_21_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g1_2
T_17_20_wire_logic_cluster/lc_4/in_1

T_17_21_wire_logic_cluster/lc_2/out
T_17_11_sp12_v_t_23
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_4/in_0

T_17_21_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g1_2
T_17_20_wire_logic_cluster/lc_2/in_1

T_17_21_wire_logic_cluster/lc_2/out
T_17_11_sp12_v_t_23
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_3/in_0

T_17_21_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_41
T_14_17_sp4_h_l_10
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_3/in_3

T_17_21_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_41
T_14_17_sp4_h_l_10
T_13_13_sp4_v_t_47
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_6/in_0

T_17_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g3_2
T_17_21_wire_logic_cluster/lc_2/in_1

End 

Net : inst_midgetv_core.FUNC7_4
T_15_18_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_36
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_5/in_1

T_15_18_wire_logic_cluster/lc_0/out
T_15_14_sp4_v_t_37
T_14_16_lc_trk_g1_0
T_14_16_wire_logic_cluster/lc_1/in_0

T_15_18_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g2_0
T_14_18_wire_logic_cluster/lc_5/in_3

End 

Net : inst_midgetv_core.ADR_O_28
T_14_18_wire_logic_cluster/lc_4/out
T_15_17_sp4_v_t_41
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_4/in_1

T_14_18_wire_logic_cluster/lc_4/out
T_15_17_sp4_v_t_41
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_7/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_14_10_sp12_v_t_23
T_14_18_sp4_v_t_37
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_7/in_1

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.genblk1_checkfunct7_N_286
T_16_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g3_6
T_16_15_wire_logic_cluster/lc_4/in_1

End 

Net : inst_midgetv_core.INSTR_16
T_16_19_wire_logic_cluster/lc_6/out
T_17_16_sp4_v_t_37
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_5/in_0

T_16_19_wire_logic_cluster/lc_6/out
T_7_19_sp12_h_l_0
T_18_19_sp12_v_t_23
T_18_27_lc_trk_g3_0
T_18_27_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_40
T_18_17_sp4_h_l_10
T_14_17_sp4_h_l_6
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_0/in_0

End 

Net : inst_midgetv_core.INSTR_2
T_15_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_6/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_7/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g2_4
T_16_16_wire_logic_cluster/lc_2/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_0
T_13_15_sp4_v_t_37
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_3/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_3/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_2/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_14_15_sp4_h_l_0
T_17_15_sp4_v_t_37
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_3/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_45
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_0/in_1

T_15_15_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g2_4
T_16_14_input_2_4
T_16_14_wire_logic_cluster/lc_4/in_2

T_15_15_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_0/in_0

T_15_15_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g1_4
T_16_15_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.INSTR_6
T_15_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g2_4
T_16_15_input_2_6
T_16_15_wire_logic_cluster/lc_6/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_44
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_14_16_sp4_h_l_0
T_13_16_lc_trk_g1_0
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

T_15_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_8
T_17_16_lc_trk_g3_0
T_17_16_wire_logic_cluster/lc_3/in_0

T_15_16_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g2_4
T_16_15_wire_logic_cluster/lc_3/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_44
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_12_sp4_v_t_45
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_1/in_3

End 

Net : inst_midgetv_core.Rai_7
T_20_30_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g3_7
T_19_29_input0_2
T_19_29_wire_bram/ram/RADDR_5
T_19_27_upADDR_5
T_19_27_wire_bram/ram/RADDR_5
T_19_25_upADDR_5
T_19_25_wire_bram/ram/RADDR_5
T_19_23_upADDR_5
T_19_23_wire_bram/ram/RADDR_5
T_19_21_upADDR_5
T_19_21_wire_bram/ram/RADDR_5
T_19_19_upADDR_5
T_19_19_wire_bram/ram/RADDR_5
T_19_17_upADDR_5
T_19_17_wire_bram/ram/RADDR_5
T_19_15_upADDR_5
T_19_15_wire_bram/ram/RADDR_5

T_20_30_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g3_7
T_19_29_input0_2
T_19_29_wire_bram/ram/RADDR_5
T_19_27_upADDR_5
T_19_27_wire_bram/ram/RADDR_5
T_19_25_upADDR_5
T_19_25_wire_bram/ram/RADDR_5
T_19_23_upADDR_5
T_19_23_wire_bram/ram/RADDR_5
T_19_21_upADDR_5
T_19_21_wire_bram/ram/RADDR_5
T_19_19_upADDR_5
T_19_19_wire_bram/ram/RADDR_5
T_19_17_upADDR_5
T_19_17_wire_bram/ram/RADDR_5

T_20_30_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g3_7
T_19_29_input0_2
T_19_29_wire_bram/ram/RADDR_5
T_19_27_upADDR_5
T_19_27_wire_bram/ram/RADDR_5
T_19_25_upADDR_5
T_19_25_wire_bram/ram/RADDR_5
T_19_23_upADDR_5
T_19_23_wire_bram/ram/RADDR_5
T_19_21_upADDR_5
T_19_21_wire_bram/ram/RADDR_5
T_19_19_upADDR_5
T_19_19_wire_bram/ram/RADDR_5

T_20_30_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g3_7
T_19_29_input0_2
T_19_29_wire_bram/ram/RADDR_5
T_19_27_upADDR_5
T_19_27_wire_bram/ram/RADDR_5
T_19_25_upADDR_5
T_19_25_wire_bram/ram/RADDR_5
T_19_23_upADDR_5
T_19_23_wire_bram/ram/RADDR_5
T_19_21_upADDR_5
T_19_21_wire_bram/ram/RADDR_5

T_20_30_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g3_7
T_19_29_input0_2
T_19_29_wire_bram/ram/RADDR_5
T_19_27_upADDR_5
T_19_27_wire_bram/ram/RADDR_5
T_19_25_upADDR_5
T_19_25_wire_bram/ram/RADDR_5
T_19_23_upADDR_5
T_19_23_wire_bram/ram/RADDR_5

T_20_30_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g3_7
T_19_29_input0_2
T_19_29_wire_bram/ram/RADDR_5
T_19_27_upADDR_5
T_19_27_wire_bram/ram/RADDR_5
T_19_25_upADDR_5
T_19_25_wire_bram/ram/RADDR_5

T_20_30_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g3_7
T_19_29_input0_2
T_19_29_wire_bram/ram/RADDR_5
T_19_27_upADDR_5
T_19_27_wire_bram/ram/RADDR_5

T_20_30_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g3_7
T_19_29_input0_2
T_19_29_wire_bram/ram/RADDR_5

End 

Net : DAT_O_31
T_19_29_wire_bram/ram/RDATA_13
T_19_26_sp4_v_t_44
T_19_22_sp4_v_t_40
T_19_18_sp4_v_t_36
T_16_18_sp4_h_l_1
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_4/in_0

T_19_29_wire_bram/ram/RDATA_13
T_19_19_sp12_v_t_23
T_8_19_sp12_h_l_0
T_17_19_lc_trk_g0_4
T_17_19_wire_logic_cluster/lc_5/in_3

End 

Net : inst_midgetv_core.s_alu_2
T_19_11_wire_bram/ram/RDATA_10
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_39
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_5
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_3/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_10_sp4_v_t_42
T_19_14_sp4_v_t_47
T_16_18_sp4_h_l_10
T_12_18_sp4_h_l_1
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_1/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_39
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_5
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_2/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_39
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_5
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_4/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_10_sp4_v_t_42
T_19_14_sp4_v_t_47
T_16_18_sp4_h_l_10
T_12_18_sp4_h_l_1
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_0/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_39
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_5
T_13_17_lc_trk_g2_5
T_13_17_wire_logic_cluster/lc_5/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_39
T_16_17_sp4_h_l_2
T_12_17_sp4_h_l_5
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_6/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_39
T_19_17_sp4_v_t_39
T_16_21_sp4_h_l_7
T_12_21_sp4_h_l_7
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_2/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_10_sp4_v_t_42
T_19_14_sp4_v_t_47
T_16_18_sp4_h_l_10
T_12_18_sp4_h_l_1
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_2/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_10_sp4_v_t_42
T_19_14_sp4_v_t_47
T_16_18_sp4_h_l_10
T_12_18_sp4_h_l_1
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_5/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_10_sp4_v_t_42
T_19_14_sp4_v_t_47
T_16_18_sp4_h_l_10
T_12_18_sp4_h_l_1
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_3/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_10_sp4_v_t_42
T_19_14_sp4_v_t_47
T_16_18_sp4_h_l_10
T_12_18_sp4_h_l_1
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_4/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_10_sp4_v_t_42
T_19_14_sp4_v_t_47
T_16_18_sp4_h_l_10
T_12_18_sp4_h_l_1
T_13_18_lc_trk_g3_1
T_13_18_wire_logic_cluster/lc_6/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_0/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_1/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_10_sp4_v_t_42
T_19_14_sp4_v_t_47
T_16_18_sp4_h_l_10
T_12_18_sp4_h_l_1
T_13_18_lc_trk_g2_1
T_13_18_wire_logic_cluster/lc_7/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_2/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_5/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_3/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_4/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_4
T_13_19_sp4_v_t_47
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_0/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_6/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_13_19_sp4_v_t_45
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_1/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_13_19_sp4_v_t_45
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_3/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_4
T_13_19_sp4_v_t_47
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_2/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_9
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_7/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_4
T_13_19_sp4_v_t_47
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_4/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_13_19_sp4_v_t_45
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_5/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_4
T_13_19_sp4_v_t_47
T_13_21_lc_trk_g3_2
T_13_21_wire_logic_cluster/lc_1/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_45
T_14_19_sp4_h_l_8
T_13_19_sp4_v_t_45
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_7/in_0

T_19_11_wire_bram/ram/RDATA_10
T_18_11_sp4_h_l_2
T_17_11_sp4_v_t_45
T_17_15_sp4_v_t_41
T_14_19_sp4_h_l_4
T_13_19_sp4_v_t_47
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_6/in_0

T_19_11_wire_bram/ram/RDATA_10
T_19_9_sp4_v_t_39
T_19_13_sp4_v_t_39
T_19_17_sp4_v_t_39
T_16_21_sp4_h_l_7
T_12_21_sp4_h_l_7
T_13_21_lc_trk_g3_7
T_13_21_wire_logic_cluster/lc_0/in_0

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.n8
T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.INSTR_3
T_15_15_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

T_15_15_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g3_6
T_16_14_input_2_3
T_16_14_wire_logic_cluster/lc_3/in_2

T_15_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_input_2_2
T_16_15_wire_logic_cluster/lc_2/in_2

T_15_15_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_6/in_0

T_15_15_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_5/in_1

T_15_15_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.inst_condcode.n5618
T_16_17_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g3_4
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.rzcy32
T_14_19_wire_logic_cluster/lc_0/out
T_14_17_sp4_v_t_45
T_15_17_sp4_h_l_1
T_16_17_lc_trk_g3_1
T_16_17_wire_logic_cluster/lc_4/in_0

End 

Net : inst_midgetv_core.is_brcond
T_16_17_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_39
T_13_13_sp4_h_l_8
T_13_13_lc_trk_g0_5
T_13_13_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.Rai_6
T_20_28_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g0_7
T_19_29_input0_3
T_19_29_wire_bram/ram/RADDR_4
T_19_27_upADDR_4
T_19_27_wire_bram/ram/RADDR_4
T_19_25_upADDR_4
T_19_25_wire_bram/ram/RADDR_4
T_19_23_upADDR_4
T_19_23_wire_bram/ram/RADDR_4
T_19_21_upADDR_4
T_19_21_wire_bram/ram/RADDR_4
T_19_19_upADDR_4
T_19_19_wire_bram/ram/RADDR_4
T_19_17_upADDR_4
T_19_17_wire_bram/ram/RADDR_4
T_19_15_upADDR_4
T_19_15_wire_bram/ram/RADDR_4

T_20_28_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g0_7
T_19_29_input0_3
T_19_29_wire_bram/ram/RADDR_4
T_19_27_upADDR_4
T_19_27_wire_bram/ram/RADDR_4
T_19_25_upADDR_4
T_19_25_wire_bram/ram/RADDR_4
T_19_23_upADDR_4
T_19_23_wire_bram/ram/RADDR_4
T_19_21_upADDR_4
T_19_21_wire_bram/ram/RADDR_4
T_19_19_upADDR_4
T_19_19_wire_bram/ram/RADDR_4
T_19_17_upADDR_4
T_19_17_wire_bram/ram/RADDR_4

T_20_28_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g0_7
T_19_29_input0_3
T_19_29_wire_bram/ram/RADDR_4
T_19_27_upADDR_4
T_19_27_wire_bram/ram/RADDR_4
T_19_25_upADDR_4
T_19_25_wire_bram/ram/RADDR_4
T_19_23_upADDR_4
T_19_23_wire_bram/ram/RADDR_4
T_19_21_upADDR_4
T_19_21_wire_bram/ram/RADDR_4
T_19_19_upADDR_4
T_19_19_wire_bram/ram/RADDR_4

T_20_28_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g0_7
T_19_29_input0_3
T_19_29_wire_bram/ram/RADDR_4
T_19_27_upADDR_4
T_19_27_wire_bram/ram/RADDR_4
T_19_25_upADDR_4
T_19_25_wire_bram/ram/RADDR_4
T_19_23_upADDR_4
T_19_23_wire_bram/ram/RADDR_4
T_19_21_upADDR_4
T_19_21_wire_bram/ram/RADDR_4

T_20_28_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g0_7
T_19_29_input0_3
T_19_29_wire_bram/ram/RADDR_4
T_19_27_upADDR_4
T_19_27_wire_bram/ram/RADDR_4
T_19_25_upADDR_4
T_19_25_wire_bram/ram/RADDR_4
T_19_23_upADDR_4
T_19_23_wire_bram/ram/RADDR_4

T_20_28_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g0_7
T_19_29_input0_3
T_19_29_wire_bram/ram/RADDR_4
T_19_27_upADDR_4
T_19_27_wire_bram/ram/RADDR_4
T_19_25_upADDR_4
T_19_25_wire_bram/ram/RADDR_4

T_20_28_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g0_7
T_19_29_input0_3
T_19_29_wire_bram/ram/RADDR_4
T_19_27_upADDR_4
T_19_27_wire_bram/ram/RADDR_4

T_20_28_wire_logic_cluster/lc_7/out
T_19_29_lc_trk_g0_7
T_19_29_input0_3
T_19_29_wire_bram/ram/RADDR_4

End 

Net : inst_midgetv_core.INSTR_7
T_15_18_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_5/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_15_18_sp4_h_l_1
T_18_14_sp4_v_t_42
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_0/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_15_18_sp4_h_l_1
T_18_14_sp4_v_t_42
T_17_16_lc_trk_g0_7
T_17_16_wire_logic_cluster/lc_0/in_3

T_15_18_wire_logic_cluster/lc_6/out
T_15_18_sp4_h_l_1
T_14_14_sp4_v_t_43
T_13_16_lc_trk_g0_6
T_13_16_wire_logic_cluster/lc_7/in_1

End 

Net : inst_midgetv_core.ADR_O_30
T_14_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_0/in_1

T_14_18_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_3/in_0

T_14_18_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_44
T_13_21_lc_trk_g2_1
T_13_21_input_2_1
T_13_21_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.sa15
T_19_11_wire_bram/ram/RDATA_12
T_19_10_sp4_v_t_38
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_1/in_1

T_19_11_wire_bram/ram/RDATA_12
T_19_10_sp4_v_t_38
T_16_14_sp4_h_l_3
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_4/in_1

End 

Net : inst_midgetv_core.Rai_5
T_18_28_wire_logic_cluster/lc_5/out
T_19_29_lc_trk_g3_5
T_19_29_input0_4
T_19_29_wire_bram/ram/RADDR_3
T_19_27_upADDR_3
T_19_27_wire_bram/ram/RADDR_3
T_19_25_upADDR_3
T_19_25_wire_bram/ram/RADDR_3
T_19_23_upADDR_3
T_19_23_wire_bram/ram/RADDR_3
T_19_21_upADDR_3
T_19_21_wire_bram/ram/RADDR_3
T_19_19_upADDR_3
T_19_19_wire_bram/ram/RADDR_3
T_19_17_upADDR_3
T_19_17_wire_bram/ram/RADDR_3
T_19_15_upADDR_3
T_19_15_wire_bram/ram/RADDR_3

T_18_28_wire_logic_cluster/lc_5/out
T_19_29_lc_trk_g3_5
T_19_29_input0_4
T_19_29_wire_bram/ram/RADDR_3
T_19_27_upADDR_3
T_19_27_wire_bram/ram/RADDR_3
T_19_25_upADDR_3
T_19_25_wire_bram/ram/RADDR_3
T_19_23_upADDR_3
T_19_23_wire_bram/ram/RADDR_3
T_19_21_upADDR_3
T_19_21_wire_bram/ram/RADDR_3
T_19_19_upADDR_3
T_19_19_wire_bram/ram/RADDR_3
T_19_17_upADDR_3
T_19_17_wire_bram/ram/RADDR_3

T_18_28_wire_logic_cluster/lc_5/out
T_19_29_lc_trk_g3_5
T_19_29_input0_4
T_19_29_wire_bram/ram/RADDR_3
T_19_27_upADDR_3
T_19_27_wire_bram/ram/RADDR_3
T_19_25_upADDR_3
T_19_25_wire_bram/ram/RADDR_3
T_19_23_upADDR_3
T_19_23_wire_bram/ram/RADDR_3
T_19_21_upADDR_3
T_19_21_wire_bram/ram/RADDR_3
T_19_19_upADDR_3
T_19_19_wire_bram/ram/RADDR_3

T_18_28_wire_logic_cluster/lc_5/out
T_19_29_lc_trk_g3_5
T_19_29_input0_4
T_19_29_wire_bram/ram/RADDR_3
T_19_27_upADDR_3
T_19_27_wire_bram/ram/RADDR_3
T_19_25_upADDR_3
T_19_25_wire_bram/ram/RADDR_3
T_19_23_upADDR_3
T_19_23_wire_bram/ram/RADDR_3
T_19_21_upADDR_3
T_19_21_wire_bram/ram/RADDR_3

T_18_28_wire_logic_cluster/lc_5/out
T_19_29_lc_trk_g3_5
T_19_29_input0_4
T_19_29_wire_bram/ram/RADDR_3
T_19_27_upADDR_3
T_19_27_wire_bram/ram/RADDR_3
T_19_25_upADDR_3
T_19_25_wire_bram/ram/RADDR_3
T_19_23_upADDR_3
T_19_23_wire_bram/ram/RADDR_3

T_18_28_wire_logic_cluster/lc_5/out
T_19_29_lc_trk_g3_5
T_19_29_input0_4
T_19_29_wire_bram/ram/RADDR_3
T_19_27_upADDR_3
T_19_27_wire_bram/ram/RADDR_3
T_19_25_upADDR_3
T_19_25_wire_bram/ram/RADDR_3

T_18_28_wire_logic_cluster/lc_5/out
T_19_29_lc_trk_g3_5
T_19_29_input0_4
T_19_29_wire_bram/ram/RADDR_3
T_19_27_upADDR_3
T_19_27_wire_bram/ram/RADDR_3

T_18_28_wire_logic_cluster/lc_5/out
T_19_29_lc_trk_g3_5
T_19_29_input0_4
T_19_29_wire_bram/ram/RADDR_3

End 

Net : inst_midgetv_core.sa37
T_18_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_4/out
T_11_13_sp12_h_l_0
T_13_13_lc_trk_g1_7
T_13_13_input_2_0
T_13_13_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.sa30
T_18_13_wire_logic_cluster/lc_3/out
T_17_13_lc_trk_g2_3
T_17_13_wire_logic_cluster/lc_6/in_1

T_18_13_wire_logic_cluster/lc_3/out
T_12_13_sp12_h_l_1
T_13_13_lc_trk_g1_5
T_13_13_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_46
T_15_14_sp4_h_l_11
T_15_14_lc_trk_g0_6
T_15_14_wire_logic_cluster/lc_4/in_0

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_sa09
T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g0_5
T_14_15_input_2_5
T_14_15_wire_logic_cluster/lc_5/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g0_5
T_14_15_wire_logic_cluster/lc_6/in_1

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g0_5
T_14_15_input_2_7
T_14_15_wire_logic_cluster/lc_7/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g3_5
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_4/in_1

T_13_15_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g2_5
T_14_16_input_2_1
T_14_16_wire_logic_cluster/lc_1/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g3_5
T_14_16_input_2_2
T_14_16_wire_logic_cluster/lc_2/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_10
T_17_15_sp4_v_t_38
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_0/in_0

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_10
T_17_15_sp4_v_t_38
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_10
T_17_15_sp4_v_t_38
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_5/out
T_14_15_sp4_h_l_10
T_17_15_sp4_v_t_38
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_7/in_0

T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_4/in_0

T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g0_5
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_sa09h
T_16_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_3
T_10_14_sp4_h_l_11
T_13_14_sp4_v_t_41
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_5/in_1

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_sa31
T_13_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_input_2_5
T_14_16_wire_logic_cluster/lc_5/in_2

T_13_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_input_2_6
T_14_16_wire_logic_cluster/lc_6/in_2

T_13_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_input_2_7
T_14_16_wire_logic_cluster/lc_7/in_2

T_13_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_input_2_0
T_14_17_wire_logic_cluster/lc_0/in_2

T_13_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g3_6
T_14_17_input_2_1
T_14_17_wire_logic_cluster/lc_1/in_2

T_13_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_2/in_1

T_13_16_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g2_6
T_14_17_wire_logic_cluster/lc_3/in_1

End 

Net : inst_midgetv_core.minx_7
T_16_13_wire_logic_cluster/lc_3/out
T_16_10_sp4_v_t_46
T_13_14_sp4_h_l_11
T_14_14_lc_trk_g2_3
T_14_14_wire_logic_cluster/lc_1/in_0

T_16_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_6
T_19_13_lc_trk_g3_3
T_19_13_input0_0
T_19_13_wire_bram/ram/RADDR_7
T_19_11_upADDR_7
T_19_11_wire_bram/ram/RADDR_7

T_16_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_6
T_19_13_lc_trk_g3_3
T_19_13_input0_0
T_19_13_wire_bram/ram/RADDR_7

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_sa07
T_13_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_input_2_1
T_14_15_wire_logic_cluster/lc_1/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_2/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_6/in_3

T_13_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_input_2_3
T_14_15_wire_logic_cluster/lc_3/in_2

T_13_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_4/in_3

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_0/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_9_16_sp12_h_l_1
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_4/in_1

T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_2/in_3

T_13_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_0/in_0

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_sa07h
T_13_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.minx_4
T_15_13_wire_logic_cluster/lc_1/out
T_11_13_sp12_h_l_1
T_19_13_lc_trk_g1_2
T_19_13_input0_3
T_19_13_wire_bram/ram/RADDR_4
T_19_11_upADDR_4
T_19_11_wire_bram/ram/RADDR_4

T_15_13_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_47
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_11_13_sp12_h_l_1
T_19_13_lc_trk_g1_2
T_19_13_input0_3
T_19_13_wire_bram/ram/RADDR_4

End 

Net : inst_midgetv_core.inst_rai.genblk1_ss1
T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_18_29_lc_trk_g0_6
T_18_29_wire_logic_cluster/lc_4/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_18_27_lc_trk_g0_3
T_18_27_wire_logic_cluster/lc_7/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_18_27_lc_trk_g0_3
T_18_27_wire_logic_cluster/lc_5/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_18_27_lc_trk_g0_3
T_18_27_wire_logic_cluster/lc_0/in_1

T_18_27_wire_logic_cluster/lc_3/out
T_18_27_lc_trk_g0_3
T_18_27_wire_logic_cluster/lc_2/in_1

T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_18_30_lc_trk_g1_3
T_18_30_wire_logic_cluster/lc_2/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_18_30_lc_trk_g1_3
T_18_30_wire_logic_cluster/lc_6/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_19_24_sp4_v_t_47
T_20_28_sp4_h_l_10
T_20_28_lc_trk_g0_7
T_20_28_wire_logic_cluster/lc_7/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_19_30_sp4_h_l_9
T_20_30_lc_trk_g2_1
T_20_30_wire_logic_cluster/lc_7/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_18_28_lc_trk_g3_3
T_18_28_wire_logic_cluster/lc_4/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_18_28_lc_trk_g3_3
T_18_28_wire_logic_cluster/lc_0/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_18_29_lc_trk_g0_6
T_18_29_wire_logic_cluster/lc_6/in_0

T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_18_28_lc_trk_g3_3
T_18_28_input_2_2
T_18_28_wire_logic_cluster/lc_2/in_2

T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_18_28_lc_trk_g3_3
T_18_28_input_2_6
T_18_28_wire_logic_cluster/lc_6/in_2

T_18_27_wire_logic_cluster/lc_3/out
T_18_26_sp4_v_t_38
T_18_28_lc_trk_g3_3
T_18_28_wire_logic_cluster/lc_5/in_3

End 

Net : inst_midgetv_core.inst_rai.genblk1_sel_3
T_18_19_wire_logic_cluster/lc_3/out
T_18_18_sp12_v_t_22
T_18_27_lc_trk_g3_6
T_18_27_wire_logic_cluster/lc_3/in_0

T_18_19_wire_logic_cluster/lc_3/out
T_18_18_sp12_v_t_22
T_18_27_lc_trk_g3_6
T_18_27_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_18_sp12_v_t_22
T_18_28_lc_trk_g3_5
T_18_28_wire_logic_cluster/lc_6/in_0

End 

Net : inst_midgetv_core.sram_stb
T_17_21_wire_logic_cluster/lc_3/out
T_18_18_sp4_v_t_47
T_18_19_lc_trk_g2_7
T_18_19_input_2_5
T_18_19_wire_logic_cluster/lc_5/in_2

T_17_21_wire_logic_cluster/lc_3/out
T_18_18_sp4_v_t_47
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_3/in_0

T_17_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_3/in_1

End 

Net : inst_midgetv_core.minx_5
T_16_13_wire_logic_cluster/lc_1/out
T_16_13_sp4_h_l_7
T_15_13_sp4_v_t_36
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_1/in_3

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_sp4_h_l_7
T_20_13_sp4_h_l_3
T_19_13_lc_trk_g1_3
T_19_13_input0_2
T_19_13_wire_bram/ram/RADDR_5
T_19_11_upADDR_5
T_19_11_wire_bram/ram/RADDR_5

T_16_13_wire_logic_cluster/lc_1/out
T_16_13_sp4_h_l_7
T_20_13_sp4_h_l_3
T_19_13_lc_trk_g1_3
T_19_13_input0_2
T_19_13_wire_bram/ram/RADDR_5

End 

Net : inst_midgetv_core.minx_6
T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_20_13_sp4_h_l_11
T_19_13_lc_trk_g0_3
T_19_13_input0_1
T_19_13_wire_bram/ram/RADDR_6
T_19_11_upADDR_6
T_19_11_wire_bram/ram/RADDR_6

T_16_13_wire_logic_cluster/lc_7/out
T_16_13_sp4_h_l_3
T_20_13_sp4_h_l_11
T_19_13_lc_trk_g0_3
T_19_13_input0_1
T_19_13_wire_bram/ram/RADDR_6

End 

Net : inst_midgetv_core.inst_ucodepc.inst_illegalop.genblk2_illegal_a
T_16_15_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g1_2
T_16_15_wire_logic_cluster/lc_3/in_0

End 

Net : inst_midgetv_core.rinx_0
T_19_12_wire_bram/ram/RDATA_0
T_19_9_sp4_v_t_38
T_16_13_sp4_h_l_8
T_17_13_lc_trk_g2_0
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_sa10
T_13_16_wire_logic_cluster/lc_4/out
T_12_16_sp4_h_l_0
T_15_12_sp4_v_t_43
T_15_8_sp4_v_t_39
T_15_4_sp4_v_t_47
T_15_0_span4_vert_43
T_15_0_span4_vert_19
T_15_2_sp4_v_t_44
T_15_6_sp4_v_t_37
T_15_10_sp4_v_t_37
T_15_14_sp4_v_t_45
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_7/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_12_16_sp4_h_l_0
T_15_12_sp4_v_t_43
T_15_8_sp4_v_t_39
T_15_4_sp4_v_t_47
T_15_0_span4_vert_43
T_15_0_span4_vert_19
T_15_2_sp4_v_t_44
T_15_6_sp4_v_t_37
T_15_10_sp4_v_t_37
T_15_14_sp4_v_t_45
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_5/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g2_4
T_14_17_input_2_4
T_14_17_wire_logic_cluster/lc_4/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g3_4
T_14_17_input_2_5
T_14_17_wire_logic_cluster/lc_5/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g2_4
T_14_17_input_2_6
T_14_17_wire_logic_cluster/lc_6/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g3_4
T_14_17_input_2_7
T_14_17_wire_logic_cluster/lc_7/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g0_1
T_14_18_wire_logic_cluster/lc_0/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g0_1
T_14_18_input_2_1
T_14_18_wire_logic_cluster/lc_1/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g1_1
T_14_18_input_2_2
T_14_18_wire_logic_cluster/lc_2/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g1_1
T_14_18_wire_logic_cluster/lc_3/in_1

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g1_1
T_14_18_input_2_4
T_14_18_wire_logic_cluster/lc_4/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g0_1
T_14_18_input_2_5
T_14_18_wire_logic_cluster/lc_5/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g1_1
T_14_18_input_2_6
T_14_18_wire_logic_cluster/lc_6/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_41
T_14_18_lc_trk_g0_1
T_14_18_input_2_7
T_14_18_wire_logic_cluster/lc_7/in_2

T_13_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_wire_logic_cluster/lc_2/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_wire_logic_cluster/lc_0/in_0

T_13_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_wire_logic_cluster/lc_1/in_3

T_13_16_wire_logic_cluster/lc_4/out
T_12_16_sp4_h_l_0
T_15_12_sp4_v_t_43
T_15_8_sp4_v_t_39
T_15_4_sp4_v_t_47
T_15_0_span4_vert_43
T_15_0_span4_vert_19
T_15_2_sp4_v_t_44
T_15_6_sp4_v_t_37
T_15_10_sp4_v_t_37
T_15_14_sp4_v_t_45
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_6/in_0

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_sa08
T_17_16_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_39
T_15_15_sp4_h_l_2
T_14_15_lc_trk_g0_2
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_13_16_sp4_h_l_2
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_6/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_13_16_sp4_h_l_2
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_13_16_sp4_h_l_2
T_13_16_lc_trk_g1_7
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_17_16_lc_trk_g0_6
T_17_16_input_2_4
T_17_16_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_17_16_lc_trk_g0_6
T_17_16_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_17_16_lc_trk_g0_6
T_17_16_input_2_6
T_17_16_wire_logic_cluster/lc_6/in_2

T_17_16_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_39
T_15_15_sp4_h_l_2
T_11_15_sp4_h_l_5
T_13_15_lc_trk_g2_0
T_13_15_input_2_4
T_13_15_wire_logic_cluster/lc_4/in_2

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_13_16_sp4_h_l_2
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_13_16_sp4_h_l_2
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_3/out
T_17_16_sp4_h_l_11
T_13_16_sp4_h_l_2
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.sa29
T_17_13_wire_logic_cluster/lc_1/out
T_13_13_sp12_h_l_1
T_13_13_lc_trk_g1_2
T_13_13_wire_logic_cluster/lc_1/in_0

End 

Net : inst_midgetv_core.sa20
T_19_11_wire_bram/ram/RDATA_15
T_19_11_sp4_h_l_5
T_18_11_sp4_v_t_40
T_18_15_sp4_v_t_40
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_6/in_0

End 

Net : inst_midgetv_core.inst_shiftcounter.genblk1_d_3
T_18_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g3_7
T_18_17_wire_logic_cluster/lc_4/in_0

End 

Net : inst_midgetv_core.inst_shiftcounter.genblk1_d_1
T_18_18_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g1_7
T_18_17_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.s_shift_0
T_18_14_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_43
T_18_17_lc_trk_g1_6
T_18_17_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_43
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_5/out
T_18_7_sp12_v_t_22
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_43
T_16_17_sp4_h_l_6
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_7/in_1

T_18_14_wire_logic_cluster/lc_5/out
T_18_7_sp12_v_t_22
T_18_18_lc_trk_g3_2
T_18_18_wire_logic_cluster/lc_6/in_1

End 

Net : inst_midgetv_core.inst_progressctrl.n4
T_17_13_wire_logic_cluster/lc_7/out
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_3/in_3

End 

Net : inst_midgetv_core.inst_shiftcounter.genblk1_shcy_4
T_18_17_wire_logic_cluster/lc_4/cout
T_18_17_wire_logic_cluster/lc_5/in_3

End 

Net : inst_midgetv_core.progress_ucode
T_17_13_wire_logic_cluster/lc_3/out
T_17_13_sp4_h_l_11
T_20_9_sp4_v_t_40
T_19_11_lc_trk_g1_5
T_19_11_wire_bram/ram/RE

T_17_13_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_42
T_19_13_sp4_h_l_1
T_19_13_lc_trk_g0_4
T_19_13_wire_bram/ram/RE

T_17_13_wire_logic_cluster/lc_3/out
T_18_10_sp4_v_t_47
T_15_14_sp4_h_l_3
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_1/cen

End 

Net : inst_midgetv_core.lastshift
T_18_17_wire_logic_cluster/lc_5/out
T_19_13_sp4_v_t_46
T_16_13_sp4_h_l_11
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_7/in_3

T_18_17_wire_logic_cluster/lc_5/out
T_19_17_sp4_h_l_10
T_18_13_sp4_v_t_38
T_17_14_lc_trk_g2_6
T_17_14_input_2_4
T_17_14_wire_logic_cluster/lc_4/in_2

T_18_17_wire_logic_cluster/lc_5/out
T_10_17_sp12_h_l_1
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_1/in_3

End 

Net : inst_midgetv_core.sa23
T_19_14_wire_bram/ram/RDATA_2
T_19_13_sp4_v_t_42
T_19_17_sp4_v_t_47
T_18_19_lc_trk_g0_1
T_18_19_input_2_3
T_18_19_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.inst_shiftcounter.genblk1_d_2
T_18_17_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g3_6
T_18_17_wire_logic_cluster/lc_3/in_0

End 

Net : inst_midgetv_core.inst_shiftcounter.genblk1_d_0
T_18_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_1/in_0

End 

Net : inst_midgetv_core.enaQ
T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_7/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_13_sp4_v_t_47
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_11_17_sp4_h_l_7
T_14_17_sp4_v_t_42
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_17_sp4_h_l_4
T_14_17_sp4_v_t_47
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_1/cen

T_17_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_6
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_6
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_6
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_6
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_6
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_6
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_6
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/cen

T_17_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_37
T_18_16_sp4_h_l_6
T_14_16_sp4_h_l_6
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/cen

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_imm0a
T_17_16_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_36
T_15_12_sp4_h_l_1
T_14_12_sp4_v_t_42
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_imm2a
T_17_16_wire_logic_cluster/lc_1/out
T_16_16_sp4_h_l_10
T_15_12_sp4_v_t_47
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_imm1a
T_17_16_wire_logic_cluster/lc_4/out
T_17_15_sp4_v_t_40
T_14_15_sp4_h_l_5
T_14_15_lc_trk_g1_0
T_14_15_wire_logic_cluster/lc_1/in_0

End 

Net : inst_midgetv_core.inst_ucodepc.dinx_1_N_145_0
T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g1_6
T_16_14_wire_logic_cluster/lc_4/in_1

End 

Net : inst_midgetv_core.inst_ucodepc.n5603
T_16_14_wire_logic_cluster/lc_4/out
T_16_13_lc_trk_g1_4
T_16_13_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_imm3a
T_17_16_wire_logic_cluster/lc_6/out
T_15_16_sp4_h_l_9
T_14_12_sp4_v_t_44
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_3/in_3

End 

Net : corerunning
T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_15_11_sp4_v_t_39
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_14_13_sp4_h_l_8
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_2/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_14_13_sp4_h_l_8
T_17_13_sp4_v_t_45
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_2/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_15_11_sp4_v_t_39
T_15_14_lc_trk_g1_7
T_15_14_input_2_4
T_15_14_wire_logic_cluster/lc_4/in_2

T_13_15_wire_logic_cluster/lc_0/out
T_12_15_sp4_h_l_8
T_15_11_sp4_v_t_39
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_6/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_14_13_sp4_h_l_8
T_18_13_sp4_h_l_11
T_17_13_sp4_v_t_40
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_4/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_13_13_sp4_v_t_45
T_14_13_sp4_h_l_8
T_17_13_sp4_v_t_45
T_16_17_lc_trk_g2_0
T_16_17_wire_logic_cluster/lc_6/in_0

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g1_0
T_13_15_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.s_shift_1
T_19_11_wire_bram/ram/RDATA_14
T_19_8_sp12_v_t_22
T_19_15_sp4_v_t_38
T_18_17_lc_trk_g0_3
T_18_17_input_2_1
T_18_17_wire_logic_cluster/lc_1/in_2

T_19_11_wire_bram/ram/RDATA_14
T_19_8_sp12_v_t_22
T_19_15_sp4_v_t_38
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_2/in_1

T_19_11_wire_bram/ram/RDATA_14
T_19_8_sp12_v_t_22
T_19_15_sp4_v_t_38
T_18_17_lc_trk_g0_3
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

T_19_11_wire_bram/ram/RDATA_14
T_19_8_sp12_v_t_22
T_19_15_sp4_v_t_38
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_4/in_1

T_19_11_wire_bram/ram/RDATA_14
T_19_8_sp12_v_t_22
T_19_15_sp4_v_t_38
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_5/in_0

T_19_11_wire_bram/ram/RDATA_14
T_19_8_sp12_v_t_22
T_19_17_sp4_v_t_36
T_18_18_lc_trk_g2_4
T_18_18_input_2_6
T_18_18_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.sa22
T_19_14_wire_bram/ram/RDATA_1
T_19_13_sp4_v_t_44
T_19_17_sp4_v_t_40
T_19_21_sp4_v_t_36
T_19_25_sp4_v_t_44
T_18_27_lc_trk_g0_2
T_18_27_wire_logic_cluster/lc_6/in_0

T_19_14_wire_bram/ram/RDATA_1
T_19_13_sp4_v_t_44
T_19_17_sp4_v_t_40
T_19_21_sp4_v_t_36
T_19_25_sp4_v_t_44
T_18_27_lc_trk_g0_2
T_18_27_wire_logic_cluster/lc_3/in_3

T_19_14_wire_bram/ram/RDATA_1
T_19_13_sp4_v_t_44
T_19_17_sp4_v_t_40
T_19_21_sp4_v_t_36
T_19_25_sp4_v_t_36
T_18_29_lc_trk_g1_1
T_18_29_input_2_6
T_18_29_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.sa21
T_19_14_wire_bram/ram/RDATA_0
T_19_12_sp4_v_t_43
T_19_16_sp4_v_t_39
T_19_20_sp4_v_t_47
T_19_24_sp4_v_t_43
T_18_27_lc_trk_g3_3
T_18_27_wire_logic_cluster/lc_3/in_1

T_19_14_wire_bram/ram/RDATA_0
T_19_12_sp4_v_t_43
T_19_16_sp4_v_t_39
T_19_20_sp4_v_t_47
T_19_24_sp4_v_t_43
T_16_28_sp4_h_l_11
T_18_28_lc_trk_g2_6
T_18_28_input_2_4
T_18_28_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_sa13
T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_7/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g1_5
T_14_18_wire_logic_cluster/lc_3/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_2/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_4/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_13_14_sp4_v_t_45
T_14_18_sp4_h_l_8
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_6/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_7/in_0

T_13_16_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_4/in_3

T_13_16_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : inst_midgetv_core.INSTR_0
T_15_15_wire_logic_cluster/lc_0/out
T_15_14_lc_trk_g0_0
T_15_14_wire_logic_cluster/lc_0/in_0

End 

Net : inst_midgetv_core.INSTR_1
T_15_15_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.inst_progressctrl.blka_cmb_bsel_3_cascade_
T_17_17_wire_logic_cluster/lc_6/ltout
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.inst_shiftcounter.dbg_rshcnt_0
T_18_18_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g0_6
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g2_6
T_18_18_wire_logic_cluster/lc_6/in_0

End 

Net : inst_midgetv_core.inst_shiftcounter.dbg_rshcnt_1
T_18_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g3_1
T_18_17_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.inst_ucodepc.usedinx_or_RST_I_notcorerunning
T_16_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_input_2_5
T_16_13_wire_logic_cluster/lc_5/in_2

T_16_13_wire_logic_cluster/lc_2/out
T_14_13_sp4_h_l_1
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_3/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_6/in_0

T_16_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_0/in_1

T_16_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_3/in_0

T_16_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_1/in_0

T_16_13_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_7/in_0

T_16_13_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : inst_midgetv_core.Wai_1
T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_38
T_20_23_sp4_v_t_38
T_20_27_sp4_v_t_38
T_19_30_lc_trk_g2_6
T_19_30_input2_6
T_19_30_wire_bram/ram/WADDR_9
T_19_28_upADDR_9
T_19_28_wire_bram/ram/WADDR_9
T_19_26_upADDR_9
T_19_26_wire_bram/ram/WADDR_9
T_19_24_upADDR_9
T_19_24_wire_bram/ram/WADDR_9
T_19_22_upADDR_9
T_19_22_wire_bram/ram/WADDR_9
T_19_20_upADDR_9
T_19_20_wire_bram/ram/WADDR_9
T_19_18_upADDR_9
T_19_18_wire_bram/ram/WADDR_9
T_19_16_upADDR_9
T_19_16_wire_bram/ram/WADDR_9

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_38
T_20_23_sp4_v_t_38
T_20_27_sp4_v_t_38
T_19_30_lc_trk_g2_6
T_19_30_input2_6
T_19_30_wire_bram/ram/WADDR_9
T_19_28_upADDR_9
T_19_28_wire_bram/ram/WADDR_9
T_19_26_upADDR_9
T_19_26_wire_bram/ram/WADDR_9
T_19_24_upADDR_9
T_19_24_wire_bram/ram/WADDR_9
T_19_22_upADDR_9
T_19_22_wire_bram/ram/WADDR_9
T_19_20_upADDR_9
T_19_20_wire_bram/ram/WADDR_9
T_19_18_upADDR_9
T_19_18_wire_bram/ram/WADDR_9

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_38
T_20_23_sp4_v_t_38
T_20_27_sp4_v_t_38
T_19_30_lc_trk_g2_6
T_19_30_input2_6
T_19_30_wire_bram/ram/WADDR_9
T_19_28_upADDR_9
T_19_28_wire_bram/ram/WADDR_9
T_19_26_upADDR_9
T_19_26_wire_bram/ram/WADDR_9
T_19_24_upADDR_9
T_19_24_wire_bram/ram/WADDR_9
T_19_22_upADDR_9
T_19_22_wire_bram/ram/WADDR_9
T_19_20_upADDR_9
T_19_20_wire_bram/ram/WADDR_9

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_38
T_20_23_sp4_v_t_38
T_20_27_sp4_v_t_38
T_19_30_lc_trk_g2_6
T_19_30_input2_6
T_19_30_wire_bram/ram/WADDR_9
T_19_28_upADDR_9
T_19_28_wire_bram/ram/WADDR_9
T_19_26_upADDR_9
T_19_26_wire_bram/ram/WADDR_9
T_19_24_upADDR_9
T_19_24_wire_bram/ram/WADDR_9
T_19_22_upADDR_9
T_19_22_wire_bram/ram/WADDR_9

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_38
T_20_23_sp4_v_t_38
T_20_27_sp4_v_t_38
T_19_30_lc_trk_g2_6
T_19_30_input2_6
T_19_30_wire_bram/ram/WADDR_9
T_19_28_upADDR_9
T_19_28_wire_bram/ram/WADDR_9
T_19_26_upADDR_9
T_19_26_wire_bram/ram/WADDR_9
T_19_24_upADDR_9
T_19_24_wire_bram/ram/WADDR_9

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_38
T_20_23_sp4_v_t_38
T_20_27_sp4_v_t_38
T_19_30_lc_trk_g2_6
T_19_30_input2_6
T_19_30_wire_bram/ram/WADDR_9
T_19_28_upADDR_9
T_19_28_wire_bram/ram/WADDR_9
T_19_26_upADDR_9
T_19_26_wire_bram/ram/WADDR_9

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_38
T_20_23_sp4_v_t_38
T_20_27_sp4_v_t_38
T_19_30_lc_trk_g2_6
T_19_30_input2_6
T_19_30_wire_bram/ram/WADDR_9
T_19_28_upADDR_9
T_19_28_wire_bram/ram/WADDR_9

T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_20_15_sp4_v_t_37
T_20_19_sp4_v_t_38
T_20_23_sp4_v_t_38
T_20_27_sp4_v_t_38
T_19_30_lc_trk_g2_6
T_19_30_input2_6
T_19_30_wire_bram/ram/WADDR_9

End 

Net : inst_midgetv_core.inst_wai.genblk1_preWai1
T_18_14_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g0_3
T_17_15_wire_logic_cluster/lc_1/in_0

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_imm11b
T_13_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g0_7
T_14_16_wire_logic_cluster/lc_3/in_0

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_sa13b
T_13_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_4/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_6/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_1/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_3/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/in_3

T_13_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_7/in_3

T_13_16_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_0/in_3

T_13_16_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_2/in_3

End 

Net : inst_midgetv_core.inst_shiftcounter.dbg_rshcnt_2
T_18_17_wire_logic_cluster/lc_2/out
T_18_17_lc_trk_g0_2
T_18_17_input_2_2
T_18_17_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.inst_ucodepc.n15
T_16_14_wire_logic_cluster/lc_0/out
T_16_13_lc_trk_g0_0
T_16_13_wire_logic_cluster/lc_3/in_1

End 

Net : inst_midgetv_core.inst_ucodepc.n17
T_16_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.inst_shiftcounter.dbg_rshcnt_3
T_18_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g1_3
T_18_17_wire_logic_cluster/lc_3/in_1

End 

Net : inst_midgetv_core.Wai_0
T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_20_15_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_23_sp4_v_t_45
T_20_27_sp4_v_t_46
T_19_30_lc_trk_g3_6
T_19_30_input2_7
T_19_30_wire_bram/ram/WADDR_8
T_19_28_upADDR_8
T_19_28_wire_bram/ram/WADDR_8
T_19_26_upADDR_8
T_19_26_wire_bram/ram/WADDR_8
T_19_24_upADDR_8
T_19_24_wire_bram/ram/WADDR_8
T_19_22_upADDR_8
T_19_22_wire_bram/ram/WADDR_8
T_19_20_upADDR_8
T_19_20_wire_bram/ram/WADDR_8
T_19_18_upADDR_8
T_19_18_wire_bram/ram/WADDR_8
T_19_16_upADDR_8
T_19_16_wire_bram/ram/WADDR_8

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_20_15_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_23_sp4_v_t_45
T_20_27_sp4_v_t_46
T_19_30_lc_trk_g3_6
T_19_30_input2_7
T_19_30_wire_bram/ram/WADDR_8
T_19_28_upADDR_8
T_19_28_wire_bram/ram/WADDR_8
T_19_26_upADDR_8
T_19_26_wire_bram/ram/WADDR_8
T_19_24_upADDR_8
T_19_24_wire_bram/ram/WADDR_8
T_19_22_upADDR_8
T_19_22_wire_bram/ram/WADDR_8
T_19_20_upADDR_8
T_19_20_wire_bram/ram/WADDR_8
T_19_18_upADDR_8
T_19_18_wire_bram/ram/WADDR_8

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_20_15_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_23_sp4_v_t_45
T_20_27_sp4_v_t_46
T_19_30_lc_trk_g3_6
T_19_30_input2_7
T_19_30_wire_bram/ram/WADDR_8
T_19_28_upADDR_8
T_19_28_wire_bram/ram/WADDR_8
T_19_26_upADDR_8
T_19_26_wire_bram/ram/WADDR_8
T_19_24_upADDR_8
T_19_24_wire_bram/ram/WADDR_8
T_19_22_upADDR_8
T_19_22_wire_bram/ram/WADDR_8
T_19_20_upADDR_8
T_19_20_wire_bram/ram/WADDR_8

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_20_15_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_23_sp4_v_t_45
T_20_27_sp4_v_t_46
T_19_30_lc_trk_g3_6
T_19_30_input2_7
T_19_30_wire_bram/ram/WADDR_8
T_19_28_upADDR_8
T_19_28_wire_bram/ram/WADDR_8
T_19_26_upADDR_8
T_19_26_wire_bram/ram/WADDR_8
T_19_24_upADDR_8
T_19_24_wire_bram/ram/WADDR_8
T_19_22_upADDR_8
T_19_22_wire_bram/ram/WADDR_8

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_20_15_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_23_sp4_v_t_45
T_20_27_sp4_v_t_46
T_19_30_lc_trk_g3_6
T_19_30_input2_7
T_19_30_wire_bram/ram/WADDR_8
T_19_28_upADDR_8
T_19_28_wire_bram/ram/WADDR_8
T_19_26_upADDR_8
T_19_26_wire_bram/ram/WADDR_8
T_19_24_upADDR_8
T_19_24_wire_bram/ram/WADDR_8

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_20_15_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_23_sp4_v_t_45
T_20_27_sp4_v_t_46
T_19_30_lc_trk_g3_6
T_19_30_input2_7
T_19_30_wire_bram/ram/WADDR_8
T_19_28_upADDR_8
T_19_28_wire_bram/ram/WADDR_8
T_19_26_upADDR_8
T_19_26_wire_bram/ram/WADDR_8

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_20_15_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_23_sp4_v_t_45
T_20_27_sp4_v_t_46
T_19_30_lc_trk_g3_6
T_19_30_input2_7
T_19_30_wire_bram/ram/WADDR_8
T_19_28_upADDR_8
T_19_28_wire_bram/ram/WADDR_8

T_17_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_5
T_20_15_sp4_v_t_40
T_20_19_sp4_v_t_45
T_20_23_sp4_v_t_45
T_20_27_sp4_v_t_46
T_19_30_lc_trk_g3_6
T_19_30_input2_7
T_19_30_wire_bram/ram/WADDR_8

End 

Net : inst_midgetv_core.inst_wai.genblk1_preWai0
T_17_15_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g1_6
T_17_15_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.inst_wai.genblk1_waicy4
T_17_15_wire_logic_cluster/lc_4/cout
T_17_15_wire_logic_cluster/lc_5/in_3

End 

Net : inst_midgetv_core.Wai_5
T_17_15_wire_logic_cluster/lc_5/out
T_9_15_sp12_h_l_1
T_20_15_sp12_v_t_22
T_20_24_sp4_v_t_36
T_20_28_sp4_v_t_44
T_19_30_lc_trk_g0_2
T_19_30_input0_4
T_19_30_wire_bram/ram/WADDR_3
T_19_28_upADDR_3
T_19_28_wire_bram/ram/WADDR_3
T_19_26_upADDR_3
T_19_26_wire_bram/ram/WADDR_3
T_19_24_upADDR_3
T_19_24_wire_bram/ram/WADDR_3
T_19_22_upADDR_3
T_19_22_wire_bram/ram/WADDR_3
T_19_20_upADDR_3
T_19_20_wire_bram/ram/WADDR_3
T_19_18_upADDR_3
T_19_18_wire_bram/ram/WADDR_3
T_19_16_upADDR_3
T_19_16_wire_bram/ram/WADDR_3

T_17_15_wire_logic_cluster/lc_5/out
T_9_15_sp12_h_l_1
T_20_15_sp12_v_t_22
T_20_24_sp4_v_t_36
T_20_28_sp4_v_t_44
T_19_30_lc_trk_g0_2
T_19_30_input0_4
T_19_30_wire_bram/ram/WADDR_3
T_19_28_upADDR_3
T_19_28_wire_bram/ram/WADDR_3
T_19_26_upADDR_3
T_19_26_wire_bram/ram/WADDR_3
T_19_24_upADDR_3
T_19_24_wire_bram/ram/WADDR_3
T_19_22_upADDR_3
T_19_22_wire_bram/ram/WADDR_3
T_19_20_upADDR_3
T_19_20_wire_bram/ram/WADDR_3
T_19_18_upADDR_3
T_19_18_wire_bram/ram/WADDR_3

T_17_15_wire_logic_cluster/lc_5/out
T_9_15_sp12_h_l_1
T_20_15_sp12_v_t_22
T_20_24_sp4_v_t_36
T_20_28_sp4_v_t_44
T_19_30_lc_trk_g0_2
T_19_30_input0_4
T_19_30_wire_bram/ram/WADDR_3
T_19_28_upADDR_3
T_19_28_wire_bram/ram/WADDR_3
T_19_26_upADDR_3
T_19_26_wire_bram/ram/WADDR_3
T_19_24_upADDR_3
T_19_24_wire_bram/ram/WADDR_3
T_19_22_upADDR_3
T_19_22_wire_bram/ram/WADDR_3
T_19_20_upADDR_3
T_19_20_wire_bram/ram/WADDR_3

T_17_15_wire_logic_cluster/lc_5/out
T_9_15_sp12_h_l_1
T_20_15_sp12_v_t_22
T_20_24_sp4_v_t_36
T_20_28_sp4_v_t_44
T_19_30_lc_trk_g0_2
T_19_30_input0_4
T_19_30_wire_bram/ram/WADDR_3
T_19_28_upADDR_3
T_19_28_wire_bram/ram/WADDR_3
T_19_26_upADDR_3
T_19_26_wire_bram/ram/WADDR_3
T_19_24_upADDR_3
T_19_24_wire_bram/ram/WADDR_3
T_19_22_upADDR_3
T_19_22_wire_bram/ram/WADDR_3

T_17_15_wire_logic_cluster/lc_5/out
T_9_15_sp12_h_l_1
T_20_15_sp12_v_t_22
T_20_24_sp4_v_t_36
T_20_28_sp4_v_t_44
T_19_30_lc_trk_g0_2
T_19_30_input0_4
T_19_30_wire_bram/ram/WADDR_3
T_19_28_upADDR_3
T_19_28_wire_bram/ram/WADDR_3
T_19_26_upADDR_3
T_19_26_wire_bram/ram/WADDR_3
T_19_24_upADDR_3
T_19_24_wire_bram/ram/WADDR_3

T_17_15_wire_logic_cluster/lc_5/out
T_9_15_sp12_h_l_1
T_20_15_sp12_v_t_22
T_20_24_sp4_v_t_36
T_20_28_sp4_v_t_44
T_19_30_lc_trk_g0_2
T_19_30_input0_4
T_19_30_wire_bram/ram/WADDR_3
T_19_28_upADDR_3
T_19_28_wire_bram/ram/WADDR_3
T_19_26_upADDR_3
T_19_26_wire_bram/ram/WADDR_3

T_17_15_wire_logic_cluster/lc_5/out
T_9_15_sp12_h_l_1
T_20_15_sp12_v_t_22
T_20_24_sp4_v_t_36
T_20_28_sp4_v_t_44
T_19_30_lc_trk_g0_2
T_19_30_input0_4
T_19_30_wire_bram/ram/WADDR_3
T_19_28_upADDR_3
T_19_28_wire_bram/ram/WADDR_3

T_17_15_wire_logic_cluster/lc_5/out
T_9_15_sp12_h_l_1
T_20_15_sp12_v_t_22
T_20_24_sp4_v_t_36
T_20_28_sp4_v_t_44
T_19_30_lc_trk_g0_2
T_19_30_input0_4
T_19_30_wire_bram/ram/WADDR_3

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_imm4a
T_13_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_4/in_3

End 

Net : inst_midgetv_core.sa24
T_19_14_wire_bram/ram/RDATA_3
T_18_14_sp4_h_l_0
T_17_14_sp4_v_t_43
T_17_15_lc_trk_g2_3
T_17_15_wire_logic_cluster/lc_6/in_1

T_19_14_wire_bram/ram/RDATA_3
T_18_14_lc_trk_g2_4
T_18_14_input_2_0
T_18_14_wire_logic_cluster/lc_0/in_2

T_19_14_wire_bram/ram/RDATA_3
T_18_14_sp4_h_l_0
T_17_14_sp4_v_t_43
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_6/in_0

T_19_14_wire_bram/ram/RDATA_3
T_18_14_sp4_h_l_0
T_17_14_sp4_v_t_43
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_0/in_0

T_19_14_wire_bram/ram/RDATA_3
T_19_12_sp4_v_t_37
T_16_16_sp4_h_l_0
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_2/in_0

T_19_14_wire_bram/ram/RDATA_3
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_3/in_0

End 

Net : inst_midgetv_core.sa27
T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_6/in_0

T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_13_15_sp4_h_l_6
T_12_15_sp4_v_t_43
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_6/in_0

T_19_14_wire_bram/ram/RDATA_6
T_18_14_lc_trk_g2_1
T_18_14_wire_logic_cluster/lc_3/in_0

T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_4/in_0

T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_13_15_sp4_h_l_6
T_17_15_sp4_h_l_2
T_17_15_lc_trk_g0_7
T_17_15_input_2_5
T_17_15_wire_logic_cluster/lc_5/in_2

T_19_14_wire_bram/ram/RDATA_6
T_15_14_sp12_h_l_1
T_14_14_sp12_v_t_22
T_14_21_lc_trk_g2_2
T_14_21_wire_logic_cluster/lc_6/in_0

T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_20_15_sp4_v_t_46
T_17_19_sp4_h_l_4
T_17_19_lc_trk_g0_1
T_17_19_wire_logic_cluster/lc_3/in_0

T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_3/in_3

T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_20_15_sp4_v_t_46
T_17_19_sp4_h_l_4
T_18_19_lc_trk_g3_4
T_18_19_input_2_7
T_18_19_wire_logic_cluster/lc_7/in_2

T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_0/in_0

T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_2/in_0

T_19_14_wire_bram/ram/RDATA_6
T_20_11_sp4_v_t_43
T_17_15_sp4_h_l_6
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_1/in_3

T_19_14_wire_bram/ram/RDATA_6
T_18_14_lc_trk_g2_1
T_18_14_wire_logic_cluster/lc_0/in_1

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_imm11a
T_13_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_3/in_3

End 

Net : inst_midgetv_core.inst_shiftcounter.dbg_rshcnt_4
T_18_17_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g2_4
T_18_17_input_2_4
T_18_17_wire_logic_cluster/lc_4/in_2

End 

Net : inst_midgetv_core.Wai_8
T_12_17_wire_logic_cluster/lc_6/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_20_23_sp4_h_l_9
T_19_23_sp4_v_t_38
T_19_27_sp4_v_t_46
T_19_30_lc_trk_g1_6
T_19_30_input0_1
T_19_30_wire_bram/ram/WADDR_6
T_19_28_upADDR_6
T_19_28_wire_bram/ram/WADDR_6
T_19_26_upADDR_6
T_19_26_wire_bram/ram/WADDR_6
T_19_24_upADDR_6
T_19_24_wire_bram/ram/WADDR_6
T_19_22_upADDR_6
T_19_22_wire_bram/ram/WADDR_6
T_19_20_upADDR_6
T_19_20_wire_bram/ram/WADDR_6
T_19_18_upADDR_6
T_19_18_wire_bram/ram/WADDR_6
T_19_16_upADDR_6
T_19_16_wire_bram/ram/WADDR_6

T_12_17_wire_logic_cluster/lc_6/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_20_23_sp4_h_l_9
T_19_23_sp4_v_t_38
T_19_27_sp4_v_t_46
T_19_30_lc_trk_g1_6
T_19_30_input0_1
T_19_30_wire_bram/ram/WADDR_6
T_19_28_upADDR_6
T_19_28_wire_bram/ram/WADDR_6
T_19_26_upADDR_6
T_19_26_wire_bram/ram/WADDR_6
T_19_24_upADDR_6
T_19_24_wire_bram/ram/WADDR_6
T_19_22_upADDR_6
T_19_22_wire_bram/ram/WADDR_6
T_19_20_upADDR_6
T_19_20_wire_bram/ram/WADDR_6
T_19_18_upADDR_6
T_19_18_wire_bram/ram/WADDR_6

T_12_17_wire_logic_cluster/lc_6/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_20_23_sp4_h_l_9
T_19_23_sp4_v_t_38
T_19_27_sp4_v_t_46
T_19_30_lc_trk_g1_6
T_19_30_input0_1
T_19_30_wire_bram/ram/WADDR_6
T_19_28_upADDR_6
T_19_28_wire_bram/ram/WADDR_6
T_19_26_upADDR_6
T_19_26_wire_bram/ram/WADDR_6
T_19_24_upADDR_6
T_19_24_wire_bram/ram/WADDR_6
T_19_22_upADDR_6
T_19_22_wire_bram/ram/WADDR_6
T_19_20_upADDR_6
T_19_20_wire_bram/ram/WADDR_6

T_12_17_wire_logic_cluster/lc_6/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_20_23_sp4_h_l_9
T_19_23_sp4_v_t_38
T_19_27_sp4_v_t_46
T_19_30_lc_trk_g1_6
T_19_30_input0_1
T_19_30_wire_bram/ram/WADDR_6
T_19_28_upADDR_6
T_19_28_wire_bram/ram/WADDR_6
T_19_26_upADDR_6
T_19_26_wire_bram/ram/WADDR_6
T_19_24_upADDR_6
T_19_24_wire_bram/ram/WADDR_6
T_19_22_upADDR_6
T_19_22_wire_bram/ram/WADDR_6

T_12_17_wire_logic_cluster/lc_6/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_20_23_sp4_h_l_9
T_19_23_sp4_v_t_38
T_19_27_sp4_v_t_46
T_19_30_lc_trk_g1_6
T_19_30_input0_1
T_19_30_wire_bram/ram/WADDR_6
T_19_28_upADDR_6
T_19_28_wire_bram/ram/WADDR_6
T_19_26_upADDR_6
T_19_26_wire_bram/ram/WADDR_6
T_19_24_upADDR_6
T_19_24_wire_bram/ram/WADDR_6

T_12_17_wire_logic_cluster/lc_6/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_20_23_sp4_h_l_9
T_19_23_sp4_v_t_38
T_19_27_sp4_v_t_46
T_19_30_lc_trk_g1_6
T_19_30_input0_1
T_19_30_wire_bram/ram/WADDR_6
T_19_28_upADDR_6
T_19_28_wire_bram/ram/WADDR_6
T_19_26_upADDR_6
T_19_26_wire_bram/ram/WADDR_6

T_12_17_wire_logic_cluster/lc_6/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_20_23_sp4_h_l_9
T_19_23_sp4_v_t_38
T_19_27_sp4_v_t_46
T_19_30_lc_trk_g1_6
T_19_30_input0_1
T_19_30_wire_bram/ram/WADDR_6
T_19_28_upADDR_6
T_19_28_wire_bram/ram/WADDR_6

T_12_17_wire_logic_cluster/lc_6/out
T_12_11_sp12_v_t_23
T_13_23_sp12_h_l_0
T_20_23_sp4_h_l_9
T_19_23_sp4_v_t_38
T_19_27_sp4_v_t_46
T_19_30_lc_trk_g1_6
T_19_30_input0_1
T_19_30_wire_bram/ram/WADDR_6

End 

Net : inst_midgetv_core.sa26
T_19_14_wire_bram/ram/RDATA_5
T_19_11_sp4_v_t_44
T_16_15_sp4_h_l_2
T_17_15_lc_trk_g2_2
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_19_14_wire_bram/ram/RDATA_5
T_19_11_sp4_v_t_44
T_16_15_sp4_h_l_2
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_1/in_1

T_19_14_wire_bram/ram/RDATA_5
T_19_11_sp4_v_t_44
T_16_15_sp4_h_l_2
T_17_15_lc_trk_g2_2
T_17_15_input_2_2
T_17_15_wire_logic_cluster/lc_2/in_2

T_19_14_wire_bram/ram/RDATA_5
T_19_13_sp4_v_t_36
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_9
T_12_17_lc_trk_g1_4
T_12_17_wire_logic_cluster/lc_6/in_1

T_19_14_wire_bram/ram/RDATA_5
T_19_11_sp4_v_t_44
T_16_15_sp4_h_l_2
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_3/in_1

T_19_14_wire_bram/ram/RDATA_5
T_19_11_sp4_v_t_44
T_16_15_sp4_h_l_2
T_17_15_lc_trk_g2_2
T_17_15_input_2_4
T_17_15_wire_logic_cluster/lc_4/in_2

T_19_14_wire_bram/ram/RDATA_5
T_19_11_sp4_v_t_44
T_16_15_sp4_h_l_2
T_15_15_sp4_v_t_39
T_15_19_sp4_v_t_39
T_16_19_sp4_h_l_7
T_18_19_lc_trk_g3_2
T_18_19_wire_logic_cluster/lc_7/in_0

T_19_14_wire_bram/ram/RDATA_5
T_19_11_sp4_v_t_44
T_16_15_sp4_h_l_2
T_15_15_sp4_v_t_39
T_15_19_sp4_v_t_39
T_16_19_sp4_h_l_7
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_3/in_1

T_19_14_wire_bram/ram/RDATA_5
T_19_11_sp4_v_t_44
T_16_15_sp4_h_l_2
T_17_15_lc_trk_g2_2
T_17_15_wire_logic_cluster/lc_5/in_1

T_19_14_wire_bram/ram/RDATA_5
T_19_11_sp4_v_t_44
T_16_15_sp4_h_l_2
T_15_15_sp4_v_t_39
T_15_19_sp4_v_t_39
T_14_21_lc_trk_g1_2
T_14_21_wire_logic_cluster/lc_6/in_1

T_19_14_wire_bram/ram/RDATA_5
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.Wai_4
T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_27_sp4_v_t_40
T_19_30_lc_trk_g3_0
T_19_30_input0_5
T_19_30_wire_bram/ram/WADDR_2
T_19_28_upADDR_2
T_19_28_wire_bram/ram/WADDR_2
T_19_26_upADDR_2
T_19_26_wire_bram/ram/WADDR_2
T_19_24_upADDR_2
T_19_24_wire_bram/ram/WADDR_2
T_19_22_upADDR_2
T_19_22_wire_bram/ram/WADDR_2
T_19_20_upADDR_2
T_19_20_wire_bram/ram/WADDR_2
T_19_18_upADDR_2
T_19_18_wire_bram/ram/WADDR_2
T_19_16_upADDR_2
T_19_16_wire_bram/ram/WADDR_2

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_27_sp4_v_t_40
T_19_30_lc_trk_g3_0
T_19_30_input0_5
T_19_30_wire_bram/ram/WADDR_2
T_19_28_upADDR_2
T_19_28_wire_bram/ram/WADDR_2
T_19_26_upADDR_2
T_19_26_wire_bram/ram/WADDR_2
T_19_24_upADDR_2
T_19_24_wire_bram/ram/WADDR_2
T_19_22_upADDR_2
T_19_22_wire_bram/ram/WADDR_2
T_19_20_upADDR_2
T_19_20_wire_bram/ram/WADDR_2
T_19_18_upADDR_2
T_19_18_wire_bram/ram/WADDR_2

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_27_sp4_v_t_40
T_19_30_lc_trk_g3_0
T_19_30_input0_5
T_19_30_wire_bram/ram/WADDR_2
T_19_28_upADDR_2
T_19_28_wire_bram/ram/WADDR_2
T_19_26_upADDR_2
T_19_26_wire_bram/ram/WADDR_2
T_19_24_upADDR_2
T_19_24_wire_bram/ram/WADDR_2
T_19_22_upADDR_2
T_19_22_wire_bram/ram/WADDR_2
T_19_20_upADDR_2
T_19_20_wire_bram/ram/WADDR_2

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_27_sp4_v_t_40
T_19_30_lc_trk_g3_0
T_19_30_input0_5
T_19_30_wire_bram/ram/WADDR_2
T_19_28_upADDR_2
T_19_28_wire_bram/ram/WADDR_2
T_19_26_upADDR_2
T_19_26_wire_bram/ram/WADDR_2
T_19_24_upADDR_2
T_19_24_wire_bram/ram/WADDR_2
T_19_22_upADDR_2
T_19_22_wire_bram/ram/WADDR_2

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_27_sp4_v_t_40
T_19_30_lc_trk_g3_0
T_19_30_input0_5
T_19_30_wire_bram/ram/WADDR_2
T_19_28_upADDR_2
T_19_28_wire_bram/ram/WADDR_2
T_19_26_upADDR_2
T_19_26_wire_bram/ram/WADDR_2
T_19_24_upADDR_2
T_19_24_wire_bram/ram/WADDR_2

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_27_sp4_v_t_40
T_19_30_lc_trk_g3_0
T_19_30_input0_5
T_19_30_wire_bram/ram/WADDR_2
T_19_28_upADDR_2
T_19_28_wire_bram/ram/WADDR_2
T_19_26_upADDR_2
T_19_26_wire_bram/ram/WADDR_2

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_27_sp4_v_t_40
T_19_30_lc_trk_g3_0
T_19_30_input0_5
T_19_30_wire_bram/ram/WADDR_2
T_19_28_upADDR_2
T_19_28_wire_bram/ram/WADDR_2

T_17_15_wire_logic_cluster/lc_4/out
T_18_15_sp12_h_l_0
T_17_15_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_27_sp4_v_t_40
T_19_30_lc_trk_g3_0
T_19_30_input0_5
T_19_30_wire_bram/ram/WADDR_2

End 

Net : inst_midgetv_core.sa25
T_19_14_wire_bram/ram/RDATA_4
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_3/in_1

T_19_14_wire_bram/ram/RDATA_4
T_18_14_lc_trk_g3_3
T_18_14_wire_logic_cluster/lc_0/in_0

End 

Net : WE_O
T_14_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_7
T_17_17_sp4_v_t_42
T_18_17_sp4_h_l_7
T_17_17_lc_trk_g1_7
T_17_17_wire_logic_cluster/lc_2/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_7
T_17_17_sp4_v_t_42
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_4/in_0

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_sp4_h_l_7
T_17_17_sp4_v_t_42
T_17_20_lc_trk_g0_2
T_17_20_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrh.we
T_18_18_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_47
T_19_19_sp4_v_t_47
T_19_23_sp4_v_t_47
T_19_27_sp4_v_t_43
T_19_28_lc_trk_g3_3
T_19_28_wire_bram/ram/WCLKE

T_18_18_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_47
T_19_19_sp4_v_t_47
T_19_23_sp4_v_t_47
T_19_27_sp4_v_t_43
T_19_30_lc_trk_g1_3
T_19_30_wire_bram/ram/WCLKE

End 

Net : inst_midgetv_core.iwe
T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_2/out
T_18_16_sp4_v_t_37
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g0_2
T_17_16_wire_logic_cluster/lc_2/in_0

End 

Net : inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrh.we
T_18_18_wire_logic_cluster/lc_4/out
T_19_16_sp4_v_t_36
T_16_20_sp4_h_l_6
T_20_20_sp4_h_l_2
T_19_20_sp4_v_t_39
T_19_22_lc_trk_g2_2
T_19_22_wire_bram/ram/WCLKE

T_18_18_wire_logic_cluster/lc_4/out
T_19_16_sp4_v_t_36
T_16_20_sp4_h_l_6
T_20_20_sp4_h_l_2
T_19_20_lc_trk_g0_2
T_19_20_wire_bram/ram/WCLKE

End 

Net : inst_midgetv_core.inst_ebr.ebrh.genblk1_ebrb.we
T_18_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_46
T_19_24_sp4_v_t_39
T_19_26_lc_trk_g2_2
T_19_26_wire_bram/ram/WCLKE

T_18_18_wire_logic_cluster/lc_1/out
T_19_16_sp4_v_t_46
T_19_20_sp4_v_t_46
T_19_24_lc_trk_g1_3
T_19_24_wire_bram/ram/WCLKE

End 

Net : inst_midgetv_core.Wai_3
T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_18_26_sp12_h_l_1
T_20_26_sp4_h_l_2
T_19_26_sp4_v_t_45
T_19_30_lc_trk_g0_0
T_19_30_input0_6
T_19_30_wire_bram/ram/WADDR_1
T_19_28_upADDR_1
T_19_28_wire_bram/ram/WADDR_1
T_19_26_upADDR_1
T_19_26_wire_bram/ram/WADDR_1
T_19_24_upADDR_1
T_19_24_wire_bram/ram/WADDR_1
T_19_22_upADDR_1
T_19_22_wire_bram/ram/WADDR_1
T_19_20_upADDR_1
T_19_20_wire_bram/ram/WADDR_1
T_19_18_upADDR_1
T_19_18_wire_bram/ram/WADDR_1
T_19_16_upADDR_1
T_19_16_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_18_26_sp12_h_l_1
T_20_26_sp4_h_l_2
T_19_26_sp4_v_t_45
T_19_30_lc_trk_g0_0
T_19_30_input0_6
T_19_30_wire_bram/ram/WADDR_1
T_19_28_upADDR_1
T_19_28_wire_bram/ram/WADDR_1
T_19_26_upADDR_1
T_19_26_wire_bram/ram/WADDR_1
T_19_24_upADDR_1
T_19_24_wire_bram/ram/WADDR_1
T_19_22_upADDR_1
T_19_22_wire_bram/ram/WADDR_1
T_19_20_upADDR_1
T_19_20_wire_bram/ram/WADDR_1
T_19_18_upADDR_1
T_19_18_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_18_26_sp12_h_l_1
T_20_26_sp4_h_l_2
T_19_26_sp4_v_t_45
T_19_30_lc_trk_g0_0
T_19_30_input0_6
T_19_30_wire_bram/ram/WADDR_1
T_19_28_upADDR_1
T_19_28_wire_bram/ram/WADDR_1
T_19_26_upADDR_1
T_19_26_wire_bram/ram/WADDR_1
T_19_24_upADDR_1
T_19_24_wire_bram/ram/WADDR_1
T_19_22_upADDR_1
T_19_22_wire_bram/ram/WADDR_1
T_19_20_upADDR_1
T_19_20_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_18_26_sp12_h_l_1
T_20_26_sp4_h_l_2
T_19_26_sp4_v_t_45
T_19_30_lc_trk_g0_0
T_19_30_input0_6
T_19_30_wire_bram/ram/WADDR_1
T_19_28_upADDR_1
T_19_28_wire_bram/ram/WADDR_1
T_19_26_upADDR_1
T_19_26_wire_bram/ram/WADDR_1
T_19_24_upADDR_1
T_19_24_wire_bram/ram/WADDR_1
T_19_22_upADDR_1
T_19_22_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_18_26_sp12_h_l_1
T_20_26_sp4_h_l_2
T_19_26_sp4_v_t_45
T_19_30_lc_trk_g0_0
T_19_30_input0_6
T_19_30_wire_bram/ram/WADDR_1
T_19_28_upADDR_1
T_19_28_wire_bram/ram/WADDR_1
T_19_26_upADDR_1
T_19_26_wire_bram/ram/WADDR_1
T_19_24_upADDR_1
T_19_24_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_18_26_sp12_h_l_1
T_20_26_sp4_h_l_2
T_19_26_sp4_v_t_45
T_19_30_lc_trk_g0_0
T_19_30_input0_6
T_19_30_wire_bram/ram/WADDR_1
T_19_28_upADDR_1
T_19_28_wire_bram/ram/WADDR_1
T_19_26_upADDR_1
T_19_26_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_18_26_sp12_h_l_1
T_20_26_sp4_h_l_2
T_19_26_sp4_v_t_45
T_19_30_lc_trk_g0_0
T_19_30_input0_6
T_19_30_wire_bram/ram/WADDR_1
T_19_28_upADDR_1
T_19_28_wire_bram/ram/WADDR_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_14_sp12_v_t_22
T_18_26_sp12_h_l_1
T_20_26_sp4_h_l_2
T_19_26_sp4_v_t_45
T_19_30_lc_trk_g0_0
T_19_30_input0_6
T_19_30_wire_bram/ram/WADDR_1

End 

Net : inst_midgetv_core.rlastshift
T_13_17_wire_logic_cluster/lc_1/out
T_9_17_sp12_h_l_1
T_17_17_lc_trk_g1_2
T_17_17_wire_logic_cluster/lc_2/in_1

T_13_17_wire_logic_cluster/lc_1/out
T_14_13_sp4_v_t_38
T_15_13_sp4_h_l_3
T_17_13_lc_trk_g3_6
T_17_13_input_2_3
T_17_13_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.sa41
T_19_13_wire_bram/ram/RDATA_9
T_18_13_sp4_h_l_4
T_17_13_sp4_v_t_47
T_17_17_lc_trk_g0_2
T_17_17_input_2_2
T_17_17_wire_logic_cluster/lc_2/in_2

T_19_13_wire_bram/ram/RDATA_9
T_18_13_sp4_h_l_4
T_17_13_sp4_v_t_47
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : inst_midgetv_core.sa33
T_17_13_wire_logic_cluster/lc_4/out
T_17_13_lc_trk_g1_4
T_17_13_wire_logic_cluster/lc_7/in_0

End 

Net : inst_midgetv_core.INSTR_20
T_15_19_wire_logic_cluster/lc_6/out
T_13_19_sp4_h_l_9
T_16_19_sp4_v_t_39
T_16_23_sp4_v_t_47
T_17_27_sp4_h_l_10
T_18_27_lc_trk_g3_2
T_18_27_input_2_7
T_18_27_wire_logic_cluster/lc_7/in_2

T_15_19_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_37
T_17_16_sp4_h_l_0
T_17_16_lc_trk_g1_5
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

T_15_19_wire_logic_cluster/lc_6/out
T_16_16_sp4_v_t_37
T_13_16_sp4_h_l_0
T_13_16_lc_trk_g1_5
T_13_16_input_2_2
T_13_16_wire_logic_cluster/lc_2/in_2

T_15_19_wire_logic_cluster/lc_6/out
T_15_13_sp12_v_t_23
T_15_15_sp4_v_t_43
T_14_17_lc_trk_g0_6
T_14_17_wire_logic_cluster/lc_4/in_0

End 

Net : inst_midgetv_core.Wai_6
T_18_19_wire_logic_cluster/lc_7/out
T_8_19_sp12_h_l_1
T_19_19_sp12_v_t_22
T_19_30_lc_trk_g3_2
T_19_30_input0_3
T_19_30_wire_bram/ram/WADDR_4
T_19_28_upADDR_4
T_19_28_wire_bram/ram/WADDR_4
T_19_26_upADDR_4
T_19_26_wire_bram/ram/WADDR_4
T_19_24_upADDR_4
T_19_24_wire_bram/ram/WADDR_4
T_19_22_upADDR_4
T_19_22_wire_bram/ram/WADDR_4
T_19_20_upADDR_4
T_19_20_wire_bram/ram/WADDR_4
T_19_18_upADDR_4
T_19_18_wire_bram/ram/WADDR_4
T_19_16_upADDR_4
T_19_16_wire_bram/ram/WADDR_4

T_18_19_wire_logic_cluster/lc_7/out
T_8_19_sp12_h_l_1
T_19_19_sp12_v_t_22
T_19_30_lc_trk_g3_2
T_19_30_input0_3
T_19_30_wire_bram/ram/WADDR_4
T_19_28_upADDR_4
T_19_28_wire_bram/ram/WADDR_4
T_19_26_upADDR_4
T_19_26_wire_bram/ram/WADDR_4
T_19_24_upADDR_4
T_19_24_wire_bram/ram/WADDR_4
T_19_22_upADDR_4
T_19_22_wire_bram/ram/WADDR_4
T_19_20_upADDR_4
T_19_20_wire_bram/ram/WADDR_4
T_19_18_upADDR_4
T_19_18_wire_bram/ram/WADDR_4

T_18_19_wire_logic_cluster/lc_7/out
T_8_19_sp12_h_l_1
T_19_19_sp12_v_t_22
T_19_30_lc_trk_g3_2
T_19_30_input0_3
T_19_30_wire_bram/ram/WADDR_4
T_19_28_upADDR_4
T_19_28_wire_bram/ram/WADDR_4
T_19_26_upADDR_4
T_19_26_wire_bram/ram/WADDR_4
T_19_24_upADDR_4
T_19_24_wire_bram/ram/WADDR_4
T_19_22_upADDR_4
T_19_22_wire_bram/ram/WADDR_4
T_19_20_upADDR_4
T_19_20_wire_bram/ram/WADDR_4

T_18_19_wire_logic_cluster/lc_7/out
T_8_19_sp12_h_l_1
T_19_19_sp12_v_t_22
T_19_30_lc_trk_g3_2
T_19_30_input0_3
T_19_30_wire_bram/ram/WADDR_4
T_19_28_upADDR_4
T_19_28_wire_bram/ram/WADDR_4
T_19_26_upADDR_4
T_19_26_wire_bram/ram/WADDR_4
T_19_24_upADDR_4
T_19_24_wire_bram/ram/WADDR_4
T_19_22_upADDR_4
T_19_22_wire_bram/ram/WADDR_4

T_18_19_wire_logic_cluster/lc_7/out
T_8_19_sp12_h_l_1
T_19_19_sp12_v_t_22
T_19_30_lc_trk_g3_2
T_19_30_input0_3
T_19_30_wire_bram/ram/WADDR_4
T_19_28_upADDR_4
T_19_28_wire_bram/ram/WADDR_4
T_19_26_upADDR_4
T_19_26_wire_bram/ram/WADDR_4
T_19_24_upADDR_4
T_19_24_wire_bram/ram/WADDR_4

T_18_19_wire_logic_cluster/lc_7/out
T_8_19_sp12_h_l_1
T_19_19_sp12_v_t_22
T_19_30_lc_trk_g3_2
T_19_30_input0_3
T_19_30_wire_bram/ram/WADDR_4
T_19_28_upADDR_4
T_19_28_wire_bram/ram/WADDR_4
T_19_26_upADDR_4
T_19_26_wire_bram/ram/WADDR_4

T_18_19_wire_logic_cluster/lc_7/out
T_8_19_sp12_h_l_1
T_19_19_sp12_v_t_22
T_19_30_lc_trk_g3_2
T_19_30_input0_3
T_19_30_wire_bram/ram/WADDR_4
T_19_28_upADDR_4
T_19_28_wire_bram/ram/WADDR_4

T_18_19_wire_logic_cluster/lc_7/out
T_8_19_sp12_h_l_1
T_19_19_sp12_v_t_22
T_19_30_lc_trk_g3_2
T_19_30_input0_3
T_19_30_wire_bram/ram/WADDR_4

End 

Net : inst_midgetv_core.INSTR_22
T_14_20_wire_logic_cluster/lc_2/out
T_15_20_sp4_h_l_4
T_18_20_sp4_v_t_41
T_18_24_sp4_v_t_41
T_18_28_sp4_v_t_42
T_18_29_lc_trk_g2_2
T_18_29_input_2_4
T_18_29_wire_logic_cluster/lc_4/in_2

T_14_20_wire_logic_cluster/lc_2/out
T_14_18_sp12_v_t_23
T_14_6_sp12_v_t_23
T_14_17_lc_trk_g3_3
T_14_17_wire_logic_cluster/lc_6/in_0

T_14_20_wire_logic_cluster/lc_2/out
T_14_18_sp12_v_t_23
T_14_6_sp12_v_t_23
T_14_15_lc_trk_g2_7
T_14_15_wire_logic_cluster/lc_2/in_3

End 

Net : inst_midgetv_core.Wai_9
T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_19_30_lc_trk_g1_5
T_19_30_input0_0
T_19_30_wire_bram/ram/WADDR_7
T_19_28_upADDR_7
T_19_28_wire_bram/ram/WADDR_7
T_19_26_upADDR_7
T_19_26_wire_bram/ram/WADDR_7
T_19_24_upADDR_7
T_19_24_wire_bram/ram/WADDR_7
T_19_22_upADDR_7
T_19_22_wire_bram/ram/WADDR_7
T_19_20_upADDR_7
T_19_20_wire_bram/ram/WADDR_7
T_19_18_upADDR_7
T_19_18_wire_bram/ram/WADDR_7
T_19_16_upADDR_7
T_19_16_wire_bram/ram/WADDR_7

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_19_30_lc_trk_g1_5
T_19_30_input0_0
T_19_30_wire_bram/ram/WADDR_7
T_19_28_upADDR_7
T_19_28_wire_bram/ram/WADDR_7
T_19_26_upADDR_7
T_19_26_wire_bram/ram/WADDR_7
T_19_24_upADDR_7
T_19_24_wire_bram/ram/WADDR_7
T_19_22_upADDR_7
T_19_22_wire_bram/ram/WADDR_7
T_19_20_upADDR_7
T_19_20_wire_bram/ram/WADDR_7
T_19_18_upADDR_7
T_19_18_wire_bram/ram/WADDR_7

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_19_30_lc_trk_g1_5
T_19_30_input0_0
T_19_30_wire_bram/ram/WADDR_7
T_19_28_upADDR_7
T_19_28_wire_bram/ram/WADDR_7
T_19_26_upADDR_7
T_19_26_wire_bram/ram/WADDR_7
T_19_24_upADDR_7
T_19_24_wire_bram/ram/WADDR_7
T_19_22_upADDR_7
T_19_22_wire_bram/ram/WADDR_7
T_19_20_upADDR_7
T_19_20_wire_bram/ram/WADDR_7

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_19_30_lc_trk_g1_5
T_19_30_input0_0
T_19_30_wire_bram/ram/WADDR_7
T_19_28_upADDR_7
T_19_28_wire_bram/ram/WADDR_7
T_19_26_upADDR_7
T_19_26_wire_bram/ram/WADDR_7
T_19_24_upADDR_7
T_19_24_wire_bram/ram/WADDR_7
T_19_22_upADDR_7
T_19_22_wire_bram/ram/WADDR_7

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_19_30_lc_trk_g1_5
T_19_30_input0_0
T_19_30_wire_bram/ram/WADDR_7
T_19_28_upADDR_7
T_19_28_wire_bram/ram/WADDR_7
T_19_26_upADDR_7
T_19_26_wire_bram/ram/WADDR_7
T_19_24_upADDR_7
T_19_24_wire_bram/ram/WADDR_7

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_19_30_lc_trk_g1_5
T_19_30_input0_0
T_19_30_wire_bram/ram/WADDR_7
T_19_28_upADDR_7
T_19_28_wire_bram/ram/WADDR_7
T_19_26_upADDR_7
T_19_26_wire_bram/ram/WADDR_7

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_19_30_lc_trk_g1_5
T_19_30_input0_0
T_19_30_wire_bram/ram/WADDR_7
T_19_28_upADDR_7
T_19_28_wire_bram/ram/WADDR_7

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_19_30_lc_trk_g1_5
T_19_30_input0_0
T_19_30_wire_bram/ram/WADDR_7

End 

Net : i_LEDs.n2766
T_17_19_wire_logic_cluster/lc_6/out
T_17_13_sp12_v_t_23
T_17_15_sp4_v_t_43
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_6/cen

End 

Net : LED1_N_4
T_17_20_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_37
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_6/in_3

T_17_20_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_41
T_18_23_sp4_v_t_42
T_18_27_sp4_v_t_42
T_18_31_span4_horz_r_1
T_19_31_lc_trk_g0_5
T_19_31_wire_io_cluster/io_1/cen

T_17_20_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_41
T_18_23_sp4_v_t_42
T_18_27_sp4_v_t_47
T_18_31_lc_trk_g0_2
T_18_31_wire_io_cluster/io_1/cen

T_17_20_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_41
T_18_23_sp4_v_t_42
T_18_27_sp4_v_t_47
T_18_31_lc_trk_g0_2
T_18_31_wire_io_cluster/io_1/cen

T_17_20_wire_logic_cluster/lc_4/out
T_17_18_sp4_v_t_37
T_17_19_lc_trk_g2_5
T_17_19_wire_logic_cluster/lc_5/in_0

End 

Net : inst_midgetv_core.Wai_7
T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_24_sp4_v_t_41
T_16_28_sp4_h_l_4
T_19_28_sp4_v_t_44
T_19_30_lc_trk_g3_1
T_19_30_input0_2
T_19_30_wire_bram/ram/WADDR_5
T_19_28_upADDR_5
T_19_28_wire_bram/ram/WADDR_5
T_19_26_upADDR_5
T_19_26_wire_bram/ram/WADDR_5
T_19_24_upADDR_5
T_19_24_wire_bram/ram/WADDR_5
T_19_22_upADDR_5
T_19_22_wire_bram/ram/WADDR_5
T_19_20_upADDR_5
T_19_20_wire_bram/ram/WADDR_5
T_19_18_upADDR_5
T_19_18_wire_bram/ram/WADDR_5
T_19_16_upADDR_5
T_19_16_wire_bram/ram/WADDR_5

T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_24_sp4_v_t_41
T_16_28_sp4_h_l_4
T_19_28_sp4_v_t_44
T_19_30_lc_trk_g3_1
T_19_30_input0_2
T_19_30_wire_bram/ram/WADDR_5
T_19_28_upADDR_5
T_19_28_wire_bram/ram/WADDR_5
T_19_26_upADDR_5
T_19_26_wire_bram/ram/WADDR_5
T_19_24_upADDR_5
T_19_24_wire_bram/ram/WADDR_5
T_19_22_upADDR_5
T_19_22_wire_bram/ram/WADDR_5
T_19_20_upADDR_5
T_19_20_wire_bram/ram/WADDR_5
T_19_18_upADDR_5
T_19_18_wire_bram/ram/WADDR_5

T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_24_sp4_v_t_41
T_16_28_sp4_h_l_4
T_19_28_sp4_v_t_44
T_19_30_lc_trk_g3_1
T_19_30_input0_2
T_19_30_wire_bram/ram/WADDR_5
T_19_28_upADDR_5
T_19_28_wire_bram/ram/WADDR_5
T_19_26_upADDR_5
T_19_26_wire_bram/ram/WADDR_5
T_19_24_upADDR_5
T_19_24_wire_bram/ram/WADDR_5
T_19_22_upADDR_5
T_19_22_wire_bram/ram/WADDR_5
T_19_20_upADDR_5
T_19_20_wire_bram/ram/WADDR_5

T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_24_sp4_v_t_41
T_16_28_sp4_h_l_4
T_19_28_sp4_v_t_44
T_19_30_lc_trk_g3_1
T_19_30_input0_2
T_19_30_wire_bram/ram/WADDR_5
T_19_28_upADDR_5
T_19_28_wire_bram/ram/WADDR_5
T_19_26_upADDR_5
T_19_26_wire_bram/ram/WADDR_5
T_19_24_upADDR_5
T_19_24_wire_bram/ram/WADDR_5
T_19_22_upADDR_5
T_19_22_wire_bram/ram/WADDR_5

T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_24_sp4_v_t_41
T_16_28_sp4_h_l_4
T_19_28_sp4_v_t_44
T_19_30_lc_trk_g3_1
T_19_30_input0_2
T_19_30_wire_bram/ram/WADDR_5
T_19_28_upADDR_5
T_19_28_wire_bram/ram/WADDR_5
T_19_26_upADDR_5
T_19_26_wire_bram/ram/WADDR_5
T_19_24_upADDR_5
T_19_24_wire_bram/ram/WADDR_5

T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_24_sp4_v_t_41
T_16_28_sp4_h_l_4
T_19_28_sp4_v_t_44
T_19_30_lc_trk_g3_1
T_19_30_input0_2
T_19_30_wire_bram/ram/WADDR_5
T_19_28_upADDR_5
T_19_28_wire_bram/ram/WADDR_5
T_19_26_upADDR_5
T_19_26_wire_bram/ram/WADDR_5

T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_24_sp4_v_t_41
T_16_28_sp4_h_l_4
T_19_28_sp4_v_t_44
T_19_30_lc_trk_g3_1
T_19_30_input0_2
T_19_30_wire_bram/ram/WADDR_5
T_19_28_upADDR_5
T_19_28_wire_bram/ram/WADDR_5

T_14_21_wire_logic_cluster/lc_6/out
T_15_20_sp4_v_t_45
T_15_24_sp4_v_t_41
T_16_28_sp4_h_l_4
T_19_28_sp4_v_t_44
T_19_30_lc_trk_g3_1
T_19_30_input0_2
T_19_30_wire_bram/ram/WADDR_5

End 

Net : inst_midgetv_core.INSTR_21
T_14_20_wire_logic_cluster/lc_0/out
T_15_20_sp4_h_l_0
T_18_20_sp4_v_t_40
T_18_24_sp4_v_t_45
T_18_27_lc_trk_g1_5
T_18_27_input_2_0
T_18_27_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_0/out
T_14_18_sp4_v_t_45
T_14_14_sp4_v_t_41
T_14_17_lc_trk_g1_1
T_14_17_wire_logic_cluster/lc_5/in_3

T_14_20_wire_logic_cluster/lc_0/out
T_14_8_sp12_v_t_23
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_1/in_3

End 

Net : inst_midgetv_core.rinx_3
T_19_12_wire_bram/ram/RDATA_3
T_18_12_sp4_h_l_0
T_17_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_5/in_1

End 

Net : inst_midgetv_core.INSTR_24
T_14_20_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_44
T_15_23_sp4_h_l_9
T_18_23_sp4_v_t_44
T_18_27_lc_trk_g0_1
T_18_27_input_2_5
T_18_27_wire_logic_cluster/lc_5/in_2

T_14_20_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_44
T_15_23_sp4_h_l_9
T_18_19_sp4_v_t_38
T_18_15_sp4_v_t_38
T_15_15_sp4_h_l_9
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_6/out
T_14_18_sp4_v_t_41
T_15_18_sp4_h_l_4
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_0/in_0

End 

Net : inst_midgetv_core.Wai_2
T_17_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_36
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_sp4_v_t_41
T_18_30_sp4_h_l_4
T_19_30_lc_trk_g3_4
T_19_30_input0_7
T_19_30_wire_bram/ram/WADDR_0
T_19_28_upADDR_0
T_19_28_wire_bram/ram/WADDR_0
T_19_26_upADDR_0
T_19_26_wire_bram/ram/WADDR_0
T_19_24_upADDR_0
T_19_24_wire_bram/ram/WADDR_0
T_19_22_upADDR_0
T_19_22_wire_bram/ram/WADDR_0
T_19_20_upADDR_0
T_19_20_wire_bram/ram/WADDR_0
T_19_18_upADDR_0
T_19_18_wire_bram/ram/WADDR_0
T_19_16_upADDR_0
T_19_16_wire_bram/ram/WADDR_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_36
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_sp4_v_t_41
T_18_30_sp4_h_l_4
T_19_30_lc_trk_g3_4
T_19_30_input0_7
T_19_30_wire_bram/ram/WADDR_0
T_19_28_upADDR_0
T_19_28_wire_bram/ram/WADDR_0
T_19_26_upADDR_0
T_19_26_wire_bram/ram/WADDR_0
T_19_24_upADDR_0
T_19_24_wire_bram/ram/WADDR_0
T_19_22_upADDR_0
T_19_22_wire_bram/ram/WADDR_0
T_19_20_upADDR_0
T_19_20_wire_bram/ram/WADDR_0
T_19_18_upADDR_0
T_19_18_wire_bram/ram/WADDR_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_36
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_sp4_v_t_41
T_18_30_sp4_h_l_4
T_19_30_lc_trk_g3_4
T_19_30_input0_7
T_19_30_wire_bram/ram/WADDR_0
T_19_28_upADDR_0
T_19_28_wire_bram/ram/WADDR_0
T_19_26_upADDR_0
T_19_26_wire_bram/ram/WADDR_0
T_19_24_upADDR_0
T_19_24_wire_bram/ram/WADDR_0
T_19_22_upADDR_0
T_19_22_wire_bram/ram/WADDR_0
T_19_20_upADDR_0
T_19_20_wire_bram/ram/WADDR_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_36
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_sp4_v_t_41
T_18_30_sp4_h_l_4
T_19_30_lc_trk_g3_4
T_19_30_input0_7
T_19_30_wire_bram/ram/WADDR_0
T_19_28_upADDR_0
T_19_28_wire_bram/ram/WADDR_0
T_19_26_upADDR_0
T_19_26_wire_bram/ram/WADDR_0
T_19_24_upADDR_0
T_19_24_wire_bram/ram/WADDR_0
T_19_22_upADDR_0
T_19_22_wire_bram/ram/WADDR_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_36
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_sp4_v_t_41
T_18_30_sp4_h_l_4
T_19_30_lc_trk_g3_4
T_19_30_input0_7
T_19_30_wire_bram/ram/WADDR_0
T_19_28_upADDR_0
T_19_28_wire_bram/ram/WADDR_0
T_19_26_upADDR_0
T_19_26_wire_bram/ram/WADDR_0
T_19_24_upADDR_0
T_19_24_wire_bram/ram/WADDR_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_36
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_sp4_v_t_41
T_18_30_sp4_h_l_4
T_19_30_lc_trk_g3_4
T_19_30_input0_7
T_19_30_wire_bram/ram/WADDR_0
T_19_28_upADDR_0
T_19_28_wire_bram/ram/WADDR_0
T_19_26_upADDR_0
T_19_26_wire_bram/ram/WADDR_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_36
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_sp4_v_t_41
T_18_30_sp4_h_l_4
T_19_30_lc_trk_g3_4
T_19_30_input0_7
T_19_30_wire_bram/ram/WADDR_0
T_19_28_upADDR_0
T_19_28_wire_bram/ram/WADDR_0

T_17_15_wire_logic_cluster/lc_2/out
T_17_14_sp4_v_t_36
T_17_18_sp4_v_t_41
T_17_22_sp4_v_t_41
T_17_26_sp4_v_t_41
T_18_30_sp4_h_l_4
T_19_30_lc_trk_g3_4
T_19_30_input0_7
T_19_30_wire_bram/ram/WADDR_0

End 

Net : inst_midgetv_core.inst_ebr.ebrb.genblk1_ebrb.we
T_17_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_9
T_20_16_sp4_v_t_44
T_19_18_lc_trk_g0_2
T_19_18_wire_bram/ram/WCLKE

T_17_16_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_41
T_18_16_sp4_h_l_10
T_19_16_lc_trk_g2_2
T_19_16_wire_bram/ram/WCLKE

End 

Net : inst_midgetv_core.INSTR_23
T_14_20_wire_logic_cluster/lc_4/out
T_7_20_sp12_h_l_0
T_18_20_sp12_v_t_23
T_18_27_lc_trk_g2_3
T_18_27_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_4/out
T_14_12_sp12_v_t_23
T_14_15_lc_trk_g2_3
T_14_15_wire_logic_cluster/lc_3/in_0

T_14_20_wire_logic_cluster/lc_4/out
T_14_12_sp12_v_t_23
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_7/in_3

End 

Net : inst_midgetv_core.inst_ucodepc.n5613
T_16_15_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_36
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_7/in_1

End 

Net : inst_midgetv_core.rinx_2
T_19_12_wire_bram/ram/RDATA_2
T_17_12_sp4_h_l_7
T_16_12_sp4_v_t_36
T_15_13_lc_trk_g2_4
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.rinx_1
T_19_12_wire_bram/ram/RDATA_1
T_19_9_sp4_v_t_36
T_16_13_sp4_h_l_1
T_16_13_lc_trk_g0_4
T_16_13_input_2_0
T_16_13_wire_logic_cluster/lc_0/in_2

End 

Net : inst_midgetv_core.sa14
T_19_11_wire_bram/ram/RDATA_11
T_19_10_sp4_v_t_40
T_16_14_sp4_h_l_10
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_2/in_3

T_19_11_wire_bram/ram/RDATA_11
T_19_10_sp4_v_t_40
T_16_14_sp4_h_l_10
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_6/in_1

End 

Net : inst_midgetv_core.inst_progressctrl.ctrlreg_we_N_84
T_15_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_37
T_13_17_sp4_h_l_0
T_16_17_sp4_v_t_40
T_13_21_sp4_h_l_5
T_14_21_lc_trk_g3_5
T_14_21_wire_logic_cluster/lc_5/s_r

End 

Net : inst_midgetv_core.inst_progressctrl.n2764
T_15_14_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_42
T_15_15_sp4_v_t_42
T_15_19_sp4_v_t_38
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_0/cen

End 

Net : i_BBUART.usartTX_N_2
T_17_20_wire_logic_cluster/lc_2/out
T_17_10_sp12_v_t_23
T_17_0_span12_vert_19
T_17_2_sp4_v_t_41
T_17_0_span4_vert_13
T_13_0_span4_horz_r_2
T_15_0_lc_trk_g0_2
T_15_0_wire_io_cluster/io_1/cen

End 

Net : inst_midgetv_core.buserror
T_13_14_wire_logic_cluster/lc_6/out
T_13_14_sp4_h_l_1
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_2/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_45
T_15_13_sp4_h_l_8
T_17_13_lc_trk_g3_5
T_17_13_wire_logic_cluster/lc_3/in_1

T_13_14_wire_logic_cluster/lc_6/out
T_13_14_sp4_h_l_1
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_45
T_15_17_sp4_h_l_2
T_18_17_sp4_v_t_42
T_15_21_sp4_h_l_0
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_5/s_r

T_13_14_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_45
T_15_17_sp4_h_l_2
T_18_17_sp4_v_t_42
T_15_21_sp4_h_l_0
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_5/s_r

End 

Net : inst_midgetv_core.is_valid_instrhigh
T_17_13_wire_logic_cluster/lc_2/out
T_12_13_sp12_h_l_0
T_11_13_sp12_v_t_23
T_11_19_sp4_v_t_39
T_12_19_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_2/out
T_12_13_sp12_h_l_0
T_11_13_sp12_v_t_23
T_11_19_sp4_v_t_39
T_12_19_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_2/out
T_12_13_sp12_h_l_0
T_11_13_sp12_v_t_23
T_11_19_sp4_v_t_39
T_12_19_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_2/out
T_12_13_sp12_h_l_0
T_11_13_sp12_v_t_23
T_11_19_sp4_v_t_39
T_12_19_sp4_h_l_7
T_15_19_sp4_v_t_42
T_15_20_lc_trk_g2_2
T_15_20_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_45
T_15_14_sp4_h_l_1
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_11
T_14_18_sp4_v_t_46
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

T_17_13_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_45
T_15_14_sp4_h_l_1
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_11
T_14_18_sp4_v_t_46
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

T_17_13_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_45
T_15_14_sp4_h_l_1
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_11
T_14_18_sp4_v_t_46
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

T_17_13_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_45
T_15_14_sp4_h_l_1
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_11
T_14_18_sp4_v_t_46
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/cen

T_17_13_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_45
T_15_14_sp4_h_l_1
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_6
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_45
T_15_14_sp4_h_l_1
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_6
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_45
T_15_14_sp4_h_l_1
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_6
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_2/out
T_18_10_sp4_v_t_45
T_15_14_sp4_h_l_1
T_18_14_sp4_v_t_43
T_15_18_sp4_h_l_6
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_1/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_38
T_16_17_sp4_v_t_46
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_4/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_44
T_16_17_sp4_v_t_44
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_44
T_16_17_sp4_v_t_44
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_44
T_16_17_sp4_v_t_44
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_44
T_16_17_sp4_v_t_44
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_47
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_47
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_47
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_13_13_sp4_h_l_5
T_16_13_sp4_v_t_47
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_0/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_36
T_18_16_sp4_h_l_7
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_36
T_18_16_sp4_h_l_7
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_36
T_18_16_sp4_h_l_7
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_12_sp4_v_t_36
T_18_16_sp4_h_l_7
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

T_17_13_wire_logic_cluster/lc_2/out
T_17_13_sp4_h_l_9
T_16_13_sp4_v_t_44
T_15_15_lc_trk_g0_2
T_15_15_wire_logic_cluster/lc_4/cen

End 

Net : inst_midgetv_core.sa00
T_17_14_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_38
T_15_16_sp4_h_l_3
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_4/in_0

End 

Net : inst_midgetv_core.bmask_1
T_18_15_wire_logic_cluster/lc_3/out
T_18_14_sp4_v_t_38
T_18_18_lc_trk_g0_3
T_18_18_wire_logic_cluster/lc_4/in_1

End 

Net : inst_midgetv_core.inst_shiftcounter.genblk1_shcy_3
T_18_17_wire_logic_cluster/lc_3/cout
T_18_17_wire_logic_cluster/lc_4/in_3

Net : inst_midgetv_core.rinx_7
T_19_12_wire_bram/ram/RDATA_7
T_19_9_sp4_v_t_40
T_16_13_sp4_h_l_5
T_16_13_lc_trk_g1_0
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.inst_shiftcounter.genblk1_shcy_2
T_18_17_wire_logic_cluster/lc_2/cout
T_18_17_wire_logic_cluster/lc_3/in_3

Net : inst_midgetv_core.bmask_2
T_18_16_wire_logic_cluster/lc_2/out
T_18_15_sp4_v_t_36
T_18_18_lc_trk_g0_4
T_18_18_wire_logic_cluster/lc_1/in_3

End 

Net : inst_midgetv_core.bmask_3
T_17_17_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g3_6
T_18_18_input_2_3
T_18_18_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.inst_immexp_zfind_q.genblk1_nsa14_or_nCORERUNNING
T_15_14_wire_logic_cluster/lc_6/out
T_15_13_sp4_v_t_44
T_15_17_sp4_v_t_40
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_41
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_15_15_sp4_v_t_36
T_14_16_lc_trk_g2_4
T_14_16_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_5/s_r

End 

Net : inst_midgetv_core.sa42
T_19_13_wire_bram/ram/RDATA_10
T_17_13_sp4_h_l_7
T_16_13_sp4_v_t_42
T_16_17_sp4_v_t_47
T_16_21_lc_trk_g0_2
T_16_21_wire_logic_cluster/lc_4/in_0

T_19_13_wire_bram/ram/RDATA_10
T_17_13_sp4_h_l_7
T_16_13_sp4_v_t_42
T_16_17_sp4_v_t_47
T_17_21_sp4_h_l_4
T_17_21_lc_trk_g0_1
T_17_21_input_2_3
T_17_21_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.sa43
T_19_13_wire_bram/ram/RDATA_11
T_17_13_sp4_h_l_5
T_16_13_sp4_v_t_40
T_15_14_lc_trk_g3_0
T_15_14_wire_logic_cluster/lc_1/in_0

End 

Net : n2345
T_17_20_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g0_0
T_17_21_input_2_2
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : inst_midgetv_core.rinx_5
T_19_12_wire_bram/ram/RDATA_5
T_19_9_sp4_v_t_44
T_16_13_sp4_h_l_2
T_16_13_lc_trk_g0_7
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_shiftcounter.genblk1_shcy_1
T_18_17_wire_logic_cluster/lc_1/cout
T_18_17_wire_logic_cluster/lc_2/in_3

Net : inst_midgetv_core.inst_progressctrl.blka_usedefault
T_18_14_wire_logic_cluster/lc_0/out
T_18_14_sp4_h_l_5
T_17_14_sp4_v_t_40
T_17_17_lc_trk_g0_0
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_18_14_sp4_h_l_5
T_17_14_sp4_v_t_40
T_17_17_lc_trk_g0_0
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_45
T_18_16_lc_trk_g0_0
T_18_16_input_2_2
T_18_16_wire_logic_cluster/lc_2/in_2

T_18_14_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g1_0
T_18_15_input_2_3
T_18_15_wire_logic_cluster/lc_3/in_2

End 

Net : inst_midgetv_core.rinx_6
T_19_12_wire_bram/ram/RDATA_6
T_19_9_sp4_v_t_42
T_16_13_sp4_h_l_0
T_16_13_lc_trk_g0_5
T_16_13_input_2_7
T_16_13_wire_logic_cluster/lc_7/in_2

End 

Net : inst_midgetv_core.rinx_4
T_19_12_wire_bram/ram/RDATA_4
T_19_9_sp4_v_t_46
T_16_13_sp4_h_l_4
T_15_13_lc_trk_g1_4
T_15_13_input_2_1
T_15_13_wire_logic_cluster/lc_1/in_2

End 

Net : inst_midgetv_core.inst_shiftcounter.genblk1_shcy_0
T_18_17_wire_logic_cluster/lc_0/cout
T_18_17_wire_logic_cluster/lc_1/in_3

Net : inst_midgetv_core.inst_progressctrl.blka_en
T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_42
T_17_15_sp4_v_t_47
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_42
T_17_15_sp4_v_t_47
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_42
T_17_15_sp4_v_t_47
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_2/cen

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_42
T_18_15_sp4_h_l_7
T_18_15_lc_trk_g0_2
T_18_15_wire_logic_cluster/lc_2/cen

T_17_14_wire_logic_cluster/lc_1/out
T_18_12_sp4_v_t_46
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_5/cen

End 

Net : uart_ACK_O
T_16_17_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g2_3
T_16_17_wire_logic_cluster/lc_6/in_1

End 

Net : meta_usartRX
T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span12_vert_20
T_13_5_sp4_v_t_39
T_13_9_sp4_v_t_39
T_13_13_sp4_v_t_39
T_14_17_sp4_h_l_8
T_17_17_sp4_v_t_45
T_17_18_lc_trk_g3_5
T_17_18_wire_logic_cluster/lc_0/in_0

T_13_0_wire_io_cluster/io_1/D_IN_0
T_13_0_span12_vert_20
T_13_5_sp4_v_t_39
T_13_9_sp4_v_t_39
T_13_13_sp4_v_t_39
T_14_17_sp4_h_l_8
T_16_17_lc_trk_g3_5
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

End 

Net : inst_midgetv_core.bmask_0
T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_2/in_3

End 

Net : bluesource_is_uart
T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g0_5
T_17_19_wire_logic_cluster/lc_6/in_1

T_17_19_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_0/in_1

T_17_19_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g0_5
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_13_15_0_
T_13_15_wire_logic_cluster/carry_in_mux/cout
T_13_15_wire_logic_cluster/lc_0/in_3

End 

Net : inst_midgetv_core.inst_cyclecnt.genblk1_genblk1_ccntcy_6
T_13_14_wire_logic_cluster/lc_6/cout
T_13_14_wire_logic_cluster/lc_7/in_3

Net : inst_midgetv_core.inst_cyclecnt.genblk1_genblk1_ccntcy_5
T_13_14_wire_logic_cluster/lc_5/cout
T_13_14_wire_logic_cluster/lc_6/in_3

Net : inst_midgetv_core.inst_cyclecnt.genblk1_genblk1_ccntcy_4
T_13_14_wire_logic_cluster/lc_4/cout
T_13_14_wire_logic_cluster/lc_5/in_3

Net : inst_midgetv_core.inst_cyclecnt.genblk1_genblk1_ccntcy_3
T_13_14_wire_logic_cluster/lc_3/cout
T_13_14_wire_logic_cluster/lc_4/in_3

Net : inst_midgetv_core.inst_cyclecnt.genblk1_genblk1_ccntcy_2
T_13_14_wire_logic_cluster/lc_2/cout
T_13_14_wire_logic_cluster/lc_3/in_3

Net : inst_midgetv_core.inst_cyclecnt.genblk1_genblk1_ccntcy_1
T_13_14_wire_logic_cluster/lc_1/cout
T_13_14_wire_logic_cluster/lc_2/in_3

Net : inst_midgetv_core.inst_cyclecnt.genblk1_genblk1_ccntcy_0
T_13_14_wire_logic_cluster/lc_0/cout
T_13_14_wire_logic_cluster/lc_1/in_3

Net : SEL_O_3
T_17_17_wire_logic_cluster/lc_7/out
T_17_16_sp4_v_t_46
T_17_19_lc_trk_g0_6
T_17_19_wire_logic_cluster/lc_5/in_1

End 

Net : LED3_c
T_17_18_wire_logic_cluster/lc_0/out
T_16_18_sp4_h_l_8
T_19_18_sp4_v_t_45
T_19_22_sp4_v_t_46
T_19_26_sp4_v_t_46
T_19_30_sp4_v_t_39
T_19_31_lc_trk_g0_7
T_19_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ZERO_NET
T_18_12_wire_logic_cluster/lc_0/out
T_15_12_sp12_h_l_0
T_19_12_lc_trk_g1_3
T_19_12_wire_bram/ram/WCLKE

T_18_12_wire_logic_cluster/lc_0/out
T_15_12_sp12_h_l_0
T_16_12_sp4_h_l_3
T_19_12_sp4_v_t_38
T_19_14_lc_trk_g3_3
T_19_14_wire_bram/ram/WCLKE

End 

Net : CONSTANT_ONE_NET
T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_20_21_sp4_h_l_4
T_19_21_lc_trk_g0_4
T_19_21_wire_bram/ram/RE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_22_lc_trk_g3_5
T_19_22_wire_bram/ram/WE

T_16_21_wire_logic_cluster/lc_5/out
T_17_21_sp4_h_l_10
T_20_17_sp4_v_t_41
T_19_19_lc_trk_g0_4
T_19_19_wire_bram/ram/RE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_17_sp4_v_t_45
T_19_20_lc_trk_g1_5
T_19_20_wire_bram/ram/WE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_40
T_19_23_lc_trk_g3_5
T_19_23_wire_bram/ram/RE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_24_lc_trk_g1_5
T_19_24_wire_bram/ram/WE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_17_sp4_v_t_45
T_16_17_sp4_h_l_8
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_5/in_1

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_17_sp4_v_t_45
T_16_17_sp4_h_l_8
T_18_17_lc_trk_g2_5
T_18_17_input_2_5
T_18_17_wire_logic_cluster/lc_5/in_2

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_17_sp4_v_t_45
T_16_17_sp4_h_l_8
T_20_17_sp4_h_l_4
T_19_17_lc_trk_g0_4
T_19_17_wire_bram/ram/RE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_17_sp4_v_t_45
T_19_18_lc_trk_g3_5
T_19_18_wire_bram/ram/WE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_40
T_19_25_lc_trk_g1_5
T_19_25_wire_bram/ram/RE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_40
T_19_25_sp4_v_t_45
T_19_26_lc_trk_g3_5
T_19_26_wire_bram/ram/WE

T_16_21_wire_logic_cluster/lc_5/out
T_17_17_sp4_v_t_46
T_14_17_sp4_h_l_11
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_7/in_1

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_sp4_v_t_40
T_14_16_lc_trk_g0_5
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_17_sp4_v_t_45
T_19_13_sp4_v_t_41
T_19_15_lc_trk_g2_4
T_19_15_wire_bram/ram/RE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_37
T_19_17_sp4_v_t_45
T_16_17_sp4_h_l_8
T_19_13_sp4_v_t_45
T_19_16_lc_trk_g1_5
T_19_16_wire_bram/ram/WE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_40
T_19_25_sp4_v_t_40
T_19_27_lc_trk_g3_5
T_19_27_wire_bram/ram/RE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_40
T_19_25_sp4_v_t_45
T_19_28_lc_trk_g1_5
T_19_28_wire_bram/ram/WE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_6/in_1

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_0/in_3

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_1/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_2/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_13_14_lc_trk_g3_5
T_13_14_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_15_9_sp12_v_t_22
T_15_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_40
T_19_25_sp4_v_t_40
T_19_29_lc_trk_g1_5
T_19_29_wire_bram/ram/RE

T_16_21_wire_logic_cluster/lc_5/out
T_16_21_sp12_h_l_1
T_16_21_sp4_h_l_0
T_19_21_sp4_v_t_40
T_19_25_sp4_v_t_40
T_19_29_sp4_v_t_36
T_19_30_lc_trk_g2_4
T_19_30_wire_bram/ram/WE

End 

Net : CLK_c
T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_31_wire_io_cluster/io_0/outclk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_31_wire_io_cluster/io_0/outclk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_31_wire_io_cluster/io_0/outclk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_29_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_30_wire_bram/ram/WCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_27_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_28_wire_bram/ram/WCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_25_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_26_wire_bram/ram/WCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_23_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_24_wire_bram/ram/WCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_21_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_22_wire_bram/ram/WCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_19_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_20_wire_bram/ram/WCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_17_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_18_wire_bram/ram/WCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_15_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_16_wire_bram/ram/WCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_13_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_19_11_wire_bram/ram/RCLK

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_0_wire_io_cluster/io_1/inclk

T_12_31_wire_io_cluster/io_1/gbout
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_0_wire_io_cluster/io_0/outclk

End 

