[I] elog engine is used
[I] eplacer (version Mar 12 2019 11:48:05) started at Fri Mar 15 16:09:43 2019
[I] 
[I] Command: /home/dmitriev/lastperf/etools2/src/output/linux_x86_64/opt/bin/eplacer -log /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/log/eplacer_packing.log -tcl /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/eplacer_packing.tcl
[I] User:    dmitriev
[I] Host:    mos018
[I] Process: 2586
[I] 
[I] Checking out EPLACER license ...
[I] Setting tool parameters file = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/techparams.txt for default corner
[I] Setting device name = n3xst150f
[I] Reading device from /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/n3xst150f.dds
[I] PSTA Copyright (c) 2018, Parallax Software, Inc.
	All rights reserved.
	This program comes with ABSOLUTELY NO WARRANTY.
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_logic_eio_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_ecellc_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_efac_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_corner_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_nw_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_otp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_clk_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_bram_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_core_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_sys_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_special_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_edff_complex_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m16gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/n3xs_phys_m28gp_0v807ssn40c.lib (all)
[I] Reading default corner liberty library /home/dmitriev/lastperf/etools2/src/output/data_n3xs/design_libs/logical/timing/gp/../../../dc/timing/np/n3xs_logic_dcmisc.lib (all)
[I] Setting clk net delay model approximation data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/clk_delay_model_data/gp/0v807ssn40c.appdb for default corner
[I] Reading snapshot ../snapshots/ar/detail_placement/layout.rdb
[I] Reading technology libraries
[I]   Modules = 2236, sites = 2236, properties/values = 24/4866
[I]   Analyzing port list from liberty models
[I]     Found 544 internal ports
[I] Reading design
[I]   Name = ar
[I]   Outline = (0, 0) - (3772260, 4413560)
[I]   Ports = 151
[I]   Instances = 3444
[I]   Nets = 4167
[I]   Intrinsic nets = 241, don't touch nets = 470
[I]   Properties/values = 54/5634
[I]   Floorplan regions = 1
[I]   Floorplan clusters = 1
[I] Initializing delay engine netlist interface
[I] Initializing timing engine netlist structures
[I] Loading SDC constraints file /home/dmitriev/data/diamond1/pseudo-device-routing/star_design_large/eplacer/ar.eplacer_detail.sdc
[I] Setting all clocks ideal
[I] Number of detected clocks 1
[I] Setting data directory = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data
[I] Setting logical legalization data = /home/dmitriev/lastperf/etools2/src/output/data_n3xs/ephysresynthesis/data/n3xs_postpack.ecell
[I] Setting register legalization data = register_legalization.data
[I] Wall time: Fri Mar 15 16:10:06 2019 1552655406
[I] Memory used: 0.69 Gb
[I] Initializing RDB placement data
[I] Clocks extracted from the netlist
[I]   core outline (0,0) - (3772260,4413560)
[I] Loading file general_rpt_types.txt (version 26457)
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Wall time: Fri Mar 15 16:10:07 2019 1552655407
[I] Memory used: 0.78 Gb
[I] No custom procedures registered at stage packing
[I] 
[I] ECELL packing
[I] Average wire length: 36.298000 (um)
[I] Temporary removed property don't touch of 470 nets
[I]   Initializing eCELL estimator
[I]     Creating eCELL state diagram
[I]     Created 11 LUT cell type groups
[I]     Making LUT cell types classification
[I] apply eco on RDB Design...
[I] commiting eco changes to RDB Design...
[I]   Converted 88 hecell LUTs to efa LUTs
[I]   Checking logical packing.
[I]     Initializing eCELL estimator
[I]       Creating eCELL state diagram
[I]       Created 7 LUT cell type groups
[I]       Making LUT cell types classification
[I]   Packing is legal for 2557 instances
[I]   Changed 339 instances.
[I] apply eco on RDB Design...
[I] commiting eco changes to RDB Design...
[I]   Checking semilogical packing.
[I]   Packing is legal for 2557 instances
[I] Restored property don't touch of 470 nets
[I] Average wire length: 36.298000 (um)
[I] ECELL packing is done
[I] 
[I] FINAL_PACKING_RUNTIME 1 seconds
[I] Wall time: Fri Mar 15 16:10:10 2019 1552655410
[I] Memory used: 1.05 Gb
[I] NETLIST HAVE BEEN CHANGED, NEED TO REINITIALIZE PLACEMENT STRUCTURE
[I] Initializing RDB placement data
[I] Clocks extracted from the netlist
[I]   core outline (0,0) - (3772260,4413560)
[I] Saving sdc file ar.for_optimization.sdc
[I] Saving snapshot ../snapshots/ar/for_optimization/layout.rdb
[I] Saving clone guide file ../snapshots/ar/for_optimization/dn_clone_guide.tcl
[I] Initializing router
[I]  Used new hie steiner 
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Loading net type parameters file /home/dmitriev/lastperf/etools2/src/output/data_n3xs/easic/net_type_techparams_0v807ssn40.txt
[I] Initializing own timing graph: vertexes = 17033 (end points = 37), net adges = 7247, instance edges = 14582
[I] Initializing own timing graph: tags = 468 (used = 12), vertex events = 23648, vertex event edges = 82436 (unique = 82436, data_check = 0, invalid = 0)
[I] Initializing own timing graph: SIDs = 2212, SODs = 74 (+ invalid = 0)
[I] Creating the ecell congestion map
[I]   Initializing eCELL estimator
[I]     Creating eCELL state diagram
[I]     Created 11 LUT cell type groups
[I]     Making LUT cell types classification
[I]   Creating the ecell lattice
[I]   Determining the ecell states
[I] Removing dummy nets and instances
[I]   Dummy nets and instances are not found
[I] Detecting equivalent cells
[I] Creating port inversion and port swapping structures
[I] Constant removal
[I]   Found 0 logical instances connected to constant nets
[I]     Nothing to remove
[I] Netlist timing optimization
[I]   Worst Slack   Total Slack     End Points  Progress
[I]   36.8435 ns    0.00 ns         0           (initial)
[I]   Total run time: 0.040 sec
[I] Testing the congestion map
[I] Clearing the congestion map
[I] FINAL_OPTIMIZATION_RUNTIME 1 seconds
[I]   Initializing eCELL estimator
[I]     Creating eCELL state diagram
[I]     Created 11 LUT cell type groups
[I]     Making LUT cell types classification
[I] Detected 0 sites with potential DRC, fixed 0, max/avg shift 0.00/0.00
[I] Initializing global router with 4 threads: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=1, node grid (36 290).
[I]   congestion weight 1.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 3172 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Average routed length: x = 12.77um, y = 18.56um
[I] Congestion distribution
[I] Overflow         H                      V                    Total
[I] --------------------------------------------------------------------------
[I]  160        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  140        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  120        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  110        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]  100        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   90        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   80        0   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   60        1   0.0% 100.0%        0   0.0% 100.0%        0   0.0% 100.0%
[I]   40       26   0.2% 100.0%       16   0.2% 100.0%       13   0.1% 100.0%
[I]   20    10413  99.7%  99.7%    10424  99.8%  99.8%    10427  99.9%  99.9%
[I] 
[I]  Removed dont_touch from 1 dft ring nets
[I] Pruning clock macros
[I]   0 clock macros removed
[I] Initializing global router: 
[I]   h/v edge capacity 22/75
[I]   step (3 4), top net step (4 32), big threshold=100000.0, iters=10, node grid (36 290).
[I]   congestion weight 10.0
[I]   skip eiomotif areas: no, skip areas under clock h-tiles: no, independent routing: no
[I] Number of nets 3173 (clock 0, test clock 0, mrx_top 0, mgio 0)
[I] Done Iteration 0 capacity target 0.80 penalty effort   4.0
[I] Congestion stats, WL/1M 0.064849
[I] Vertical   edges length 1  WL 0.605 :: max congestion 0.30: [0.30]= 3  [0.25]=15  [0.20]=35  [0.15]=27  [0.10]=42  [0.05]=30  
[I] Horizontal edges length 1  WL 0.395 :: max congestion 0.35: [0.35]= 4  [0.30]= 3  [0.25]=10  [0.20]=25  [0.15]=25  [0.10]=20  [0.05]=34  
[I] 
[I] Stored global trees for 2040 nets, routed 3173 nets.
[I] Detecting clock nets
[I] Set criticality for 1 nets
[I] Set miller factor for 89 nets
[I] Worst Slack:   36.84 ns 
[I] Total Negative Slack:   0.00 ns 
[I] Violated Ending Points: 0
[I] ******************************
[I]                Reg+log =       9537, reg =          0, log =       9537
[I]   Less  36.94: reg+log =   1.163888, reg =       -nan, log =   1.163888
[I]   Less  37.04: reg+log =   3.879627, reg =       -nan, log =   3.879627
[I]   Less  37.14: reg+log =   7.570515, reg =       -nan, log =   7.570515
[I]   Less  37.24: reg+log =  11.565482, reg =       -nan, log =  11.565482
[I]   Less  37.34: reg+log =  18.139877, reg =       -nan, log =  18.139877
[I]   Less  37.44: reg+log =  26.905737, reg =       -nan, log =  26.905737
[I]   Less  37.54: reg+log =  36.363636, reg =       -nan, log =  36.363636
[I]   Less  37.64: reg+log =  46.796684, reg =       -nan, log =  46.796684
[I]   Less  37.74: reg+log =  55.531090, reg =       -nan, log =  55.531090
[I]   Less  37.84: reg+log =  63.552483, reg =       -nan, log =  63.552483
[I]   Less  37.94: reg+log =  70.787460, reg =       -nan, log =  70.787460
[I]   Less  38.04: reg+log =  76.124565, reg =       -nan, log =  76.124565
[I]   Less  38.14: reg+log =  80.025169, reg =       -nan, log =  80.025169
[I]   Less  38.24: reg+log =  83.485374, reg =       -nan, log =  83.485374
[I]   Less  38.34: reg+log =  86.484215, reg =       -nan, log =  86.484215
[I]   Less  38.44: reg+log =  89.315300, reg =       -nan, log =  89.315300
[I]   Less  38.54: reg+log =  91.978607, reg =       -nan, log =  91.978607
[I]   Less  38.64: reg+log =  94.212013, reg =       -nan, log =  94.212013
[I]   Less  38.74: reg+log =  95.910660, reg =       -nan, log =  95.910660
[I]   Less  38.84: reg+log =  97.378632, reg =       -nan, log =  97.378632
[I]   Less  38.94: reg+log =  98.374748, reg =       -nan, log =  98.374748
[I]   Less  39.04: reg+log =  98.972420, reg =       -nan, log =  98.972420
[I]   Less  39.14: reg+log =  99.255531, reg =       -nan, log =  99.255531
[I]   Less  39.24: reg+log =  99.591064, reg =       -nan, log =  99.591064
[I]   Less  39.34: reg+log =  99.758835, reg =       -nan, log =  99.758835
[I]   Less  39.44: reg+log =  99.874176, reg =       -nan, log =  99.874176
[I]   Less  39.54: reg+log =  99.895142, reg =       -nan, log =  99.895142
[I]   Less  39.64: reg+log =  99.968544, reg =       -nan, log =  99.968544
[I] ******************************
[I] Extracting timing violators by clock in eplacer_violators_by_clock.rpt
[I] Printing report of 1000 longest nets to eplacer_longest_nets.rpt
[I] Temporary removed property don't touch of 469 nets
[I] Removing dummy output nets
[I] Connecting unused ecell inputs to ground
[I] Restored property don't touch of 469 nets
[I] Printing area report to file eplacer_area.rpt
[I] Saving snapshot ../snapshots/ar/placement/layout.rdb
[I] Saving clone guide file ../snapshots/ar/placement/dn_clone_guide.tcl
[I] Writing floorplan to text file regions.txt
[I] Saving sdc file ar.eplacer.sdc
[I] Saving verilog file ar.vo
[I] Dumping defparams to ar.eplacer.defparams
[I] Closing design
[W] Disabled TCL interpreter deletion
[I] Wall time: Fri Mar 15 16:10:12 2019 1552655412
[I] Memory used: 1.11 Gb
[I] Checking in EPLACER license ...
[I]    User time:   0:00:19
[I]  System time:   0:00:00
[I]   Total time:   0:00:19
[I] Elapsed time:   0:00:29
[I] eplacer finished at Fri Mar 15 16:10:12 2019
