
uart_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003af0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08003ca0  08003ca0  00004ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cfc  08003cfc  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  08003cfc  08003cfc  00004cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d04  08003d04  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d04  08003d04  00004d04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003d08  08003d08  00004d08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003d0c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000505c  2**0
                  CONTENTS
 10 .bss          000005ec  2000005c  2000005c  0000505c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000648  20000648  0000505c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002020c  00000000  00000000  0000508c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cfa  00000000  00000000  00025298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000f673  00000000  00000000  00028f92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001720  00000000  00000000  00038608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000011b2  00000000  00000000  00039d28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002a408  00000000  00000000  0003aeda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000283b3  00000000  00000000  000652e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010046f  00000000  00000000  0008d695  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0018db04  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000452c  00000000  00000000  0018db48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005d  00000000  00000000  00192074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003c88 	.word	0x08003c88

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000060 	.word	0x20000060
 80001ec:	08003c88 	.word	0x08003c88

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <apInit>:
//extern UART_HandleTypeDef huart1; // main에서 선언된것을 여기에서 쓰도록 extern
float adc_vol = 0 ;


void apInit(void)
{
 8000580:	b508      	push	{r3, lr}
	adcInit();
 8000582:	f000 f829 	bl	80005d8 <adcInit>
	uartInit();
 8000586:	f000 f833 	bl	80005f0 <uartInit>
}
 800058a:	bd08      	pop	{r3, pc}

0800058c <apMain>:

void apMain(void)
{
 800058c:	b510      	push	{r4, lr}
	uint32_t pre_time ;
	//uint32_t pre_time_2 ;

	pre_time = millis();
 800058e:	f000 f8a3 	bl	80006d8 <millis>
 8000592:	4604      	mov	r4, r0
	//uint8_t temp_index = 0;


	while(1)
	{
		if (millis() - pre_time >= 500)	// 논블락킹 코드
 8000594:	f000 f8a0 	bl	80006d8 <millis>
 8000598:	1b03      	subs	r3, r0, r4
 800059a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800059e:	d20e      	bcs.n	80005be <apMain+0x32>
			//uartPrintf (_DEF_CH1,"q_remain : %d\n", uartAvailable(_DEF_CH1) ) ;
		}



		if(uartAvailable(_DEF_CH1) > 0) // 수신된 데이터있음.
 80005a0:	2000      	movs	r0, #0
 80005a2:	f000 f845 	bl	8000630 <uartAvailable>
 80005a6:	2800      	cmp	r0, #0
 80005a8:	d0f4      	beq.n	8000594 <apMain+0x8>
		{
			uint8_t rx_data ;
			rx_data = uartRead(_DEF_CH1) ;
 80005aa:	2000      	movs	r0, #0
 80005ac:	f000 f85e 	bl	800066c <uartRead>
 80005b0:	4602      	mov	r2, r0
			uartPrintf(_DEF_CH1, "rx data : 0x%02X (%c)\n", rx_data , rx_data);
 80005b2:	4603      	mov	r3, r0
 80005b4:	4906      	ldr	r1, [pc, #24]	@ (80005d0 <apMain+0x44>)
 80005b6:	2000      	movs	r0, #0
 80005b8:	f000 f874 	bl	80006a4 <uartPrintf>
 80005bc:	e7ea      	b.n	8000594 <apMain+0x8>
			pre_time = millis();
 80005be:	f000 f88b 	bl	80006d8 <millis>
 80005c2:	4604      	mov	r4, r0
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 80005c4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005c8:	4802      	ldr	r0, [pc, #8]	@ (80005d4 <apMain+0x48>)
 80005ca:	f001 fd05 	bl	8001fd8 <HAL_GPIO_TogglePin>
 80005ce:	e7e7      	b.n	80005a0 <apMain+0x14>
 80005d0:	08003ca0 	.word	0x08003ca0
 80005d4:	40021800 	.word	0x40021800

080005d8 <adcInit>:
uint16_t adc_data[3];



bool adcInit(void)
{
 80005d8:	b508      	push	{r3, lr}
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_data, 3);		//핸들러, 배열, 채널 수
 80005da:	2203      	movs	r2, #3
 80005dc:	4902      	ldr	r1, [pc, #8]	@ (80005e8 <adcInit+0x10>)
 80005de:	4803      	ldr	r0, [pc, #12]	@ (80005ec <adcInit+0x14>)
 80005e0:	f001 f86c 	bl	80016bc <HAL_ADC_Start_DMA>
	return true;
}
 80005e4:	2001      	movs	r0, #1
 80005e6:	bd08      	pop	{r3, pc}
 80005e8:	20000078 	.word	0x20000078
 80005ec:	20000464 	.word	0x20000464

080005f0 <uartInit>:
static uint16_t q_out = 0;
static uint8_t q_buf[UART_Q_BUF_MAX];


bool uartInit(void) //코어에서 실제로 초기화를 함.
{
 80005f0:	b508      	push	{r3, lr}
	HAL_UART_Receive_DMA(&huart1, &q_buf[0], UART_Q_BUF_MAX);
 80005f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005f6:	4903      	ldr	r1, [pc, #12]	@ (8000604 <uartInit+0x14>)
 80005f8:	4803      	ldr	r0, [pc, #12]	@ (8000608 <uartInit+0x18>)
 80005fa:	f002 fde1 	bl	80031c0 <HAL_UART_Receive_DMA>
	return true;
}
 80005fe:	2001      	movs	r0, #1
 8000600:	bd08      	pop	{r3, pc}
 8000602:	bf00      	nop
 8000604:	20000080 	.word	0x20000080
 8000608:	20000218 	.word	0x20000218

0800060c <uartWrite>:
uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
	uint32_t ret = 0;
	HAL_StatusTypeDef hal_ret;

	switch(ch)
 800060c:	b108      	cbz	r0, 8000612 <uartWrite+0x6>
	uint32_t ret = 0;
 800060e:	2000      	movs	r0, #0
				ret = length ;	// HAL_OK일 경우가 아니면 ret은 0으로 초기화된그대로,.
			}
			break;
	}
	return ret ;
}
 8000610:	4770      	bx	lr
{
 8000612:	b510      	push	{r4, lr}
 8000614:	4614      	mov	r4, r2
			hal_ret = HAL_UART_Transmit(&huart1, p_data, length, 100); //timeout으로 100ms 주기
 8000616:	2364      	movs	r3, #100	@ 0x64
 8000618:	b292      	uxth	r2, r2
 800061a:	4804      	ldr	r0, [pc, #16]	@ (800062c <uartWrite+0x20>)
 800061c:	f002 fc8b 	bl	8002f36 <HAL_UART_Transmit>
			if(hal_ret == HAL_OK)
 8000620:	b108      	cbz	r0, 8000626 <uartWrite+0x1a>
	uint32_t ret = 0;
 8000622:	2000      	movs	r0, #0
}
 8000624:	bd10      	pop	{r4, pc}
				ret = length ;	// HAL_OK일 경우가 아니면 ret은 0으로 초기화된그대로,.
 8000626:	4620      	mov	r0, r4
	return ret ;
 8000628:	e7fc      	b.n	8000624 <uartWrite+0x18>
 800062a:	bf00      	nop
 800062c:	20000218 	.word	0x20000218

08000630 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
	uint32_t ret = 0 ;

	switch(ch)
 8000630:	b998      	cbnz	r0, 800065a <uartAvailable+0x2a>
	{
	case _DEF_CH1:
		q_in = (UART_Q_BUF_MAX - huart1.hdmarx->Instance->NDTR) % UART_Q_BUF_MAX ;
 8000632:	4b0b      	ldr	r3, [pc, #44]	@ (8000660 <uartAvailable+0x30>)
 8000634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	6858      	ldr	r0, [r3, #4]
 800063a:	b280      	uxth	r0, r0
 800063c:	4240      	negs	r0, r0
 800063e:	b2c0      	uxtb	r0, r0
 8000640:	4b08      	ldr	r3, [pc, #32]	@ (8000664 <uartAvailable+0x34>)
 8000642:	8018      	strh	r0, [r3, #0]
		ret = (UART_Q_BUF_MAX + q_in - q_out ) % UART_Q_BUF_MAX ;  // 큐에 남아있는 버퍼 갯수를 리턴
 8000644:	f500 7080 	add.w	r0, r0, #256	@ 0x100
 8000648:	4b07      	ldr	r3, [pc, #28]	@ (8000668 <uartAvailable+0x38>)
 800064a:	881b      	ldrh	r3, [r3, #0]
 800064c:	1ac0      	subs	r0, r0, r3
 800064e:	4243      	negs	r3, r0
 8000650:	b2c0      	uxtb	r0, r0
 8000652:	b2db      	uxtb	r3, r3
 8000654:	bf58      	it	pl
 8000656:	4258      	negpl	r0, r3
		break;
 8000658:	4770      	bx	lr
	uint32_t ret = 0 ;
 800065a:	2000      	movs	r0, #0
	}
	return ret ;
}
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop
 8000660:	20000218 	.word	0x20000218
 8000664:	20000182 	.word	0x20000182
 8000668:	20000180 	.word	0x20000180

0800066c <uartRead>:

uint8_t uartRead(uint8_t ch)	//버퍼를 출력하기
{
	uint8_t ret = 0 ;

	switch(ch)
 800066c:	b980      	cbnz	r0, 8000690 <uartRead+0x24>
	{
	case _DEF_CH1:
		if(q_out != q_in)
 800066e:	4b0a      	ldr	r3, [pc, #40]	@ (8000698 <uartRead+0x2c>)
 8000670:	881b      	ldrh	r3, [r3, #0]
 8000672:	490a      	ldr	r1, [pc, #40]	@ (800069c <uartRead+0x30>)
 8000674:	8809      	ldrh	r1, [r1, #0]
 8000676:	428b      	cmp	r3, r1
 8000678:	d00c      	beq.n	8000694 <uartRead+0x28>
		{
			ret = q_buf[q_out];
 800067a:	4a09      	ldr	r2, [pc, #36]	@ (80006a0 <uartRead+0x34>)
 800067c:	5cd0      	ldrb	r0, [r2, r3]
			q_out = (q_out + 1) % UART_Q_BUF_MAX ;
 800067e:	3301      	adds	r3, #1
 8000680:	425a      	negs	r2, r3
 8000682:	b2db      	uxtb	r3, r3
 8000684:	b2d2      	uxtb	r2, r2
 8000686:	bf58      	it	pl
 8000688:	4253      	negpl	r3, r2
 800068a:	4a03      	ldr	r2, [pc, #12]	@ (8000698 <uartRead+0x2c>)
 800068c:	8013      	strh	r3, [r2, #0]
 800068e:	4770      	bx	lr
	uint8_t ret = 0 ;
 8000690:	2000      	movs	r0, #0
 8000692:	4770      	bx	lr
		}
		break;
	}

	return ret ;
}
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	20000180 	.word	0x20000180
 800069c:	20000182 	.word	0x20000182
 80006a0:	20000080 	.word	0x20000080

080006a4 <uartPrintf>:


uint32_t uartPrintf(uint8_t ch ,const char *fmt, ... ) //가변인자를 사용한 형식화 출력함수, 프로그램만들때 매우 용이
{
 80006a4:	b40e      	push	{r1, r2, r3}
 80006a6:	b510      	push	{r4, lr}
 80006a8:	b0c3      	sub	sp, #268	@ 0x10c
 80006aa:	4604      	mov	r4, r0
 80006ac:	ab45      	add	r3, sp, #276	@ 0x114
 80006ae:	f853 2b04 	ldr.w	r2, [r3], #4
	uint32_t ret = 0;

	va_list arg ;
	char print_buf[256];

	va_start(arg,fmt);
 80006b2:	9341      	str	r3, [sp, #260]	@ 0x104
	int len;
	len = vsnprintf(print_buf , 256, fmt, arg);
 80006b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80006b8:	a801      	add	r0, sp, #4
 80006ba:	f002 fe57 	bl	800336c <vsniprintf>
	va_end(arg);

	if (len > 0)
 80006be:	1e02      	subs	r2, r0, #0
 80006c0:	dc05      	bgt.n	80006ce <uartPrintf+0x2a>
	uint32_t ret = 0;
 80006c2:	2000      	movs	r0, #0
	{
		ret = uartWrite(ch,(uint8_t *)print_buf,len);
	}

	return ret;
}
 80006c4:	b043      	add	sp, #268	@ 0x10c
 80006c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80006ca:	b003      	add	sp, #12
 80006cc:	4770      	bx	lr
		ret = uartWrite(ch,(uint8_t *)print_buf,len);
 80006ce:	a901      	add	r1, sp, #4
 80006d0:	4620      	mov	r0, r4
 80006d2:	f7ff ff9b 	bl	800060c <uartWrite>
 80006d6:	e7f5      	b.n	80006c4 <uartPrintf+0x20>

080006d8 <millis>:
}



uint32_t millis(void)
{
 80006d8:	b508      	push	{r3, lr}
	return HAL_GetTick();
 80006da:	f000 ff23 	bl	8001524 <HAL_GetTick>
}
 80006de:	bd08      	pop	{r3, pc}

080006e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006e0:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006e2:	2300      	movs	r3, #0
 80006e4:	9301      	str	r3, [sp, #4]
 80006e6:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <MX_DMA_Init+0x20>)
 80006e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80006ea:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 80006ee:	631a      	str	r2, [r3, #48]	@ 0x30
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80006f6:	9301      	str	r3, [sp, #4]
 80006f8:	9b01      	ldr	r3, [sp, #4]

}
 80006fa:	b002      	add	sp, #8
 80006fc:	4770      	bx	lr
 80006fe:	bf00      	nop
 8000700:	40023800 	.word	0x40023800

08000704 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000704:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000708:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070a:	2400      	movs	r4, #0
 800070c:	9409      	str	r4, [sp, #36]	@ 0x24
 800070e:	940a      	str	r4, [sp, #40]	@ 0x28
 8000710:	940b      	str	r4, [sp, #44]	@ 0x2c
 8000712:	940c      	str	r4, [sp, #48]	@ 0x30
 8000714:	940d      	str	r4, [sp, #52]	@ 0x34
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000716:	9401      	str	r4, [sp, #4]
 8000718:	4b69      	ldr	r3, [pc, #420]	@ (80008c0 <MX_GPIO_Init+0x1bc>)
 800071a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800071c:	f042 0204 	orr.w	r2, r2, #4
 8000720:	631a      	str	r2, [r3, #48]	@ 0x30
 8000722:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000724:	f002 0204 	and.w	r2, r2, #4
 8000728:	9201      	str	r2, [sp, #4]
 800072a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800072c:	9402      	str	r4, [sp, #8]
 800072e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000730:	f042 0220 	orr.w	r2, r2, #32
 8000734:	631a      	str	r2, [r3, #48]	@ 0x30
 8000736:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000738:	f002 0220 	and.w	r2, r2, #32
 800073c:	9202      	str	r2, [sp, #8]
 800073e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000740:	9403      	str	r4, [sp, #12]
 8000742:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000744:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000748:	631a      	str	r2, [r3, #48]	@ 0x30
 800074a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800074c:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000750:	9203      	str	r2, [sp, #12]
 8000752:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000754:	9404      	str	r4, [sp, #16]
 8000756:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000758:	f042 0201 	orr.w	r2, r2, #1
 800075c:	631a      	str	r2, [r3, #48]	@ 0x30
 800075e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000760:	f002 0201 	and.w	r2, r2, #1
 8000764:	9204      	str	r2, [sp, #16]
 8000766:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000768:	9405      	str	r4, [sp, #20]
 800076a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800076c:	f042 0202 	orr.w	r2, r2, #2
 8000770:	631a      	str	r2, [r3, #48]	@ 0x30
 8000772:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000774:	f002 0202 	and.w	r2, r2, #2
 8000778:	9205      	str	r2, [sp, #20]
 800077a:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800077c:	9406      	str	r4, [sp, #24]
 800077e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000780:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000784:	631a      	str	r2, [r3, #48]	@ 0x30
 8000786:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000788:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 800078c:	9206      	str	r2, [sp, #24]
 800078e:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000790:	9407      	str	r4, [sp, #28]
 8000792:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000794:	f042 0210 	orr.w	r2, r2, #16
 8000798:	631a      	str	r2, [r3, #48]	@ 0x30
 800079a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800079c:	f002 0210 	and.w	r2, r2, #16
 80007a0:	9207      	str	r2, [sp, #28]
 80007a2:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007a4:	9408      	str	r4, [sp, #32]
 80007a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80007a8:	f042 0208 	orr.w	r2, r2, #8
 80007ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80007ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007b0:	f003 0308 	and.w	r3, r3, #8
 80007b4:	9308      	str	r3, [sp, #32]
 80007b6:	9b08      	ldr	r3, [sp, #32]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80007b8:	4f42      	ldr	r7, [pc, #264]	@ (80008c4 <MX_GPIO_Init+0x1c0>)
 80007ba:	4622      	mov	r2, r4
 80007bc:	2116      	movs	r1, #22
 80007be:	4638      	mov	r0, r7
 80007c0:	f001 fc04 	bl	8001fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80007c4:	f8df 8104 	ldr.w	r8, [pc, #260]	@ 80008cc <MX_GPIO_Init+0x1c8>
 80007c8:	4622      	mov	r2, r4
 80007ca:	2180      	movs	r1, #128	@ 0x80
 80007cc:	4640      	mov	r0, r8
 80007ce:	f001 fbfd 	bl	8001fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80007d2:	4e3d      	ldr	r6, [pc, #244]	@ (80008c8 <MX_GPIO_Init+0x1c4>)
 80007d4:	4622      	mov	r2, r4
 80007d6:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 80007da:	4630      	mov	r0, r6
 80007dc:	f001 fbf6 	bl	8001fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80007e0:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 80008d0 <MX_GPIO_Init+0x1cc>
 80007e4:	4622      	mov	r2, r4
 80007e6:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 80007ea:	4648      	mov	r0, r9
 80007ec:	f001 fbee 	bl	8001fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80007f0:	2316      	movs	r3, #22
 80007f2:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f4:	2501      	movs	r5, #1
 80007f6:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f8:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fa:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007fc:	a909      	add	r1, sp, #36	@ 0x24
 80007fe:	4638      	mov	r0, r7
 8000800:	f001 fae0 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000804:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000808:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800080a:	f44f 1a90 	mov.w	sl, #1179648	@ 0x120000
 800080e:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000812:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000814:	a909      	add	r1, sp, #36	@ 0x24
 8000816:	4640      	mov	r0, r8
 8000818:	f001 fad4 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 800081c:	2380      	movs	r3, #128	@ 0x80
 800081e:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000820:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000822:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000824:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000826:	a909      	add	r1, sp, #36	@ 0x24
 8000828:	4640      	mov	r0, r8
 800082a:	f001 facb 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 800082e:	2320      	movs	r3, #32
 8000830:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000832:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000838:	a909      	add	r1, sp, #36	@ 0x24
 800083a:	4638      	mov	r0, r7
 800083c:	f001 fac2 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000840:	2304      	movs	r3, #4
 8000842:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000844:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000846:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000848:	f5a7 6780 	sub.w	r7, r7, #1024	@ 0x400
 800084c:	a909      	add	r1, sp, #36	@ 0x24
 800084e:	4638      	mov	r0, r7
 8000850:	f001 fab8 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8000854:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8000858:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800085a:	2302      	movs	r3, #2
 800085c:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800085e:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000860:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000862:	230c      	movs	r3, #12
 8000864:	930d      	str	r3, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000866:	a909      	add	r1, sp, #36	@ 0x24
 8000868:	4638      	mov	r0, r7
 800086a:	f001 faab 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800086e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000872:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000874:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000876:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000878:	a909      	add	r1, sp, #36	@ 0x24
 800087a:	4638      	mov	r0, r7
 800087c:	f001 faa2 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000880:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000884:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000886:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000888:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800088a:	a909      	add	r1, sp, #36	@ 0x24
 800088c:	4630      	mov	r0, r6
 800088e:	f001 fa99 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000892:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000896:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000898:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800089a:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089c:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800089e:	a909      	add	r1, sp, #36	@ 0x24
 80008a0:	4630      	mov	r0, r6
 80008a2:	f001 fa8f 	bl	8001dc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80008a6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80008aa:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ac:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b0:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80008b2:	a909      	add	r1, sp, #36	@ 0x24
 80008b4:	4648      	mov	r0, r9
 80008b6:	f001 fa85 	bl	8001dc4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008ba:	b00e      	add	sp, #56	@ 0x38
 80008bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80008c0:	40023800 	.word	0x40023800
 80008c4:	40020800 	.word	0x40020800
 80008c8:	40020c00 	.word	0x40020c00
 80008cc:	40020000 	.word	0x40020000
 80008d0:	40021800 	.word	0x40021800

080008d4 <PeriphCommonClock_Config>:
  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)
{
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
 80008d4:	4a12      	ldr	r2, [pc, #72]	@ (8000920 <PeriphCommonClock_Config+0x4c>)
 80008d6:	6853      	ldr	r3, [r2, #4]
 80008d8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80008dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80008e0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80008e4:	f043 0304 	orr.w	r3, r3, #4
 80008e8:	6053      	str	r3, [r2, #4]
  MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIR, PLLN << RCC_PLLSAICFGR_PLLSAIN_Pos | PLLR);
 80008ea:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 80008ee:	4b0d      	ldr	r3, [pc, #52]	@ (8000924 <PeriphCommonClock_Config+0x50>)
 80008f0:	400b      	ands	r3, r1
 80008f2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80008f6:	f443 6348 	orr.w	r3, r3, #3200	@ 0xc80
 80008fa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, PLLDIVR);
 80008fe:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8000902:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000906:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  SET_BIT(RCC->CR, RCC_CR_PLLSAION);
 800090a:	6813      	ldr	r3, [r2, #0]
 800090c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000910:	6013      	str	r3, [r2, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) == (RCC_CR_PLLSAIRDY));
 8000912:	4b03      	ldr	r3, [pc, #12]	@ (8000920 <PeriphCommonClock_Config+0x4c>)
 8000914:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_PLLSAI_IsReady() != 1)
 8000916:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 800091a:	d0fa      	beq.n	8000912 <PeriphCommonClock_Config+0x3e>
}
 800091c:	4770      	bx	lr
 800091e:	bf00      	nop
 8000920:	40023800 	.word	0x40023800
 8000924:	8fff803f 	.word	0x8fff803f

08000928 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000928:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 800092a:	6802      	ldr	r2, [r0, #0]
 800092c:	4b03      	ldr	r3, [pc, #12]	@ (800093c <HAL_TIM_PeriodElapsedCallback+0x14>)
 800092e:	429a      	cmp	r2, r3
 8000930:	d000      	beq.n	8000934 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000932:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000934:	f000 fdea 	bl	800150c <HAL_IncTick>
}
 8000938:	e7fb      	b.n	8000932 <HAL_TIM_PeriodElapsedCallback+0xa>
 800093a:	bf00      	nop
 800093c:	40001000 	.word	0x40001000

08000940 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000940:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000942:	e7fe      	b.n	8000942 <Error_Handler+0x2>

08000944 <MX_CRC_Init>:
{
 8000944:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 8000946:	4804      	ldr	r0, [pc, #16]	@ (8000958 <MX_CRC_Init+0x14>)
 8000948:	4b04      	ldr	r3, [pc, #16]	@ (800095c <MX_CRC_Init+0x18>)
 800094a:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800094c:	f001 f90e 	bl	8001b6c <HAL_CRC_Init>
 8000950:	b900      	cbnz	r0, 8000954 <MX_CRC_Init+0x10>
}
 8000952:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000954:	f7ff fff4 	bl	8000940 <Error_Handler>
 8000958:	200003fc 	.word	0x200003fc
 800095c:	40023000 	.word	0x40023000

08000960 <MX_FMC_Init>:
{
 8000960:	b500      	push	{lr}
 8000962:	b089      	sub	sp, #36	@ 0x24
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000964:	2300      	movs	r3, #0
 8000966:	9301      	str	r3, [sp, #4]
 8000968:	9302      	str	r3, [sp, #8]
 800096a:	9303      	str	r3, [sp, #12]
 800096c:	9304      	str	r3, [sp, #16]
 800096e:	9305      	str	r3, [sp, #20]
 8000970:	9306      	str	r3, [sp, #24]
 8000972:	9307      	str	r3, [sp, #28]
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000974:	4814      	ldr	r0, [pc, #80]	@ (80009c8 <MX_FMC_Init+0x68>)
 8000976:	4a15      	ldr	r2, [pc, #84]	@ (80009cc <MX_FMC_Init+0x6c>)
 8000978:	6002      	str	r2, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800097a:	2201      	movs	r2, #1
 800097c:	6042      	str	r2, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800097e:	6083      	str	r3, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000980:	2104      	movs	r1, #4
 8000982:	60c1      	str	r1, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000984:	2210      	movs	r2, #16
 8000986:	6102      	str	r2, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000988:	2240      	movs	r2, #64	@ 0x40
 800098a:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800098c:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000990:	6182      	str	r2, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000992:	61c3      	str	r3, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000994:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000998:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800099a:	6243      	str	r3, [r0, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 800099c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009a0:	6283      	str	r3, [r0, #40]	@ 0x28
  SdramTiming.LoadToActiveDelay = 2;
 80009a2:	2302      	movs	r3, #2
 80009a4:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 80009a6:	2207      	movs	r2, #7
 80009a8:	9202      	str	r2, [sp, #8]
  SdramTiming.SelfRefreshTime = 4;
 80009aa:	9103      	str	r1, [sp, #12]
  SdramTiming.RowCycleDelay = 7;
 80009ac:	9204      	str	r2, [sp, #16]
  SdramTiming.WriteRecoveryTime = 3;
 80009ae:	2203      	movs	r2, #3
 80009b0:	9205      	str	r2, [sp, #20]
  SdramTiming.RPDelay = 2;
 80009b2:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 2;
 80009b4:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 80009b6:	4469      	add	r1, sp
 80009b8:	f001 fe72 	bl	80026a0 <HAL_SDRAM_Init>
 80009bc:	b910      	cbnz	r0, 80009c4 <MX_FMC_Init+0x64>
}
 80009be:	b009      	add	sp, #36	@ 0x24
 80009c0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler( );
 80009c4:	f7ff ffbc 	bl	8000940 <Error_Handler>
 80009c8:	20000184 	.word	0x20000184
 80009cc:	a0000140 	.word	0xa0000140

080009d0 <MX_I2C3_Init>:
{
 80009d0:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 80009d2:	4811      	ldr	r0, [pc, #68]	@ (8000a18 <MX_I2C3_Init+0x48>)
 80009d4:	4b11      	ldr	r3, [pc, #68]	@ (8000a1c <MX_I2C3_Init+0x4c>)
 80009d6:	6003      	str	r3, [r0, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80009d8:	4b11      	ldr	r3, [pc, #68]	@ (8000a20 <MX_I2C3_Init+0x50>)
 80009da:	6043      	str	r3, [r0, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80009dc:	2300      	movs	r3, #0
 80009de:	6083      	str	r3, [r0, #8]
  hi2c3.Init.OwnAddress1 = 0;
 80009e0:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009e2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80009e6:	6102      	str	r2, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009e8:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80009ea:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009ec:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009ee:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80009f0:	f001 fafc 	bl	8001fec <HAL_I2C_Init>
 80009f4:	b950      	cbnz	r0, 8000a0c <MX_I2C3_Init+0x3c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80009f6:	2100      	movs	r1, #0
 80009f8:	4807      	ldr	r0, [pc, #28]	@ (8000a18 <MX_I2C3_Init+0x48>)
 80009fa:	f001 fbd5 	bl	80021a8 <HAL_I2CEx_ConfigAnalogFilter>
 80009fe:	b938      	cbnz	r0, 8000a10 <MX_I2C3_Init+0x40>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000a00:	2100      	movs	r1, #0
 8000a02:	4805      	ldr	r0, [pc, #20]	@ (8000a18 <MX_I2C3_Init+0x48>)
 8000a04:	f001 fbf2 	bl	80021ec <HAL_I2CEx_ConfigDigitalFilter>
 8000a08:	b920      	cbnz	r0, 8000a14 <MX_I2C3_Init+0x44>
}
 8000a0a:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a0c:	f7ff ff98 	bl	8000940 <Error_Handler>
    Error_Handler();
 8000a10:	f7ff ff96 	bl	8000940 <Error_Handler>
    Error_Handler();
 8000a14:	f7ff ff94 	bl	8000940 <Error_Handler>
 8000a18:	200003a8 	.word	0x200003a8
 8000a1c:	40005c00 	.word	0x40005c00
 8000a20:	000186a0 	.word	0x000186a0

08000a24 <MX_SPI5_Init>:
{
 8000a24:	b508      	push	{r3, lr}
  hspi5.Instance = SPI5;
 8000a26:	480d      	ldr	r0, [pc, #52]	@ (8000a5c <MX_SPI5_Init+0x38>)
 8000a28:	4b0d      	ldr	r3, [pc, #52]	@ (8000a60 <MX_SPI5_Init+0x3c>)
 8000a2a:	6003      	str	r3, [r0, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000a2c:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000a30:	6043      	str	r3, [r0, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000a32:	2300      	movs	r3, #0
 8000a34:	6083      	str	r3, [r0, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a36:	60c3      	str	r3, [r0, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a38:	6103      	str	r3, [r0, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a3a:	6143      	str	r3, [r0, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000a3c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a40:	6182      	str	r2, [r0, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000a42:	2218      	movs	r2, #24
 8000a44:	61c2      	str	r2, [r0, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a46:	6203      	str	r3, [r0, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a48:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a4a:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000a4c:	230a      	movs	r3, #10
 8000a4e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000a50:	f001 fe46 	bl	80026e0 <HAL_SPI_Init>
 8000a54:	b900      	cbnz	r0, 8000a58 <MX_SPI5_Init+0x34>
}
 8000a56:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000a58:	f7ff ff72 	bl	8000940 <Error_Handler>
 8000a5c:	200002a8 	.word	0x200002a8
 8000a60:	40015000 	.word	0x40015000

08000a64 <MX_TIM1_Init>:
{
 8000a64:	b500      	push	{lr}
 8000a66:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a68:	2300      	movs	r3, #0
 8000a6a:	9302      	str	r3, [sp, #8]
 8000a6c:	9303      	str	r3, [sp, #12]
 8000a6e:	9304      	str	r3, [sp, #16]
 8000a70:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a72:	9300      	str	r3, [sp, #0]
 8000a74:	9301      	str	r3, [sp, #4]
  htim1.Instance = TIM1;
 8000a76:	4813      	ldr	r0, [pc, #76]	@ (8000ac4 <MX_TIM1_Init+0x60>)
 8000a78:	4a13      	ldr	r2, [pc, #76]	@ (8000ac8 <MX_TIM1_Init+0x64>)
 8000a7a:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8000a7c:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a7e:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8000a80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a84:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a86:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000a88:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a8a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a8c:	f002 f81a 	bl	8002ac4 <HAL_TIM_Base_Init>
 8000a90:	b990      	cbnz	r0, 8000ab8 <MX_TIM1_Init+0x54>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a92:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a96:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a98:	a902      	add	r1, sp, #8
 8000a9a:	480a      	ldr	r0, [pc, #40]	@ (8000ac4 <MX_TIM1_Init+0x60>)
 8000a9c:	f002 f84b 	bl	8002b36 <HAL_TIM_ConfigClockSource>
 8000aa0:	b960      	cbnz	r0, 8000abc <MX_TIM1_Init+0x58>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aa6:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000aa8:	4669      	mov	r1, sp
 8000aaa:	4806      	ldr	r0, [pc, #24]	@ (8000ac4 <MX_TIM1_Init+0x60>)
 8000aac:	f002 f8c2 	bl	8002c34 <HAL_TIMEx_MasterConfigSynchronization>
 8000ab0:	b930      	cbnz	r0, 8000ac0 <MX_TIM1_Init+0x5c>
}
 8000ab2:	b007      	add	sp, #28
 8000ab4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000ab8:	f7ff ff42 	bl	8000940 <Error_Handler>
    Error_Handler();
 8000abc:	f7ff ff40 	bl	8000940 <Error_Handler>
    Error_Handler();
 8000ac0:	f7ff ff3e 	bl	8000940 <Error_Handler>
 8000ac4:	20000260 	.word	0x20000260
 8000ac8:	40010000 	.word	0x40010000

08000acc <MX_USART1_UART_Init>:
{
 8000acc:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000ace:	480a      	ldr	r0, [pc, #40]	@ (8000af8 <MX_USART1_UART_Init+0x2c>)
 8000ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8000afc <MX_USART1_UART_Init+0x30>)
 8000ad2:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000ad4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000ad8:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000ada:	2300      	movs	r3, #0
 8000adc:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ade:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ae0:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ae2:	220c      	movs	r2, #12
 8000ae4:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000ae6:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ae8:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000aea:	f002 f9f4 	bl	8002ed6 <HAL_UART_Init>
 8000aee:	b900      	cbnz	r0, 8000af2 <MX_USART1_UART_Init+0x26>
}
 8000af0:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000af2:	f7ff ff25 	bl	8000940 <Error_Handler>
 8000af6:	bf00      	nop
 8000af8:	20000218 	.word	0x20000218
 8000afc:	40011000 	.word	0x40011000

08000b00 <MX_ADC1_Init>:
{
 8000b00:	b500      	push	{lr}
 8000b02:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8000b04:	2300      	movs	r3, #0
 8000b06:	9300      	str	r3, [sp, #0]
 8000b08:	9301      	str	r3, [sp, #4]
 8000b0a:	9302      	str	r3, [sp, #8]
 8000b0c:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 8000b0e:	481e      	ldr	r0, [pc, #120]	@ (8000b88 <MX_ADC1_Init+0x88>)
 8000b10:	4a1e      	ldr	r2, [pc, #120]	@ (8000b8c <MX_ADC1_Init+0x8c>)
 8000b12:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000b14:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b16:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000b18:	2201      	movs	r2, #1
 8000b1a:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b1c:	7602      	strb	r2, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b1e:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000b22:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b24:	491a      	ldr	r1, [pc, #104]	@ (8000b90 <MX_ADC1_Init+0x90>)
 8000b26:	6281      	str	r1, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b28:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000b2a:	2303      	movs	r3, #3
 8000b2c:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b2e:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b32:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b34:	f000 fd96 	bl	8001664 <HAL_ADC_Init>
 8000b38:	b9f0      	cbnz	r0, 8000b78 <MX_ADC1_Init+0x78>
  sConfig.Channel = ADC_CHANNEL_5;
 8000b3a:	2305      	movs	r3, #5
 8000b3c:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000b42:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b44:	4669      	mov	r1, sp
 8000b46:	4810      	ldr	r0, [pc, #64]	@ (8000b88 <MX_ADC1_Init+0x88>)
 8000b48:	f000 fed2 	bl	80018f0 <HAL_ADC_ConfigChannel>
 8000b4c:	b9b0      	cbnz	r0, 8000b7c <MX_ADC1_Init+0x7c>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000b4e:	4b11      	ldr	r3, [pc, #68]	@ (8000b94 <MX_ADC1_Init+0x94>)
 8000b50:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 2;
 8000b52:	2302      	movs	r3, #2
 8000b54:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b56:	4669      	mov	r1, sp
 8000b58:	480b      	ldr	r0, [pc, #44]	@ (8000b88 <MX_ADC1_Init+0x88>)
 8000b5a:	f000 fec9 	bl	80018f0 <HAL_ADC_ConfigChannel>
 8000b5e:	b978      	cbnz	r0, 8000b80 <MX_ADC1_Init+0x80>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000b60:	2311      	movs	r3, #17
 8000b62:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 3;
 8000b64:	2303      	movs	r3, #3
 8000b66:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b68:	4669      	mov	r1, sp
 8000b6a:	4807      	ldr	r0, [pc, #28]	@ (8000b88 <MX_ADC1_Init+0x88>)
 8000b6c:	f000 fec0 	bl	80018f0 <HAL_ADC_ConfigChannel>
 8000b70:	b940      	cbnz	r0, 8000b84 <MX_ADC1_Init+0x84>
}
 8000b72:	b005      	add	sp, #20
 8000b74:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000b78:	f7ff fee2 	bl	8000940 <Error_Handler>
    Error_Handler();
 8000b7c:	f7ff fee0 	bl	8000940 <Error_Handler>
    Error_Handler();
 8000b80:	f7ff fede 	bl	8000940 <Error_Handler>
    Error_Handler();
 8000b84:	f7ff fedc 	bl	8000940 <Error_Handler>
 8000b88:	20000464 	.word	0x20000464
 8000b8c:	40012000 	.word	0x40012000
 8000b90:	0f000001 	.word	0x0f000001
 8000b94:	10000012 	.word	0x10000012

08000b98 <MX_LTDC_Init>:
{
 8000b98:	b500      	push	{lr}
 8000b9a:	b08f      	sub	sp, #60	@ 0x3c
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000b9c:	2234      	movs	r2, #52	@ 0x34
 8000b9e:	2100      	movs	r1, #0
 8000ba0:	a801      	add	r0, sp, #4
 8000ba2:	f002 fbf1 	bl	8003388 <memset>
  hltdc.Instance = LTDC;
 8000ba6:	4825      	ldr	r0, [pc, #148]	@ (8000c3c <MX_LTDC_Init+0xa4>)
 8000ba8:	4b25      	ldr	r3, [pc, #148]	@ (8000c40 <MX_LTDC_Init+0xa8>)
 8000baa:	6003      	str	r3, [r0, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000bac:	2300      	movs	r3, #0
 8000bae:	6043      	str	r3, [r0, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000bb0:	6083      	str	r3, [r0, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000bb2:	60c3      	str	r3, [r0, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000bb4:	6103      	str	r3, [r0, #16]
  hltdc.Init.HorizontalSync = 7;
 8000bb6:	2207      	movs	r2, #7
 8000bb8:	6142      	str	r2, [r0, #20]
  hltdc.Init.VerticalSync = 3;
 8000bba:	2203      	movs	r2, #3
 8000bbc:	6182      	str	r2, [r0, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8000bbe:	220e      	movs	r2, #14
 8000bc0:	61c2      	str	r2, [r0, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8000bc2:	2205      	movs	r2, #5
 8000bc4:	6202      	str	r2, [r0, #32]
  hltdc.Init.AccumulatedActiveW = 334;
 8000bc6:	f44f 72a7 	mov.w	r2, #334	@ 0x14e
 8000bca:	6242      	str	r2, [r0, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 245;
 8000bcc:	22f5      	movs	r2, #245	@ 0xf5
 8000bce:	6282      	str	r2, [r0, #40]	@ 0x28
  hltdc.Init.TotalWidth = 340;
 8000bd0:	f44f 72aa 	mov.w	r2, #340	@ 0x154
 8000bd4:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 247;
 8000bd6:	22f7      	movs	r2, #247	@ 0xf7
 8000bd8:	6302      	str	r2, [r0, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000bda:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000bde:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000be2:	f880 3036 	strb.w	r3, [r0, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000be6:	f001 fbf9 	bl	80023dc <HAL_LTDC_Init>
 8000bea:	bb10      	cbnz	r0, 8000c32 <MX_LTDC_Init+0x9a>
  pLayerCfg.WindowX0 = 0;
 8000bec:	2200      	movs	r2, #0
 8000bee:	9201      	str	r2, [sp, #4]
  pLayerCfg.WindowX1 = 320;
 8000bf0:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000bf4:	9102      	str	r1, [sp, #8]
  pLayerCfg.WindowY0 = 0;
 8000bf6:	9203      	str	r2, [sp, #12]
  pLayerCfg.WindowY1 = 240;
 8000bf8:	23f0      	movs	r3, #240	@ 0xf0
 8000bfa:	9304      	str	r3, [sp, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000bfc:	2002      	movs	r0, #2
 8000bfe:	9005      	str	r0, [sp, #20]
  pLayerCfg.Alpha = 255;
 8000c00:	20ff      	movs	r0, #255	@ 0xff
 8000c02:	9006      	str	r0, [sp, #24]
  pLayerCfg.Alpha0 = 0;
 8000c04:	9207      	str	r2, [sp, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000c06:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8000c0a:	9008      	str	r0, [sp, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000c0c:	2007      	movs	r0, #7
 8000c0e:	9009      	str	r0, [sp, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0;
 8000c10:	920a      	str	r2, [sp, #40]	@ 0x28
  pLayerCfg.ImageWidth = 320;
 8000c12:	910b      	str	r1, [sp, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 240;
 8000c14:	930c      	str	r3, [sp, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000c16:	f88d 2034 	strb.w	r2, [sp, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000c1a:	f88d 2035 	strb.w	r2, [sp, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000c1e:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000c22:	a901      	add	r1, sp, #4
 8000c24:	4805      	ldr	r0, [pc, #20]	@ (8000c3c <MX_LTDC_Init+0xa4>)
 8000c26:	f001 fcc3 	bl	80025b0 <HAL_LTDC_ConfigLayer>
 8000c2a:	b920      	cbnz	r0, 8000c36 <MX_LTDC_Init+0x9e>
}
 8000c2c:	b00f      	add	sp, #60	@ 0x3c
 8000c2e:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000c32:	f7ff fe85 	bl	8000940 <Error_Handler>
    Error_Handler();
 8000c36:	f7ff fe83 	bl	8000940 <Error_Handler>
 8000c3a:	bf00      	nop
 8000c3c:	20000300 	.word	0x20000300
 8000c40:	40016800 	.word	0x40016800

08000c44 <SystemClock_Config>:
{
 8000c44:	b508      	push	{r3, lr}
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000c46:	4a35      	ldr	r2, [pc, #212]	@ (8000d1c <SystemClock_Config+0xd8>)
 8000c48:	6813      	ldr	r3, [r2, #0]
 8000c4a:	f023 030f 	bic.w	r3, r3, #15
 8000c4e:	f043 0303 	orr.w	r3, r3, #3
 8000c52:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000c54:	4b31      	ldr	r3, [pc, #196]	@ (8000d1c <SystemClock_Config+0xd8>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f003 030f 	and.w	r3, r3, #15
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8000c5c:	2b03      	cmp	r3, #3
 8000c5e:	d1f9      	bne.n	8000c54 <SystemClock_Config+0x10>
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000c60:	4a2f      	ldr	r2, [pc, #188]	@ (8000d20 <SystemClock_Config+0xdc>)
 8000c62:	6813      	ldr	r3, [r2, #0]
 8000c64:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000c68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c6c:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8000c6e:	6813      	ldr	r3, [r2, #0]
 8000c70:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000c74:	6013      	str	r3, [r2, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000c76:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 8000c7a:	6813      	ldr	r3, [r2, #0]
 8000c7c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c80:	6013      	str	r3, [r2, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000c82:	4b28      	ldr	r3, [pc, #160]	@ (8000d24 <SystemClock_Config+0xe0>)
 8000c84:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_HSE_IsReady() != 1)
 8000c86:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000c8a:	d0fa      	beq.n	8000c82 <SystemClock_Config+0x3e>
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8000c8c:	4b25      	ldr	r3, [pc, #148]	@ (8000d24 <SystemClock_Config+0xe0>)
 8000c8e:	685a      	ldr	r2, [r3, #4]
 8000c90:	4925      	ldr	r1, [pc, #148]	@ (8000d28 <SystemClock_Config+0xe4>)
 8000c92:	4011      	ands	r1, r2
 8000c94:	4a25      	ldr	r2, [pc, #148]	@ (8000d2c <SystemClock_Config+0xe8>)
 8000c96:	430a      	orrs	r2, r1
 8000c98:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8000c9a:	685a      	ldr	r2, [r3, #4]
 8000c9c:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8000ca0:	605a      	str	r2, [r3, #4]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8000ca8:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8000caa:	4b1e      	ldr	r3, [pc, #120]	@ (8000d24 <SystemClock_Config+0xe0>)
 8000cac:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_PLL_IsReady() != 1)
 8000cae:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8000cb2:	d0fa      	beq.n	8000caa <SystemClock_Config+0x66>
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d20 <SystemClock_Config+0xdc>)
 8000cb6:	685b      	ldr	r3, [r3, #4]
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8000cb8:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8000cbc:	d0fa      	beq.n	8000cb4 <SystemClock_Config+0x70>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000cbe:	4b19      	ldr	r3, [pc, #100]	@ (8000d24 <SystemClock_Config+0xe0>)
 8000cc0:	689a      	ldr	r2, [r3, #8]
 8000cc2:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 8000cc6:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000cc8:	689a      	ldr	r2, [r3, #8]
 8000cca:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8000cce:	f442 52a0 	orr.w	r2, r2, #5120	@ 0x1400
 8000cd2:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000cd4:	689a      	ldr	r2, [r3, #8]
 8000cd6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8000cda:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8000cde:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000ce0:	689a      	ldr	r2, [r3, #8]
 8000ce2:	f022 0203 	bic.w	r2, r2, #3
 8000ce6:	f042 0202 	orr.w	r2, r2, #2
 8000cea:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000cec:	4b0d      	ldr	r3, [pc, #52]	@ (8000d24 <SystemClock_Config+0xe0>)
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	f003 030c 	and.w	r3, r3, #12
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000cf4:	2b08      	cmp	r3, #8
 8000cf6:	d1f9      	bne.n	8000cec <SystemClock_Config+0xa8>
  LL_SetSystemCoreClock(96000000);
 8000cf8:	480d      	ldr	r0, [pc, #52]	@ (8000d30 <SystemClock_Config+0xec>)
 8000cfa:	f002 fb05 	bl	8003308 <LL_SetSystemCoreClock>
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000cfe:	200f      	movs	r0, #15
 8000d00:	f000 fb1e 	bl	8001340 <HAL_InitTick>
 8000d04:	b938      	cbnz	r0, 8000d16 <SystemClock_Config+0xd2>
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000d06:	4a07      	ldr	r2, [pc, #28]	@ (8000d24 <SystemClock_Config+0xe0>)
 8000d08:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8000d0c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000d10:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
}
 8000d14:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000d16:	f7ff fe13 	bl	8000940 <Error_Handler>
 8000d1a:	bf00      	nop
 8000d1c:	40023c00 	.word	0x40023c00
 8000d20:	40007000 	.word	0x40007000
 8000d24:	40023800 	.word	0x40023800
 8000d28:	ffbf8000 	.word	0xffbf8000
 8000d2c:	00401804 	.word	0x00401804
 8000d30:	05b8d800 	.word	0x05b8d800

08000d34 <main>:
{
 8000d34:	b508      	push	{r3, lr}
  HAL_Init();
 8000d36:	f000 fbcf 	bl	80014d8 <HAL_Init>
  SystemClock_Config();
 8000d3a:	f7ff ff83 	bl	8000c44 <SystemClock_Config>
  PeriphCommonClock_Config();
 8000d3e:	f7ff fdc9 	bl	80008d4 <PeriphCommonClock_Config>
  MX_GPIO_Init();
 8000d42:	f7ff fcdf 	bl	8000704 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d46:	f7ff fccb 	bl	80006e0 <MX_DMA_Init>
  MX_CRC_Init();
 8000d4a:	f7ff fdfb 	bl	8000944 <MX_CRC_Init>
  MX_FMC_Init();
 8000d4e:	f7ff fe07 	bl	8000960 <MX_FMC_Init>
  MX_I2C3_Init();
 8000d52:	f7ff fe3d 	bl	80009d0 <MX_I2C3_Init>
  MX_SPI5_Init();
 8000d56:	f7ff fe65 	bl	8000a24 <MX_SPI5_Init>
  MX_TIM1_Init();
 8000d5a:	f7ff fe83 	bl	8000a64 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8000d5e:	f7ff feb5 	bl	8000acc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8000d62:	f7ff fecd 	bl	8000b00 <MX_ADC1_Init>
  MX_LTDC_Init();
 8000d66:	f7ff ff17 	bl	8000b98 <MX_LTDC_Init>
  apInit();
 8000d6a:	f7ff fc09 	bl	8000580 <apInit>
  apMain(); // 안에 while문이 있음.
 8000d6e:	f7ff fc0d 	bl	800058c <apMain>
  while (1)
 8000d72:	e7fe      	b.n	8000d72 <main+0x3e>

08000d74 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d78:	b086      	sub	sp, #24
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	9301      	str	r3, [sp, #4]
 8000d7e:	9302      	str	r3, [sp, #8]
 8000d80:	9303      	str	r3, [sp, #12]
 8000d82:	9304      	str	r3, [sp, #16]
 8000d84:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 8000d86:	4b2d      	ldr	r3, [pc, #180]	@ (8000e3c <HAL_FMC_MspInit+0xc8>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	b113      	cbz	r3, 8000d92 <HAL_FMC_MspInit+0x1e>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000d8c:	b006      	add	sp, #24
 8000d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  FMC_Initialized = 1;
 8000d92:	f04f 0801 	mov.w	r8, #1
 8000d96:	4b29      	ldr	r3, [pc, #164]	@ (8000e3c <HAL_FMC_MspInit+0xc8>)
 8000d98:	f8c3 8000 	str.w	r8, [r3]
  __HAL_RCC_FMC_CLK_ENABLE();
 8000d9c:	2600      	movs	r6, #0
 8000d9e:	9600      	str	r6, [sp, #0]
 8000da0:	4b27      	ldr	r3, [pc, #156]	@ (8000e40 <HAL_FMC_MspInit+0xcc>)
 8000da2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000da4:	ea42 0208 	orr.w	r2, r2, r8
 8000da8:	639a      	str	r2, [r3, #56]	@ 0x38
 8000daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000dac:	ea03 0308 	and.w	r3, r3, r8
 8000db0:	9300      	str	r3, [sp, #0]
 8000db2:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8000db4:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8000db8:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dba:	2702      	movs	r7, #2
 8000dbc:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dbe:	2503      	movs	r5, #3
 8000dc0:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000dc2:	240c      	movs	r4, #12
 8000dc4:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000dc6:	a901      	add	r1, sp, #4
 8000dc8:	481e      	ldr	r0, [pc, #120]	@ (8000e44 <HAL_FMC_MspInit+0xd0>)
 8000dca:	f000 fffb 	bl	8001dc4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8000dce:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd2:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd4:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd6:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000dd8:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000dda:	a901      	add	r1, sp, #4
 8000ddc:	481a      	ldr	r0, [pc, #104]	@ (8000e48 <HAL_FMC_MspInit+0xd4>)
 8000dde:	f000 fff1 	bl	8001dc4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8000de2:	f248 1333 	movw	r3, #33075	@ 0x8133
 8000de6:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de8:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dea:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dec:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000dee:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000df0:	a901      	add	r1, sp, #4
 8000df2:	4816      	ldr	r0, [pc, #88]	@ (8000e4c <HAL_FMC_MspInit+0xd8>)
 8000df4:	f000 ffe6 	bl	8001dc4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000df8:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8000dfc:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfe:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e00:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e02:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e04:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e06:	a901      	add	r1, sp, #4
 8000e08:	4811      	ldr	r0, [pc, #68]	@ (8000e50 <HAL_FMC_MspInit+0xdc>)
 8000e0a:	f000 ffdb 	bl	8001dc4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000e0e:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8000e12:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e14:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e18:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e1a:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e1c:	a901      	add	r1, sp, #4
 8000e1e:	480d      	ldr	r0, [pc, #52]	@ (8000e54 <HAL_FMC_MspInit+0xe0>)
 8000e20:	f000 ffd0 	bl	8001dc4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000e24:	2360      	movs	r3, #96	@ 0x60
 8000e26:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e28:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e2c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e2e:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e30:	a901      	add	r1, sp, #4
 8000e32:	4809      	ldr	r0, [pc, #36]	@ (8000e58 <HAL_FMC_MspInit+0xe4>)
 8000e34:	f000 ffc6 	bl	8001dc4 <HAL_GPIO_Init>
 8000e38:	e7a8      	b.n	8000d8c <HAL_FMC_MspInit+0x18>
 8000e3a:	bf00      	nop
 8000e3c:	200004ac 	.word	0x200004ac
 8000e40:	40023800 	.word	0x40023800
 8000e44:	40021400 	.word	0x40021400
 8000e48:	40020800 	.word	0x40020800
 8000e4c:	40021800 	.word	0x40021800
 8000e50:	40021000 	.word	0x40021000
 8000e54:	40020c00 	.word	0x40020c00
 8000e58:	40020400 	.word	0x40020400

08000e5c <HAL_MspInit>:
{
 8000e5c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e5e:	2100      	movs	r1, #0
 8000e60:	9100      	str	r1, [sp, #0]
 8000e62:	4b0b      	ldr	r3, [pc, #44]	@ (8000e90 <HAL_MspInit+0x34>)
 8000e64:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000e66:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000e6a:	645a      	str	r2, [r3, #68]	@ 0x44
 8000e6c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000e6e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000e72:	9200      	str	r2, [sp, #0]
 8000e74:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e76:	9101      	str	r1, [sp, #4]
 8000e78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000e7a:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000e7e:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e86:	9301      	str	r3, [sp, #4]
 8000e88:	9b01      	ldr	r3, [sp, #4]
}
 8000e8a:	b002      	add	sp, #8
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	40023800 	.word	0x40023800

08000e94 <HAL_ADC_MspInit>:
{
 8000e94:	b530      	push	{r4, r5, lr}
 8000e96:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e98:	2300      	movs	r3, #0
 8000e9a:	9303      	str	r3, [sp, #12]
 8000e9c:	9304      	str	r3, [sp, #16]
 8000e9e:	9305      	str	r3, [sp, #20]
 8000ea0:	9306      	str	r3, [sp, #24]
 8000ea2:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 8000ea4:	6802      	ldr	r2, [r0, #0]
 8000ea6:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8000eaa:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d001      	beq.n	8000eb6 <HAL_ADC_MspInit+0x22>
}
 8000eb2:	b009      	add	sp, #36	@ 0x24
 8000eb4:	bd30      	pop	{r4, r5, pc}
 8000eb6:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000eb8:	2500      	movs	r5, #0
 8000eba:	9501      	str	r5, [sp, #4]
 8000ebc:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 8000ec0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000ec2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8000ec6:	645a      	str	r2, [r3, #68]	@ 0x44
 8000ec8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000eca:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8000ece:	9201      	str	r2, [sp, #4]
 8000ed0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed2:	9502      	str	r5, [sp, #8]
 8000ed4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ed6:	f042 0201 	orr.w	r2, r2, #1
 8000eda:	631a      	str	r2, [r3, #48]	@ 0x30
 8000edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	9302      	str	r3, [sp, #8]
 8000ee4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000ee6:	2320      	movs	r3, #32
 8000ee8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eea:	2303      	movs	r3, #3
 8000eec:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eee:	a903      	add	r1, sp, #12
 8000ef0:	4810      	ldr	r0, [pc, #64]	@ (8000f34 <HAL_ADC_MspInit+0xa0>)
 8000ef2:	f000 ff67 	bl	8001dc4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8000ef6:	4810      	ldr	r0, [pc, #64]	@ (8000f38 <HAL_ADC_MspInit+0xa4>)
 8000ef8:	4b10      	ldr	r3, [pc, #64]	@ (8000f3c <HAL_ADC_MspInit+0xa8>)
 8000efa:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8000efc:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000efe:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f00:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000f02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f06:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000f08:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000f0c:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000f0e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f12:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000f14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f18:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000f1a:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f1c:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000f1e:	f000 feb5 	bl	8001c8c <HAL_DMA_Init>
 8000f22:	b918      	cbnz	r0, 8000f2c <HAL_ADC_MspInit+0x98>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000f24:	4b04      	ldr	r3, [pc, #16]	@ (8000f38 <HAL_ADC_MspInit+0xa4>)
 8000f26:	63a3      	str	r3, [r4, #56]	@ 0x38
 8000f28:	639c      	str	r4, [r3, #56]	@ 0x38
}
 8000f2a:	e7c2      	b.n	8000eb2 <HAL_ADC_MspInit+0x1e>
      Error_Handler();
 8000f2c:	f7ff fd08 	bl	8000940 <Error_Handler>
 8000f30:	e7f8      	b.n	8000f24 <HAL_ADC_MspInit+0x90>
 8000f32:	bf00      	nop
 8000f34:	40020000 	.word	0x40020000
 8000f38:	20000404 	.word	0x20000404
 8000f3c:	40026410 	.word	0x40026410

08000f40 <HAL_CRC_MspInit>:
  if(hcrc->Instance==CRC)
 8000f40:	6802      	ldr	r2, [r0, #0]
 8000f42:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <HAL_CRC_MspInit+0x28>)
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d000      	beq.n	8000f4a <HAL_CRC_MspInit+0xa>
 8000f48:	4770      	bx	lr
{
 8000f4a:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	9301      	str	r3, [sp, #4]
 8000f50:	4b06      	ldr	r3, [pc, #24]	@ (8000f6c <HAL_CRC_MspInit+0x2c>)
 8000f52:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000f54:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8000f58:	631a      	str	r2, [r3, #48]	@ 0x30
 8000f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	9b01      	ldr	r3, [sp, #4]
}
 8000f64:	b002      	add	sp, #8
 8000f66:	4770      	bx	lr
 8000f68:	40023000 	.word	0x40023000
 8000f6c:	40023800 	.word	0x40023800

08000f70 <HAL_I2C_MspInit>:
{
 8000f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f74:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f76:	2300      	movs	r3, #0
 8000f78:	9303      	str	r3, [sp, #12]
 8000f7a:	9304      	str	r3, [sp, #16]
 8000f7c:	9305      	str	r3, [sp, #20]
 8000f7e:	9306      	str	r3, [sp, #24]
 8000f80:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C3)
 8000f82:	6802      	ldr	r2, [r0, #0]
 8000f84:	4b20      	ldr	r3, [pc, #128]	@ (8001008 <HAL_I2C_MspInit+0x98>)
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d002      	beq.n	8000f90 <HAL_I2C_MspInit+0x20>
}
 8000f8a:	b008      	add	sp, #32
 8000f8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f90:	2500      	movs	r5, #0
 8000f92:	9500      	str	r5, [sp, #0]
 8000f94:	4c1d      	ldr	r4, [pc, #116]	@ (800100c <HAL_I2C_MspInit+0x9c>)
 8000f96:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000f98:	f043 0304 	orr.w	r3, r3, #4
 8000f9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8000f9e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000fa0:	f003 0304 	and.w	r3, r3, #4
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa8:	9501      	str	r5, [sp, #4]
 8000faa:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000fac:	f043 0301 	orr.w	r3, r3, #1
 8000fb0:	6323      	str	r3, [r4, #48]	@ 0x30
 8000fb2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8000fb4:	f003 0301 	and.w	r3, r3, #1
 8000fb8:	9301      	str	r3, [sp, #4]
 8000fba:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000fbc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000fc0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fc2:	f04f 0812 	mov.w	r8, #18
 8000fc6:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fca:	2701      	movs	r7, #1
 8000fcc:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000fce:	2604      	movs	r6, #4
 8000fd0:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000fd2:	a903      	add	r1, sp, #12
 8000fd4:	480e      	ldr	r0, [pc, #56]	@ (8001010 <HAL_I2C_MspInit+0xa0>)
 8000fd6:	f000 fef5 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000fda:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000fde:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fe0:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fe4:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe6:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000fe8:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000fea:	a903      	add	r1, sp, #12
 8000fec:	4809      	ldr	r0, [pc, #36]	@ (8001014 <HAL_I2C_MspInit+0xa4>)
 8000fee:	f000 fee9 	bl	8001dc4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000ff2:	9502      	str	r5, [sp, #8]
 8000ff4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000ff6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000ffa:	6423      	str	r3, [r4, #64]	@ 0x40
 8000ffc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8000ffe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001002:	9302      	str	r3, [sp, #8]
 8001004:	9b02      	ldr	r3, [sp, #8]
}
 8001006:	e7c0      	b.n	8000f8a <HAL_I2C_MspInit+0x1a>
 8001008:	40005c00 	.word	0x40005c00
 800100c:	40023800 	.word	0x40023800
 8001010:	40020800 	.word	0x40020800
 8001014:	40020000 	.word	0x40020000

08001018 <HAL_LTDC_MspInit>:
{
 8001018:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800101c:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800101e:	2300      	movs	r3, #0
 8001020:	9307      	str	r3, [sp, #28]
 8001022:	9308      	str	r3, [sp, #32]
 8001024:	9309      	str	r3, [sp, #36]	@ 0x24
 8001026:	930a      	str	r3, [sp, #40]	@ 0x28
 8001028:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(hltdc->Instance==LTDC)
 800102a:	6802      	ldr	r2, [r0, #0]
 800102c:	4b6a      	ldr	r3, [pc, #424]	@ (80011d8 <HAL_LTDC_MspInit+0x1c0>)
 800102e:	429a      	cmp	r2, r3
 8001030:	d002      	beq.n	8001038 <HAL_LTDC_MspInit+0x20>
}
 8001032:	b00c      	add	sp, #48	@ 0x30
 8001034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001038:	2400      	movs	r4, #0
 800103a:	9400      	str	r4, [sp, #0]
 800103c:	f503 4350 	add.w	r3, r3, #53248	@ 0xd000
 8001040:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001042:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001046:	645a      	str	r2, [r3, #68]	@ 0x44
 8001048:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800104a:	f002 6280 	and.w	r2, r2, #67108864	@ 0x4000000
 800104e:	9200      	str	r2, [sp, #0]
 8001050:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001052:	9401      	str	r4, [sp, #4]
 8001054:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001056:	f042 0220 	orr.w	r2, r2, #32
 800105a:	631a      	str	r2, [r3, #48]	@ 0x30
 800105c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800105e:	f002 0220 	and.w	r2, r2, #32
 8001062:	9201      	str	r2, [sp, #4]
 8001064:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001066:	9402      	str	r4, [sp, #8]
 8001068:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800106a:	f042 0201 	orr.w	r2, r2, #1
 800106e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001070:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001072:	f002 0201 	and.w	r2, r2, #1
 8001076:	9202      	str	r2, [sp, #8]
 8001078:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800107a:	9403      	str	r4, [sp, #12]
 800107c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800107e:	f042 0202 	orr.w	r2, r2, #2
 8001082:	631a      	str	r2, [r3, #48]	@ 0x30
 8001084:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001086:	f002 0202 	and.w	r2, r2, #2
 800108a:	9203      	str	r2, [sp, #12]
 800108c:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800108e:	9404      	str	r4, [sp, #16]
 8001090:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001092:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001096:	631a      	str	r2, [r3, #48]	@ 0x30
 8001098:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800109a:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 800109e:	9204      	str	r2, [sp, #16]
 80010a0:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a2:	9405      	str	r4, [sp, #20]
 80010a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80010a6:	f042 0204 	orr.w	r2, r2, #4
 80010aa:	631a      	str	r2, [r3, #48]	@ 0x30
 80010ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80010ae:	f002 0204 	and.w	r2, r2, #4
 80010b2:	9205      	str	r2, [sp, #20]
 80010b4:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80010b6:	9406      	str	r4, [sp, #24]
 80010b8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80010ba:	f042 0208 	orr.w	r2, r2, #8
 80010be:	631a      	str	r2, [r3, #48]	@ 0x30
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	f003 0308 	and.w	r3, r3, #8
 80010c6:	9306      	str	r3, [sp, #24]
 80010c8:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80010ca:	f44f 6a80 	mov.w	sl, #1024	@ 0x400
 80010ce:	f8cd a01c 	str.w	sl, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d2:	2502      	movs	r5, #2
 80010d4:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010d6:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80010d8:	260e      	movs	r6, #14
 80010da:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80010dc:	a907      	add	r1, sp, #28
 80010de:	483f      	ldr	r0, [pc, #252]	@ (80011dc <HAL_LTDC_MspInit+0x1c4>)
 80010e0:	f000 fe70 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 80010e4:	f641 0358 	movw	r3, #6232	@ 0x1858
 80010e8:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ea:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80010ee:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80010f0:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010f2:	a907      	add	r1, sp, #28
 80010f4:	483a      	ldr	r0, [pc, #232]	@ (80011e0 <HAL_LTDC_MspInit+0x1c8>)
 80010f6:	f000 fe65 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80010fa:	2303      	movs	r3, #3
 80010fc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fe:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001100:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001102:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001104:	f04f 0809 	mov.w	r8, #9
 8001108:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800110c:	4f35      	ldr	r7, [pc, #212]	@ (80011e4 <HAL_LTDC_MspInit+0x1cc>)
 800110e:	a907      	add	r1, sp, #28
 8001110:	4638      	mov	r0, r7
 8001112:	f000 fe57 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001116:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800111a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800111e:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001120:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001122:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001124:	a907      	add	r1, sp, #28
 8001126:	4638      	mov	r0, r7
 8001128:	f000 fe4c 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800112c:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001130:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001132:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001134:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001136:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001138:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800113a:	f507 57a0 	add.w	r7, r7, #5120	@ 0x1400
 800113e:	a907      	add	r1, sp, #28
 8001140:	4638      	mov	r0, r7
 8001142:	f000 fe3f 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin;
 8001146:	23c0      	movs	r3, #192	@ 0xc0
 8001148:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114a:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800114c:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800114e:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001150:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001152:	f8df 9094 	ldr.w	r9, [pc, #148]	@ 80011e8 <HAL_LTDC_MspInit+0x1d0>
 8001156:	a907      	add	r1, sp, #28
 8001158:	4648      	mov	r0, r9
 800115a:	f000 fe33 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R2_Pin;
 800115e:	f8cd a01c 	str.w	sl, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001162:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001164:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001166:	940a      	str	r4, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001168:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(R2_GPIO_Port, &GPIO_InitStruct);
 800116a:	a907      	add	r1, sp, #28
 800116c:	4648      	mov	r0, r9
 800116e:	f000 fe29 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G7_Pin;
 8001172:	2308      	movs	r3, #8
 8001174:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001176:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001178:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800117a:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800117c:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(G7_GPIO_Port, &GPIO_InitStruct);
 800117e:	f509 6980 	add.w	r9, r9, #1024	@ 0x400
 8001182:	a907      	add	r1, sp, #28
 8001184:	4648      	mov	r0, r9
 8001186:	f000 fe1d 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = B2_Pin;
 800118a:	2340      	movs	r3, #64	@ 0x40
 800118c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118e:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001190:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001192:	940a      	str	r4, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001194:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 8001196:	a907      	add	r1, sp, #28
 8001198:	4648      	mov	r0, r9
 800119a:	f000 fe13 	bl	8001dc4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800119e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011a2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a4:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011a8:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80011aa:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011ae:	a907      	add	r1, sp, #28
 80011b0:	4638      	mov	r0, r7
 80011b2:	f000 fe07 	bl	8001dc4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 80011b6:	4622      	mov	r2, r4
 80011b8:	4621      	mov	r1, r4
 80011ba:	2058      	movs	r0, #88	@ 0x58
 80011bc:	f000 fcc2 	bl	8001b44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80011c0:	2058      	movs	r0, #88	@ 0x58
 80011c2:	f000 fccf 	bl	8001b64 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(LTDC_ER_IRQn, 0, 0);
 80011c6:	4622      	mov	r2, r4
 80011c8:	4621      	mov	r1, r4
 80011ca:	2059      	movs	r0, #89	@ 0x59
 80011cc:	f000 fcba 	bl	8001b44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_ER_IRQn);
 80011d0:	2059      	movs	r0, #89	@ 0x59
 80011d2:	f000 fcc7 	bl	8001b64 <HAL_NVIC_EnableIRQ>
}
 80011d6:	e72c      	b.n	8001032 <HAL_LTDC_MspInit+0x1a>
 80011d8:	40016800 	.word	0x40016800
 80011dc:	40021400 	.word	0x40021400
 80011e0:	40020000 	.word	0x40020000
 80011e4:	40020400 	.word	0x40020400
 80011e8:	40020800 	.word	0x40020800

080011ec <HAL_SPI_MspInit>:
{
 80011ec:	b500      	push	{lr}
 80011ee:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011f0:	2300      	movs	r3, #0
 80011f2:	9303      	str	r3, [sp, #12]
 80011f4:	9304      	str	r3, [sp, #16]
 80011f6:	9305      	str	r3, [sp, #20]
 80011f8:	9306      	str	r3, [sp, #24]
 80011fa:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI5)
 80011fc:	6802      	ldr	r2, [r0, #0]
 80011fe:	4b14      	ldr	r3, [pc, #80]	@ (8001250 <HAL_SPI_MspInit+0x64>)
 8001200:	429a      	cmp	r2, r3
 8001202:	d002      	beq.n	800120a <HAL_SPI_MspInit+0x1e>
}
 8001204:	b009      	add	sp, #36	@ 0x24
 8001206:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI5_CLK_ENABLE();
 800120a:	2100      	movs	r1, #0
 800120c:	9101      	str	r1, [sp, #4]
 800120e:	f503 4368 	add.w	r3, r3, #59392	@ 0xe800
 8001212:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001214:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001218:	645a      	str	r2, [r3, #68]	@ 0x44
 800121a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800121c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001220:	9201      	str	r2, [sp, #4]
 8001222:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001224:	9102      	str	r1, [sp, #8]
 8001226:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001228:	f042 0220 	orr.w	r2, r2, #32
 800122c:	631a      	str	r2, [r3, #48]	@ 0x30
 800122e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001230:	f003 0320 	and.w	r3, r3, #32
 8001234:	9302      	str	r3, [sp, #8]
 8001236:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001238:	f44f 7360 	mov.w	r3, #896	@ 0x380
 800123c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001242:	2305      	movs	r3, #5
 8001244:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001246:	a903      	add	r1, sp, #12
 8001248:	4802      	ldr	r0, [pc, #8]	@ (8001254 <HAL_SPI_MspInit+0x68>)
 800124a:	f000 fdbb 	bl	8001dc4 <HAL_GPIO_Init>
}
 800124e:	e7d9      	b.n	8001204 <HAL_SPI_MspInit+0x18>
 8001250:	40015000 	.word	0x40015000
 8001254:	40021400 	.word	0x40021400

08001258 <HAL_TIM_Base_MspInit>:
  if(htim_base->Instance==TIM1)
 8001258:	6802      	ldr	r2, [r0, #0]
 800125a:	4b09      	ldr	r3, [pc, #36]	@ (8001280 <HAL_TIM_Base_MspInit+0x28>)
 800125c:	429a      	cmp	r2, r3
 800125e:	d000      	beq.n	8001262 <HAL_TIM_Base_MspInit+0xa>
 8001260:	4770      	bx	lr
{
 8001262:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001264:	2300      	movs	r3, #0
 8001266:	9301      	str	r3, [sp, #4]
 8001268:	4b06      	ldr	r3, [pc, #24]	@ (8001284 <HAL_TIM_Base_MspInit+0x2c>)
 800126a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800126c:	f042 0201 	orr.w	r2, r2, #1
 8001270:	645a      	str	r2, [r3, #68]	@ 0x44
 8001272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001274:	f003 0301 	and.w	r3, r3, #1
 8001278:	9301      	str	r3, [sp, #4]
 800127a:	9b01      	ldr	r3, [sp, #4]
}
 800127c:	b002      	add	sp, #8
 800127e:	4770      	bx	lr
 8001280:	40010000 	.word	0x40010000
 8001284:	40023800 	.word	0x40023800

08001288 <HAL_UART_MspInit>:
{
 8001288:	b530      	push	{r4, r5, lr}
 800128a:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800128c:	2300      	movs	r3, #0
 800128e:	9303      	str	r3, [sp, #12]
 8001290:	9304      	str	r3, [sp, #16]
 8001292:	9305      	str	r3, [sp, #20]
 8001294:	9306      	str	r3, [sp, #24]
 8001296:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8001298:	6802      	ldr	r2, [r0, #0]
 800129a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800129e:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d001      	beq.n	80012aa <HAL_UART_MspInit+0x22>
}
 80012a6:	b009      	add	sp, #36	@ 0x24
 80012a8:	bd30      	pop	{r4, r5, pc}
 80012aa:	4604      	mov	r4, r0
    __HAL_RCC_USART1_CLK_ENABLE();
 80012ac:	2500      	movs	r5, #0
 80012ae:	9501      	str	r5, [sp, #4]
 80012b0:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 80012b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012b6:	f042 0210 	orr.w	r2, r2, #16
 80012ba:	645a      	str	r2, [r3, #68]	@ 0x44
 80012bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80012be:	f002 0210 	and.w	r2, r2, #16
 80012c2:	9201      	str	r2, [sp, #4]
 80012c4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012c6:	9502      	str	r5, [sp, #8]
 80012c8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012ca:	f042 0201 	orr.w	r2, r2, #1
 80012ce:	631a      	str	r2, [r3, #48]	@ 0x30
 80012d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012d2:	f003 0301 	and.w	r3, r3, #1
 80012d6:	9302      	str	r3, [sp, #8]
 80012d8:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 80012da:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80012de:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012e0:	2302      	movs	r3, #2
 80012e2:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e4:	2303      	movs	r3, #3
 80012e6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80012e8:	2307      	movs	r3, #7
 80012ea:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012ec:	a903      	add	r1, sp, #12
 80012ee:	480f      	ldr	r0, [pc, #60]	@ (800132c <HAL_UART_MspInit+0xa4>)
 80012f0:	f000 fd68 	bl	8001dc4 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80012f4:	480e      	ldr	r0, [pc, #56]	@ (8001330 <HAL_UART_MspInit+0xa8>)
 80012f6:	4b0f      	ldr	r3, [pc, #60]	@ (8001334 <HAL_UART_MspInit+0xac>)
 80012f8:	6003      	str	r3, [r0, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80012fa:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80012fe:	6043      	str	r3, [r0, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001300:	6085      	str	r5, [r0, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001302:	60c5      	str	r5, [r0, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001304:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001308:	6103      	str	r3, [r0, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800130a:	6145      	str	r5, [r0, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800130c:	6185      	str	r5, [r0, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800130e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001312:	61c3      	str	r3, [r0, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001314:	6205      	str	r5, [r0, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001316:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001318:	f000 fcb8 	bl	8001c8c <HAL_DMA_Init>
 800131c:	b918      	cbnz	r0, 8001326 <HAL_UART_MspInit+0x9e>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800131e:	4b04      	ldr	r3, [pc, #16]	@ (8001330 <HAL_UART_MspInit+0xa8>)
 8001320:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8001322:	639c      	str	r4, [r3, #56]	@ 0x38
}
 8001324:	e7bf      	b.n	80012a6 <HAL_UART_MspInit+0x1e>
      Error_Handler();
 8001326:	f7ff fb0b 	bl	8000940 <Error_Handler>
 800132a:	e7f8      	b.n	800131e <HAL_UART_MspInit+0x96>
 800132c:	40020000 	.word	0x40020000
 8001330:	200001b8 	.word	0x200001b8
 8001334:	40026440 	.word	0x40026440

08001338 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001338:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 800133a:	f7ff fd1b 	bl	8000d74 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 800133e:	bd08      	pop	{r3, pc}

08001340 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001340:	b530      	push	{r4, r5, lr}
 8001342:	b089      	sub	sp, #36	@ 0x24
 8001344:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	9301      	str	r3, [sp, #4]
 800134a:	4b21      	ldr	r3, [pc, #132]	@ (80013d0 <HAL_InitTick+0x90>)
 800134c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800134e:	f042 0210 	orr.w	r2, r2, #16
 8001352:	641a      	str	r2, [r3, #64]	@ 0x40
 8001354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001356:	f003 0310 	and.w	r3, r3, #16
 800135a:	9301      	str	r3, [sp, #4]
 800135c:	9b01      	ldr	r3, [sp, #4]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800135e:	a902      	add	r1, sp, #8
 8001360:	a803      	add	r0, sp, #12
 8001362:	f001 f97f 	bl	8002664 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001366:	9b06      	ldr	r3, [sp, #24]
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001368:	b9cb      	cbnz	r3, 800139e <HAL_InitTick+0x5e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800136a:	f001 f95b 	bl	8002624 <HAL_RCC_GetPCLK1Freq>
 800136e:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001370:	4a18      	ldr	r2, [pc, #96]	@ (80013d4 <HAL_InitTick+0x94>)
 8001372:	fba2 2303 	umull	r2, r3, r2, r3
 8001376:	0c9b      	lsrs	r3, r3, #18
 8001378:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800137a:	4817      	ldr	r0, [pc, #92]	@ (80013d8 <HAL_InitTick+0x98>)
 800137c:	4a17      	ldr	r2, [pc, #92]	@ (80013dc <HAL_InitTick+0x9c>)
 800137e:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001380:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001384:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001386:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 8001388:	2300      	movs	r3, #0
 800138a:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800138c:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800138e:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001390:	f001 fb98 	bl	8002ac4 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 8001394:	4605      	mov	r5, r0
 8001396:	b130      	cbz	r0, 80013a6 <HAL_InitTick+0x66>
    }
  }

 /* Return function status */
  return status;
}
 8001398:	4628      	mov	r0, r5
 800139a:	b009      	add	sp, #36	@ 0x24
 800139c:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800139e:	f001 f941 	bl	8002624 <HAL_RCC_GetPCLK1Freq>
 80013a2:	0043      	lsls	r3, r0, #1
 80013a4:	e7e4      	b.n	8001370 <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim6);
 80013a6:	480c      	ldr	r0, [pc, #48]	@ (80013d8 <HAL_InitTick+0x98>)
 80013a8:	f001 fa28 	bl	80027fc <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80013ac:	4605      	mov	r5, r0
 80013ae:	2800      	cmp	r0, #0
 80013b0:	d1f2      	bne.n	8001398 <HAL_InitTick+0x58>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80013b2:	2036      	movs	r0, #54	@ 0x36
 80013b4:	f000 fbd6 	bl	8001b64 <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013b8:	2c0f      	cmp	r4, #15
 80013ba:	d901      	bls.n	80013c0 <HAL_InitTick+0x80>
        status = HAL_ERROR;
 80013bc:	2501      	movs	r5, #1
 80013be:	e7eb      	b.n	8001398 <HAL_InitTick+0x58>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80013c0:	2200      	movs	r2, #0
 80013c2:	4621      	mov	r1, r4
 80013c4:	2036      	movs	r0, #54	@ 0x36
 80013c6:	f000 fbbd 	bl	8001b44 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80013ca:	4b05      	ldr	r3, [pc, #20]	@ (80013e0 <HAL_InitTick+0xa0>)
 80013cc:	601c      	str	r4, [r3, #0]
 80013ce:	e7e3      	b.n	8001398 <HAL_InitTick+0x58>
 80013d0:	40023800 	.word	0x40023800
 80013d4:	431bde83 	.word	0x431bde83
 80013d8:	200004b0 	.word	0x200004b0
 80013dc:	40001000 	.word	0x40001000
 80013e0:	20000008 	.word	0x20000008

080013e4 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013e4:	e7fe      	b.n	80013e4 <NMI_Handler>

080013e6 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013e6:	e7fe      	b.n	80013e6 <HardFault_Handler>

080013e8 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013e8:	e7fe      	b.n	80013e8 <MemManage_Handler>

080013ea <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013ea:	e7fe      	b.n	80013ea <BusFault_Handler>

080013ec <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013ec:	e7fe      	b.n	80013ec <UsageFault_Handler>

080013ee <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80013ee:	4770      	bx	lr

080013f0 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013f0:	4770      	bx	lr

080013f2 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80013f2:	4770      	bx	lr

080013f4 <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80013f4:	4770      	bx	lr
	...

080013f8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80013f8:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80013fa:	4802      	ldr	r0, [pc, #8]	@ (8001404 <TIM6_DAC_IRQHandler+0xc>)
 80013fc:	f001 fa46 	bl	800288c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001400:	bd08      	pop	{r3, pc}
 8001402:	bf00      	nop
 8001404:	200004b0 	.word	0x200004b0

08001408 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001408:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800140a:	4802      	ldr	r0, [pc, #8]	@ (8001414 <LTDC_IRQHandler+0xc>)
 800140c:	f001 f863 	bl	80024d6 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001410:	bd08      	pop	{r3, pc}
 8001412:	bf00      	nop
 8001414:	20000300 	.word	0x20000300

08001418 <LTDC_ER_IRQHandler>:

/**
  * @brief This function handles LTDC global error interrupt.
  */
void LTDC_ER_IRQHandler(void)
{
 8001418:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_ER_IRQn 0 */

  /* USER CODE END LTDC_ER_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800141a:	4802      	ldr	r0, [pc, #8]	@ (8001424 <LTDC_ER_IRQHandler+0xc>)
 800141c:	f001 f85b 	bl	80024d6 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_ER_IRQn 1 */

  /* USER CODE END LTDC_ER_IRQn 1 */
}
 8001420:	bd08      	pop	{r3, pc}
 8001422:	bf00      	nop
 8001424:	20000300 	.word	0x20000300

08001428 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001428:	b510      	push	{r4, lr}
 800142a:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800142c:	4a0c      	ldr	r2, [pc, #48]	@ (8001460 <_sbrk+0x38>)
 800142e:	490d      	ldr	r1, [pc, #52]	@ (8001464 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001430:	480d      	ldr	r0, [pc, #52]	@ (8001468 <_sbrk+0x40>)
 8001432:	6800      	ldr	r0, [r0, #0]
 8001434:	b140      	cbz	r0, 8001448 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001436:	480c      	ldr	r0, [pc, #48]	@ (8001468 <_sbrk+0x40>)
 8001438:	6800      	ldr	r0, [r0, #0]
 800143a:	4403      	add	r3, r0
 800143c:	1a52      	subs	r2, r2, r1
 800143e:	4293      	cmp	r3, r2
 8001440:	d806      	bhi.n	8001450 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001442:	4a09      	ldr	r2, [pc, #36]	@ (8001468 <_sbrk+0x40>)
 8001444:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001446:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001448:	4807      	ldr	r0, [pc, #28]	@ (8001468 <_sbrk+0x40>)
 800144a:	4c08      	ldr	r4, [pc, #32]	@ (800146c <_sbrk+0x44>)
 800144c:	6004      	str	r4, [r0, #0]
 800144e:	e7f2      	b.n	8001436 <_sbrk+0xe>
    errno = ENOMEM;
 8001450:	f001 ffa2 	bl	8003398 <__errno>
 8001454:	230c      	movs	r3, #12
 8001456:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001458:	f04f 30ff 	mov.w	r0, #4294967295
 800145c:	e7f3      	b.n	8001446 <_sbrk+0x1e>
 800145e:	bf00      	nop
 8001460:	20030000 	.word	0x20030000
 8001464:	00000400 	.word	0x00000400
 8001468:	200004f8 	.word	0x200004f8
 800146c:	20000648 	.word	0x20000648

08001470 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001470:	4a03      	ldr	r2, [pc, #12]	@ (8001480 <SystemInit+0x10>)
 8001472:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8001476:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800147a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800147e:	4770      	bx	lr
 8001480:	e000ed00 	.word	0xe000ed00

08001484 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001484:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014bc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001488:	f7ff fff2 	bl	8001470 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800148c:	480c      	ldr	r0, [pc, #48]	@ (80014c0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800148e:	490d      	ldr	r1, [pc, #52]	@ (80014c4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001490:	4a0d      	ldr	r2, [pc, #52]	@ (80014c8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001492:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001494:	e002      	b.n	800149c <LoopCopyDataInit>

08001496 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001496:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001498:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800149a:	3304      	adds	r3, #4

0800149c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800149c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800149e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014a0:	d3f9      	bcc.n	8001496 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014a2:	4a0a      	ldr	r2, [pc, #40]	@ (80014cc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014a4:	4c0a      	ldr	r4, [pc, #40]	@ (80014d0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014a8:	e001      	b.n	80014ae <LoopFillZerobss>

080014aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014ac:	3204      	adds	r2, #4

080014ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014b0:	d3fb      	bcc.n	80014aa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80014b2:	f001 ff77 	bl	80033a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014b6:	f7ff fc3d 	bl	8000d34 <main>
  bx  lr    
 80014ba:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80014bc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80014c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014c4:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 80014c8:	08003d0c 	.word	0x08003d0c
  ldr r2, =_sbss
 80014cc:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 80014d0:	20000648 	.word	0x20000648

080014d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014d4:	e7fe      	b.n	80014d4 <ADC_IRQHandler>
	...

080014d8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014d8:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014da:	4b0b      	ldr	r3, [pc, #44]	@ (8001508 <HAL_Init+0x30>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80014e2:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80014ea:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80014f2:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014f4:	2003      	movs	r0, #3
 80014f6:	f000 fb13 	bl	8001b20 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80014fa:	200f      	movs	r0, #15
 80014fc:	f7ff ff20 	bl	8001340 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001500:	f7ff fcac 	bl	8000e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001504:	2000      	movs	r0, #0
 8001506:	bd08      	pop	{r3, pc}
 8001508:	40023c00 	.word	0x40023c00

0800150c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800150c:	4a03      	ldr	r2, [pc, #12]	@ (800151c <HAL_IncTick+0x10>)
 800150e:	6811      	ldr	r1, [r2, #0]
 8001510:	4b03      	ldr	r3, [pc, #12]	@ (8001520 <HAL_IncTick+0x14>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	440b      	add	r3, r1
 8001516:	6013      	str	r3, [r2, #0]
}
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	200004fc 	.word	0x200004fc
 8001520:	20000004 	.word	0x20000004

08001524 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001524:	4b01      	ldr	r3, [pc, #4]	@ (800152c <HAL_GetTick+0x8>)
 8001526:	6818      	ldr	r0, [r3, #0]
}
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	200004fc 	.word	0x200004fc

08001530 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001530:	4b4a      	ldr	r3, [pc, #296]	@ (800165c <ADC_Init+0x12c>)
 8001532:	685a      	ldr	r2, [r3, #4]
 8001534:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001538:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	6841      	ldr	r1, [r0, #4]
 800153e:	430a      	orrs	r2, r1
 8001540:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001542:	6802      	ldr	r2, [r0, #0]
 8001544:	6853      	ldr	r3, [r2, #4]
 8001546:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800154a:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800154c:	6802      	ldr	r2, [r0, #0]
 800154e:	6853      	ldr	r3, [r2, #4]
 8001550:	6901      	ldr	r1, [r0, #16]
 8001552:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001556:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001558:	6802      	ldr	r2, [r0, #0]
 800155a:	6853      	ldr	r3, [r2, #4]
 800155c:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8001560:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001562:	6802      	ldr	r2, [r0, #0]
 8001564:	6853      	ldr	r3, [r2, #4]
 8001566:	6881      	ldr	r1, [r0, #8]
 8001568:	430b      	orrs	r3, r1
 800156a:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800156c:	6802      	ldr	r2, [r0, #0]
 800156e:	6893      	ldr	r3, [r2, #8]
 8001570:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001574:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001576:	6802      	ldr	r2, [r0, #0]
 8001578:	6893      	ldr	r3, [r2, #8]
 800157a:	68c1      	ldr	r1, [r0, #12]
 800157c:	430b      	orrs	r3, r1
 800157e:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001580:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 8001582:	4b37      	ldr	r3, [pc, #220]	@ (8001660 <ADC_Init+0x130>)
 8001584:	429a      	cmp	r2, r3
 8001586:	d057      	beq.n	8001638 <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001588:	6802      	ldr	r2, [r0, #0]
 800158a:	6893      	ldr	r3, [r2, #8]
 800158c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001590:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001592:	6802      	ldr	r2, [r0, #0]
 8001594:	6893      	ldr	r3, [r2, #8]
 8001596:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 8001598:	430b      	orrs	r3, r1
 800159a:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800159c:	6802      	ldr	r2, [r0, #0]
 800159e:	6893      	ldr	r3, [r2, #8]
 80015a0:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80015a4:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80015a6:	6802      	ldr	r2, [r0, #0]
 80015a8:	6893      	ldr	r3, [r2, #8]
 80015aa:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80015ac:	430b      	orrs	r3, r1
 80015ae:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80015b0:	6802      	ldr	r2, [r0, #0]
 80015b2:	6893      	ldr	r3, [r2, #8]
 80015b4:	f023 0302 	bic.w	r3, r3, #2
 80015b8:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80015ba:	6802      	ldr	r2, [r0, #0]
 80015bc:	6893      	ldr	r3, [r2, #8]
 80015be:	7e01      	ldrb	r1, [r0, #24]
 80015c0:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 80015c4:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80015c6:	f890 3020 	ldrb.w	r3, [r0, #32]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d03f      	beq.n	800164e <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80015ce:	6802      	ldr	r2, [r0, #0]
 80015d0:	6853      	ldr	r3, [r2, #4]
 80015d2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80015d6:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80015d8:	6802      	ldr	r2, [r0, #0]
 80015da:	6853      	ldr	r3, [r2, #4]
 80015dc:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80015e0:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80015e2:	6801      	ldr	r1, [r0, #0]
 80015e4:	684b      	ldr	r3, [r1, #4]
 80015e6:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 80015e8:	3a01      	subs	r2, #1
 80015ea:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80015ee:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80015f0:	6802      	ldr	r2, [r0, #0]
 80015f2:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80015f4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80015f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80015fa:	6801      	ldr	r1, [r0, #0]
 80015fc:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80015fe:	69c2      	ldr	r2, [r0, #28]
 8001600:	3a01      	subs	r2, #1
 8001602:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8001606:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001608:	6802      	ldr	r2, [r0, #0]
 800160a:	6893      	ldr	r3, [r2, #8]
 800160c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001610:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001612:	6802      	ldr	r2, [r0, #0]
 8001614:	6893      	ldr	r3, [r2, #8]
 8001616:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 800161a:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 800161e:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001620:	6802      	ldr	r2, [r0, #0]
 8001622:	6893      	ldr	r3, [r2, #8]
 8001624:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001628:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800162a:	6802      	ldr	r2, [r0, #0]
 800162c:	6893      	ldr	r3, [r2, #8]
 800162e:	6941      	ldr	r1, [r0, #20]
 8001630:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8001634:	6093      	str	r3, [r2, #8]
}
 8001636:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001638:	6802      	ldr	r2, [r0, #0]
 800163a:	6893      	ldr	r3, [r2, #8]
 800163c:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001640:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001642:	6802      	ldr	r2, [r0, #0]
 8001644:	6893      	ldr	r3, [r2, #8]
 8001646:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 800164a:	6093      	str	r3, [r2, #8]
 800164c:	e7b0      	b.n	80015b0 <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800164e:	6802      	ldr	r2, [r0, #0]
 8001650:	6853      	ldr	r3, [r2, #4]
 8001652:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001656:	6053      	str	r3, [r2, #4]
 8001658:	e7ca      	b.n	80015f0 <ADC_Init+0xc0>
 800165a:	bf00      	nop
 800165c:	40012300 	.word	0x40012300
 8001660:	0f000001 	.word	0x0f000001

08001664 <HAL_ADC_Init>:
  if (hadc == NULL)
 8001664:	b338      	cbz	r0, 80016b6 <HAL_ADC_Init+0x52>
{
 8001666:	b510      	push	{r4, lr}
 8001668:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 800166a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800166c:	b143      	cbz	r3, 8001680 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800166e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001670:	f013 0f10 	tst.w	r3, #16
 8001674:	d00b      	beq.n	800168e <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 8001676:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001678:	2300      	movs	r3, #0
 800167a:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800167e:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001680:	f7ff fc08 	bl	8000e94 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8001684:	2300      	movs	r3, #0
 8001686:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 8001688:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 800168c:	e7ef      	b.n	800166e <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 800168e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001690:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001694:	f023 0302 	bic.w	r3, r3, #2
 8001698:	f043 0302 	orr.w	r3, r3, #2
 800169c:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 800169e:	4620      	mov	r0, r4
 80016a0:	f7ff ff46 	bl	8001530 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 80016a4:	2000      	movs	r0, #0
 80016a6:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80016a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80016aa:	f023 0303 	bic.w	r3, r3, #3
 80016ae:	f043 0301 	orr.w	r3, r3, #1
 80016b2:	6423      	str	r3, [r4, #64]	@ 0x40
 80016b4:	e7e0      	b.n	8001678 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 80016b6:	2001      	movs	r0, #1
}
 80016b8:	4770      	bx	lr
	...

080016bc <HAL_ADC_Start_DMA>:
{
 80016bc:	b510      	push	{r4, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 80016c2:	2200      	movs	r2, #0
 80016c4:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80016c6:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80016ca:	2a01      	cmp	r2, #1
 80016cc:	f000 80ae 	beq.w	800182c <HAL_ADC_Start_DMA+0x170>
 80016d0:	4604      	mov	r4, r0
 80016d2:	2201      	movs	r2, #1
 80016d4:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80016d8:	6802      	ldr	r2, [r0, #0]
 80016da:	6890      	ldr	r0, [r2, #8]
 80016dc:	f010 0f01 	tst.w	r0, #1
 80016e0:	d113      	bne.n	800170a <HAL_ADC_Start_DMA+0x4e>
    __HAL_ADC_ENABLE(hadc);
 80016e2:	6890      	ldr	r0, [r2, #8]
 80016e4:	f040 0001 	orr.w	r0, r0, #1
 80016e8:	6090      	str	r0, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80016ea:	4a53      	ldr	r2, [pc, #332]	@ (8001838 <HAL_ADC_Start_DMA+0x17c>)
 80016ec:	6810      	ldr	r0, [r2, #0]
 80016ee:	4a53      	ldr	r2, [pc, #332]	@ (800183c <HAL_ADC_Start_DMA+0x180>)
 80016f0:	fba2 2000 	umull	r2, r0, r2, r0
 80016f4:	0c80      	lsrs	r0, r0, #18
 80016f6:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80016fa:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 80016fc:	e002      	b.n	8001704 <HAL_ADC_Start_DMA+0x48>
      counter--;
 80016fe:	9801      	ldr	r0, [sp, #4]
 8001700:	3801      	subs	r0, #1
 8001702:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8001704:	9801      	ldr	r0, [sp, #4]
 8001706:	2800      	cmp	r0, #0
 8001708:	d1f9      	bne.n	80016fe <HAL_ADC_Start_DMA+0x42>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800170a:	6822      	ldr	r2, [r4, #0]
 800170c:	6890      	ldr	r0, [r2, #8]
 800170e:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8001712:	d003      	beq.n	800171c <HAL_ADC_Start_DMA+0x60>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001714:	6890      	ldr	r0, [r2, #8]
 8001716:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 800171a:	6090      	str	r0, [r2, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800171c:	6822      	ldr	r2, [r4, #0]
 800171e:	6890      	ldr	r0, [r2, #8]
 8001720:	f010 0f01 	tst.w	r0, #1
 8001724:	d077      	beq.n	8001816 <HAL_ADC_Start_DMA+0x15a>
    ADC_STATE_CLR_SET(hadc->State,
 8001726:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8001728:	f420 60e0 	bic.w	r0, r0, #1792	@ 0x700
 800172c:	f020 0001 	bic.w	r0, r0, #1
 8001730:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 8001734:	6420      	str	r0, [r4, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001736:	6852      	ldr	r2, [r2, #4]
 8001738:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800173c:	d005      	beq.n	800174a <HAL_ADC_Start_DMA+0x8e>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800173e:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001740:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001744:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001748:	6422      	str	r2, [r4, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800174a:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 800174c:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8001750:	d036      	beq.n	80017c0 <HAL_ADC_Start_DMA+0x104>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001752:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001754:	f022 0206 	bic.w	r2, r2, #6
 8001758:	6462      	str	r2, [r4, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 800175a:	2200      	movs	r2, #0
 800175c:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001760:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001762:	4837      	ldr	r0, [pc, #220]	@ (8001840 <HAL_ADC_Start_DMA+0x184>)
 8001764:	63d0      	str	r0, [r2, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001766:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001768:	4836      	ldr	r0, [pc, #216]	@ (8001844 <HAL_ADC_Start_DMA+0x188>)
 800176a:	6410      	str	r0, [r2, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800176c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 800176e:	4836      	ldr	r0, [pc, #216]	@ (8001848 <HAL_ADC_Start_DMA+0x18c>)
 8001770:	64d0      	str	r0, [r2, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001772:	6822      	ldr	r2, [r4, #0]
 8001774:	f06f 0022 	mvn.w	r0, #34	@ 0x22
 8001778:	6010      	str	r0, [r2, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800177a:	6820      	ldr	r0, [r4, #0]
 800177c:	6842      	ldr	r2, [r0, #4]
 800177e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001782:	6042      	str	r2, [r0, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001784:	6820      	ldr	r0, [r4, #0]
 8001786:	6882      	ldr	r2, [r0, #8]
 8001788:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800178c:	6082      	str	r2, [r0, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800178e:	6820      	ldr	r0, [r4, #0]
 8001790:	460a      	mov	r2, r1
 8001792:	f100 014c 	add.w	r1, r0, #76	@ 0x4c
 8001796:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001798:	f000 fade 	bl	8001d58 <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800179c:	4b2b      	ldr	r3, [pc, #172]	@ (800184c <HAL_ADC_Start_DMA+0x190>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	f013 0f1f 	tst.w	r3, #31
 80017a4:	d127      	bne.n	80017f6 <HAL_ADC_Start_DMA+0x13a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80017a6:	6823      	ldr	r3, [r4, #0]
 80017a8:	4a29      	ldr	r2, [pc, #164]	@ (8001850 <HAL_ADC_Start_DMA+0x194>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d011      	beq.n	80017d2 <HAL_ADC_Start_DMA+0x116>
 80017ae:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d007      	beq.n	80017c6 <HAL_ADC_Start_DMA+0x10a>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80017b6:	4a27      	ldr	r2, [pc, #156]	@ (8001854 <HAL_ADC_Start_DMA+0x198>)
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d014      	beq.n	80017e6 <HAL_ADC_Start_DMA+0x12a>
  return HAL_OK;
 80017bc:	2000      	movs	r0, #0
 80017be:	e033      	b.n	8001828 <HAL_ADC_Start_DMA+0x16c>
      ADC_CLEAR_ERRORCODE(hadc);
 80017c0:	2200      	movs	r2, #0
 80017c2:	6462      	str	r2, [r4, #68]	@ 0x44
 80017c4:	e7c9      	b.n	800175a <HAL_ADC_Start_DMA+0x9e>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80017c6:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 80017ca:	6852      	ldr	r2, [r2, #4]
 80017cc:	f012 0f1f 	tst.w	r2, #31
 80017d0:	d1f1      	bne.n	80017b6 <HAL_ADC_Start_DMA+0xfa>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80017d2:	689a      	ldr	r2, [r3, #8]
 80017d4:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 80017d8:	d12a      	bne.n	8001830 <HAL_ADC_Start_DMA+0x174>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017da:	689a      	ldr	r2, [r3, #8]
 80017dc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80017e0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80017e2:	2000      	movs	r0, #0
 80017e4:	e020      	b.n	8001828 <HAL_ADC_Start_DMA+0x16c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80017e6:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 80017ea:	6852      	ldr	r2, [r2, #4]
 80017ec:	f012 0f10 	tst.w	r2, #16
 80017f0:	d0ef      	beq.n	80017d2 <HAL_ADC_Start_DMA+0x116>
  return HAL_OK;
 80017f2:	2000      	movs	r0, #0
 80017f4:	e018      	b.n	8001828 <HAL_ADC_Start_DMA+0x16c>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80017f6:	6823      	ldr	r3, [r4, #0]
 80017f8:	4a15      	ldr	r2, [pc, #84]	@ (8001850 <HAL_ADC_Start_DMA+0x194>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d001      	beq.n	8001802 <HAL_ADC_Start_DMA+0x146>
  return HAL_OK;
 80017fe:	2000      	movs	r0, #0
 8001800:	e012      	b.n	8001828 <HAL_ADC_Start_DMA+0x16c>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001802:	689a      	ldr	r2, [r3, #8]
 8001804:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001808:	d114      	bne.n	8001834 <HAL_ADC_Start_DMA+0x178>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800180a:	689a      	ldr	r2, [r3, #8]
 800180c:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001810:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001812:	2000      	movs	r0, #0
 8001814:	e008      	b.n	8001828 <HAL_ADC_Start_DMA+0x16c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001816:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001818:	f043 0310 	orr.w	r3, r3, #16
 800181c:	6423      	str	r3, [r4, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800181e:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001820:	f043 0301 	orr.w	r3, r3, #1
 8001824:	6463      	str	r3, [r4, #68]	@ 0x44
  return HAL_OK;
 8001826:	2000      	movs	r0, #0
}
 8001828:	b002      	add	sp, #8
 800182a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800182c:	2002      	movs	r0, #2
 800182e:	e7fb      	b.n	8001828 <HAL_ADC_Start_DMA+0x16c>
  return HAL_OK;
 8001830:	2000      	movs	r0, #0
 8001832:	e7f9      	b.n	8001828 <HAL_ADC_Start_DMA+0x16c>
 8001834:	2000      	movs	r0, #0
 8001836:	e7f7      	b.n	8001828 <HAL_ADC_Start_DMA+0x16c>
 8001838:	20000000 	.word	0x20000000
 800183c:	431bde83 	.word	0x431bde83
 8001840:	0800187f 	.word	0x0800187f
 8001844:	0800185d 	.word	0x0800185d
 8001848:	08001869 	.word	0x08001869
 800184c:	40012300 	.word	0x40012300
 8001850:	40012000 	.word	0x40012000
 8001854:	40012200 	.word	0x40012200

08001858 <HAL_ADC_ConvCpltCallback>:
}
 8001858:	4770      	bx	lr

0800185a <HAL_ADC_ConvHalfCpltCallback>:
}
 800185a:	4770      	bx	lr

0800185c <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800185c:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800185e:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001860:	f7ff fffb 	bl	800185a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001864:	bd08      	pop	{r3, pc}

08001866 <HAL_ADC_ErrorCallback>:
}
 8001866:	4770      	bx	lr

08001868 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001868:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800186a:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800186c:	2340      	movs	r3, #64	@ 0x40
 800186e:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001870:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001872:	f043 0304 	orr.w	r3, r3, #4
 8001876:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001878:	f7ff fff5 	bl	8001866 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800187c:	bd08      	pop	{r3, pc}

0800187e <ADC_DMAConvCplt>:
{
 800187e:	b508      	push	{r3, lr}
 8001880:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001882:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001884:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001886:	f012 0f50 	tst.w	r2, #80	@ 0x50
 800188a:	d125      	bne.n	80018d8 <ADC_DMAConvCplt+0x5a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800188c:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 800188e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001892:	6403      	str	r3, [r0, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001894:	6803      	ldr	r3, [r0, #0]
 8001896:	689a      	ldr	r2, [r3, #8]
 8001898:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 800189c:	d119      	bne.n	80018d2 <ADC_DMAConvCplt+0x54>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800189e:	7e02      	ldrb	r2, [r0, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80018a0:	b9ba      	cbnz	r2, 80018d2 <ADC_DMAConvCplt+0x54>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80018a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80018a4:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 80018a8:	d003      	beq.n	80018b2 <ADC_DMAConvCplt+0x34>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80018aa:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80018ac:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80018b0:	d10f      	bne.n	80018d2 <ADC_DMAConvCplt+0x54>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80018b2:	685a      	ldr	r2, [r3, #4]
 80018b4:	f022 0220 	bic.w	r2, r2, #32
 80018b8:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80018ba:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80018bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80018c0:	6403      	str	r3, [r0, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80018c2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80018c4:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 80018c8:	d103      	bne.n	80018d2 <ADC_DMAConvCplt+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80018ca:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80018cc:	f043 0301 	orr.w	r3, r3, #1
 80018d0:	6403      	str	r3, [r0, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80018d2:	f7ff ffc1 	bl	8001858 <HAL_ADC_ConvCpltCallback>
}
 80018d6:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80018d8:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 80018da:	f012 0f10 	tst.w	r2, #16
 80018de:	d104      	bne.n	80018ea <ADC_DMAConvCplt+0x6c>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80018e0:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 80018e2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80018e4:	4618      	mov	r0, r3
 80018e6:	4790      	blx	r2
}
 80018e8:	e7f5      	b.n	80018d6 <ADC_DMAConvCplt+0x58>
      HAL_ADC_ErrorCallback(hadc);
 80018ea:	f7ff ffbc 	bl	8001866 <HAL_ADC_ErrorCallback>
 80018ee:	e7f2      	b.n	80018d6 <ADC_DMAConvCplt+0x58>

080018f0 <HAL_ADC_ConfigChannel>:
{
 80018f0:	b430      	push	{r4, r5}
 80018f2:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 80018f4:	2200      	movs	r2, #0
 80018f6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80018f8:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80018fc:	2a01      	cmp	r2, #1
 80018fe:	f000 80c0 	beq.w	8001a82 <HAL_ADC_ConfigChannel+0x192>
 8001902:	4603      	mov	r3, r0
 8001904:	2201      	movs	r2, #1
 8001906:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 800190a:	680a      	ldr	r2, [r1, #0]
 800190c:	2a09      	cmp	r2, #9
 800190e:	d940      	bls.n	8001992 <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001910:	6804      	ldr	r4, [r0, #0]
 8001912:	68e0      	ldr	r0, [r4, #12]
 8001914:	b292      	uxth	r2, r2
 8001916:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800191a:	3a1e      	subs	r2, #30
 800191c:	f04f 0c07 	mov.w	ip, #7
 8001920:	fa0c f202 	lsl.w	r2, ip, r2
 8001924:	ea20 0202 	bic.w	r2, r0, r2
 8001928:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800192a:	681c      	ldr	r4, [r3, #0]
 800192c:	68e0      	ldr	r0, [r4, #12]
 800192e:	880a      	ldrh	r2, [r1, #0]
 8001930:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001934:	3a1e      	subs	r2, #30
 8001936:	688d      	ldr	r5, [r1, #8]
 8001938:	fa05 f202 	lsl.w	r2, r5, r2
 800193c:	4302      	orrs	r2, r0
 800193e:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 8001940:	684a      	ldr	r2, [r1, #4]
 8001942:	2a06      	cmp	r2, #6
 8001944:	d83c      	bhi.n	80019c0 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001946:	681c      	ldr	r4, [r3, #0]
 8001948:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 800194a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800194e:	3a05      	subs	r2, #5
 8001950:	f04f 0c1f 	mov.w	ip, #31
 8001954:	fa0c f202 	lsl.w	r2, ip, r2
 8001958:	ea20 0202 	bic.w	r2, r0, r2
 800195c:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800195e:	681c      	ldr	r4, [r3, #0]
 8001960:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001962:	684a      	ldr	r2, [r1, #4]
 8001964:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001968:	3a05      	subs	r2, #5
 800196a:	f8b1 c000 	ldrh.w	ip, [r1]
 800196e:	fa0c f202 	lsl.w	r2, ip, r2
 8001972:	4302      	orrs	r2, r0
 8001974:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001976:	6818      	ldr	r0, [r3, #0]
 8001978:	4a43      	ldr	r2, [pc, #268]	@ (8001a88 <HAL_ADC_ConfigChannel+0x198>)
 800197a:	4290      	cmp	r0, r2
 800197c:	d050      	beq.n	8001a20 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800197e:	6818      	ldr	r0, [r3, #0]
 8001980:	4a41      	ldr	r2, [pc, #260]	@ (8001a88 <HAL_ADC_ConfigChannel+0x198>)
 8001982:	4290      	cmp	r0, r2
 8001984:	d059      	beq.n	8001a3a <HAL_ADC_ConfigChannel+0x14a>
  __HAL_UNLOCK(hadc);
 8001986:	2000      	movs	r0, #0
 8001988:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 800198c:	b002      	add	sp, #8
 800198e:	bc30      	pop	{r4, r5}
 8001990:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001992:	6804      	ldr	r4, [r0, #0]
 8001994:	6920      	ldr	r0, [r4, #16]
 8001996:	b292      	uxth	r2, r2
 8001998:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 800199c:	f04f 0c07 	mov.w	ip, #7
 80019a0:	fa0c f202 	lsl.w	r2, ip, r2
 80019a4:	ea20 0202 	bic.w	r2, r0, r2
 80019a8:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80019aa:	681c      	ldr	r4, [r3, #0]
 80019ac:	6920      	ldr	r0, [r4, #16]
 80019ae:	880a      	ldrh	r2, [r1, #0]
 80019b0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80019b4:	688d      	ldr	r5, [r1, #8]
 80019b6:	fa05 f202 	lsl.w	r2, r5, r2
 80019ba:	4302      	orrs	r2, r0
 80019bc:	6122      	str	r2, [r4, #16]
 80019be:	e7bf      	b.n	8001940 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 80019c0:	2a0c      	cmp	r2, #12
 80019c2:	d816      	bhi.n	80019f2 <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80019c4:	681d      	ldr	r5, [r3, #0]
 80019c6:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80019c8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80019cc:	3a23      	subs	r2, #35	@ 0x23
 80019ce:	241f      	movs	r4, #31
 80019d0:	fa04 f202 	lsl.w	r2, r4, r2
 80019d4:	ea20 0202 	bic.w	r2, r0, r2
 80019d8:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80019da:	681d      	ldr	r5, [r3, #0]
 80019dc:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 80019de:	684a      	ldr	r2, [r1, #4]
 80019e0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80019e4:	3a23      	subs	r2, #35	@ 0x23
 80019e6:	880c      	ldrh	r4, [r1, #0]
 80019e8:	fa04 f202 	lsl.w	r2, r4, r2
 80019ec:	4302      	orrs	r2, r0
 80019ee:	632a      	str	r2, [r5, #48]	@ 0x30
 80019f0:	e7c1      	b.n	8001976 <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80019f2:	681d      	ldr	r5, [r3, #0]
 80019f4:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 80019f6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80019fa:	3a41      	subs	r2, #65	@ 0x41
 80019fc:	241f      	movs	r4, #31
 80019fe:	fa04 f202 	lsl.w	r2, r4, r2
 8001a02:	ea20 0202 	bic.w	r2, r0, r2
 8001a06:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001a08:	681d      	ldr	r5, [r3, #0]
 8001a0a:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001a0c:	684a      	ldr	r2, [r1, #4]
 8001a0e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001a12:	3a41      	subs	r2, #65	@ 0x41
 8001a14:	880c      	ldrh	r4, [r1, #0]
 8001a16:	fa04 f202 	lsl.w	r2, r4, r2
 8001a1a:	4302      	orrs	r2, r0
 8001a1c:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8001a1e:	e7aa      	b.n	8001976 <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001a20:	680a      	ldr	r2, [r1, #0]
 8001a22:	2a12      	cmp	r2, #18
 8001a24:	d1ab      	bne.n	800197e <HAL_ADC_ConfigChannel+0x8e>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001a26:	4a19      	ldr	r2, [pc, #100]	@ (8001a8c <HAL_ADC_ConfigChannel+0x19c>)
 8001a28:	6850      	ldr	r0, [r2, #4]
 8001a2a:	f420 0000 	bic.w	r0, r0, #8388608	@ 0x800000
 8001a2e:	6050      	str	r0, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001a30:	6850      	ldr	r0, [r2, #4]
 8001a32:	f440 0080 	orr.w	r0, r0, #4194304	@ 0x400000
 8001a36:	6050      	str	r0, [r2, #4]
 8001a38:	e7a1      	b.n	800197e <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001a3a:	680a      	ldr	r2, [r1, #0]
 8001a3c:	4814      	ldr	r0, [pc, #80]	@ (8001a90 <HAL_ADC_ConfigChannel+0x1a0>)
 8001a3e:	4282      	cmp	r2, r0
 8001a40:	d001      	beq.n	8001a46 <HAL_ADC_ConfigChannel+0x156>
 8001a42:	2a11      	cmp	r2, #17
 8001a44:	d19f      	bne.n	8001986 <HAL_ADC_ConfigChannel+0x96>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001a46:	4a11      	ldr	r2, [pc, #68]	@ (8001a8c <HAL_ADC_ConfigChannel+0x19c>)
 8001a48:	6850      	ldr	r0, [r2, #4]
 8001a4a:	f420 0080 	bic.w	r0, r0, #4194304	@ 0x400000
 8001a4e:	6050      	str	r0, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001a50:	6850      	ldr	r0, [r2, #4]
 8001a52:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001a56:	6050      	str	r0, [r2, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a58:	6809      	ldr	r1, [r1, #0]
 8001a5a:	4a0d      	ldr	r2, [pc, #52]	@ (8001a90 <HAL_ADC_ConfigChannel+0x1a0>)
 8001a5c:	4291      	cmp	r1, r2
 8001a5e:	d192      	bne.n	8001986 <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a60:	4a0c      	ldr	r2, [pc, #48]	@ (8001a94 <HAL_ADC_ConfigChannel+0x1a4>)
 8001a62:	6812      	ldr	r2, [r2, #0]
 8001a64:	490c      	ldr	r1, [pc, #48]	@ (8001a98 <HAL_ADC_ConfigChannel+0x1a8>)
 8001a66:	fba1 1202 	umull	r1, r2, r1, r2
 8001a6a:	0c92      	lsrs	r2, r2, #18
 8001a6c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001a70:	0052      	lsls	r2, r2, #1
 8001a72:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001a74:	9a01      	ldr	r2, [sp, #4]
 8001a76:	2a00      	cmp	r2, #0
 8001a78:	d085      	beq.n	8001986 <HAL_ADC_ConfigChannel+0x96>
        counter--;
 8001a7a:	9a01      	ldr	r2, [sp, #4]
 8001a7c:	3a01      	subs	r2, #1
 8001a7e:	9201      	str	r2, [sp, #4]
 8001a80:	e7f8      	b.n	8001a74 <HAL_ADC_ConfigChannel+0x184>
  __HAL_LOCK(hadc);
 8001a82:	2002      	movs	r0, #2
 8001a84:	e782      	b.n	800198c <HAL_ADC_ConfigChannel+0x9c>
 8001a86:	bf00      	nop
 8001a88:	40012000 	.word	0x40012000
 8001a8c:	40012300 	.word	0x40012300
 8001a90:	10000012 	.word	0x10000012
 8001a94:	20000000 	.word	0x20000000
 8001a98:	431bde83 	.word	0x431bde83

08001a9c <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001a9c:	2800      	cmp	r0, #0
 8001a9e:	db07      	blt.n	8001ab0 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aa0:	f000 021f 	and.w	r2, r0, #31
 8001aa4:	0940      	lsrs	r0, r0, #5
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	4093      	lsls	r3, r2
 8001aaa:	4a02      	ldr	r2, [pc, #8]	@ (8001ab4 <__NVIC_EnableIRQ+0x18>)
 8001aac:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	e000e100 	.word	0xe000e100

08001ab8 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001ab8:	2800      	cmp	r0, #0
 8001aba:	db08      	blt.n	8001ace <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001abc:	0109      	lsls	r1, r1, #4
 8001abe:	b2c9      	uxtb	r1, r1
 8001ac0:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001ac4:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001ac8:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001acc:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ace:	f000 000f 	and.w	r0, r0, #15
 8001ad2:	0109      	lsls	r1, r1, #4
 8001ad4:	b2c9      	uxtb	r1, r1
 8001ad6:	4b01      	ldr	r3, [pc, #4]	@ (8001adc <__NVIC_SetPriority+0x24>)
 8001ad8:	5419      	strb	r1, [r3, r0]
  }
}
 8001ada:	4770      	bx	lr
 8001adc:	e000ed14 	.word	0xe000ed14

08001ae0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ae0:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ae2:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ae6:	f1c0 0c07 	rsb	ip, r0, #7
 8001aea:	f1bc 0f04 	cmp.w	ip, #4
 8001aee:	bf28      	it	cs
 8001af0:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001af4:	1d03      	adds	r3, r0, #4
 8001af6:	2b06      	cmp	r3, #6
 8001af8:	d90f      	bls.n	8001b1a <NVIC_EncodePriority+0x3a>
 8001afa:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001afc:	f04f 3eff 	mov.w	lr, #4294967295
 8001b00:	fa0e f00c 	lsl.w	r0, lr, ip
 8001b04:	ea21 0100 	bic.w	r1, r1, r0
 8001b08:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b0a:	fa0e fe03 	lsl.w	lr, lr, r3
 8001b0e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001b12:	ea41 0002 	orr.w	r0, r1, r2
 8001b16:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	e7ee      	b.n	8001afc <NVIC_EncodePriority+0x1c>
	...

08001b20 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b20:	4a07      	ldr	r2, [pc, #28]	@ (8001b40 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001b22:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b24:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001b28:	041b      	lsls	r3, r3, #16
 8001b2a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b2c:	0200      	lsls	r0, r0, #8
 8001b2e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b32:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001b34:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b38:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001b3c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001b3e:	4770      	bx	lr
 8001b40:	e000ed00 	.word	0xe000ed00

08001b44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b44:	b510      	push	{r4, lr}
 8001b46:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b48:	4b05      	ldr	r3, [pc, #20]	@ (8001b60 <HAL_NVIC_SetPriority+0x1c>)
 8001b4a:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b4c:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001b50:	f7ff ffc6 	bl	8001ae0 <NVIC_EncodePriority>
 8001b54:	4601      	mov	r1, r0
 8001b56:	4620      	mov	r0, r4
 8001b58:	f7ff ffae 	bl	8001ab8 <__NVIC_SetPriority>
}
 8001b5c:	bd10      	pop	{r4, pc}
 8001b5e:	bf00      	nop
 8001b60:	e000ed00 	.word	0xe000ed00

08001b64 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b64:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b66:	f7ff ff99 	bl	8001a9c <__NVIC_EnableIRQ>
}
 8001b6a:	bd08      	pop	{r3, pc}

08001b6c <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001b6c:	b158      	cbz	r0, 8001b86 <HAL_CRC_Init+0x1a>
{
 8001b6e:	b510      	push	{r4, lr}
 8001b70:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001b72:	7943      	ldrb	r3, [r0, #5]
 8001b74:	b11b      	cbz	r3, 8001b7e <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001b76:	2301      	movs	r3, #1
 8001b78:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8001b7a:	2000      	movs	r0, #0
}
 8001b7c:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8001b7e:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8001b80:	f7ff f9de 	bl	8000f40 <HAL_CRC_MspInit>
 8001b84:	e7f7      	b.n	8001b76 <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8001b86:	2001      	movs	r0, #1
}
 8001b88:	4770      	bx	lr

08001b8a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b8a:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001b8c:	6805      	ldr	r5, [r0, #0]
 8001b8e:	682c      	ldr	r4, [r5, #0]
 8001b90:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8001b94:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001b96:	6804      	ldr	r4, [r0, #0]
 8001b98:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b9a:	6883      	ldr	r3, [r0, #8]
 8001b9c:	2b40      	cmp	r3, #64	@ 0x40
 8001b9e:	d005      	beq.n	8001bac <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8001ba0:	6803      	ldr	r3, [r0, #0]
 8001ba2:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8001ba4:	6803      	ldr	r3, [r0, #0]
 8001ba6:	60da      	str	r2, [r3, #12]
  }
}
 8001ba8:	bc30      	pop	{r4, r5}
 8001baa:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8001bac:	6803      	ldr	r3, [r0, #0]
 8001bae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8001bb0:	6803      	ldr	r3, [r0, #0]
 8001bb2:	60d9      	str	r1, [r3, #12]
 8001bb4:	e7f8      	b.n	8001ba8 <DMA_SetConfig+0x1e>
	...

08001bb8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001bb8:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001bba:	6803      	ldr	r3, [r0, #0]
 8001bbc:	b2d9      	uxtb	r1, r3
 8001bbe:	3910      	subs	r1, #16
 8001bc0:	4a0c      	ldr	r2, [pc, #48]	@ (8001bf4 <DMA_CalcBaseAndBitshift+0x3c>)
 8001bc2:	fba2 4201 	umull	r4, r2, r2, r1
 8001bc6:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001bc8:	4c0b      	ldr	r4, [pc, #44]	@ (8001bf8 <DMA_CalcBaseAndBitshift+0x40>)
 8001bca:	5ca2      	ldrb	r2, [r4, r2]
 8001bcc:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001bce:	295f      	cmp	r1, #95	@ 0x5f
 8001bd0:	d909      	bls.n	8001be6 <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001bd2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bd6:	f023 0303 	bic.w	r3, r3, #3
 8001bda:	3304      	adds	r3, #4
 8001bdc:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001bde:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8001be0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001be4:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001be6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bea:	f023 0303 	bic.w	r3, r3, #3
 8001bee:	6583      	str	r3, [r0, #88]	@ 0x58
 8001bf0:	e7f5      	b.n	8001bde <DMA_CalcBaseAndBitshift+0x26>
 8001bf2:	bf00      	nop
 8001bf4:	aaaaaaab 	.word	0xaaaaaaab
 8001bf8:	08003cc0 	.word	0x08003cc0

08001bfc <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001bfc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001bfe:	6982      	ldr	r2, [r0, #24]
 8001c00:	b992      	cbnz	r2, 8001c28 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d00a      	beq.n	8001c1c <DMA_CheckFifoParam+0x20>
 8001c06:	2b02      	cmp	r3, #2
 8001c08:	d002      	beq.n	8001c10 <DMA_CheckFifoParam+0x14>
 8001c0a:	b10b      	cbz	r3, 8001c10 <DMA_CheckFifoParam+0x14>
 8001c0c:	2000      	movs	r0, #0
 8001c0e:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c10:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001c12:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001c16:	d128      	bne.n	8001c6a <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8001c18:	2000      	movs	r0, #0
 8001c1a:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c1c:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001c1e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c22:	d024      	beq.n	8001c6e <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001c24:	2000      	movs	r0, #0
 8001c26:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c28:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001c2c:	d009      	beq.n	8001c42 <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d925      	bls.n	8001c7e <DMA_CheckFifoParam+0x82>
 8001c32:	2b03      	cmp	r3, #3
 8001c34:	d125      	bne.n	8001c82 <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c36:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001c38:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001c3c:	d123      	bne.n	8001c86 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8001c3e:	2000      	movs	r0, #0
 8001c40:	4770      	bx	lr
    switch (tmp)
 8001c42:	2b03      	cmp	r3, #3
 8001c44:	d803      	bhi.n	8001c4e <DMA_CheckFifoParam+0x52>
 8001c46:	e8df f003 	tbb	[pc, r3]
 8001c4a:	0414      	.short	0x0414
 8001c4c:	0a14      	.short	0x0a14
 8001c4e:	2000      	movs	r0, #0
 8001c50:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c52:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001c54:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001c58:	d10d      	bne.n	8001c76 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001c5a:	2000      	movs	r0, #0
 8001c5c:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c5e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001c60:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c64:	d009      	beq.n	8001c7a <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001c66:	2000      	movs	r0, #0
 8001c68:	4770      	bx	lr
        status = HAL_ERROR;
 8001c6a:	2001      	movs	r0, #1
 8001c6c:	4770      	bx	lr
        status = HAL_ERROR;
 8001c6e:	2001      	movs	r0, #1
 8001c70:	4770      	bx	lr
      status = HAL_ERROR;
 8001c72:	2001      	movs	r0, #1
 8001c74:	4770      	bx	lr
        status = HAL_ERROR;
 8001c76:	2001      	movs	r0, #1
 8001c78:	4770      	bx	lr
        status = HAL_ERROR;
 8001c7a:	2001      	movs	r0, #1
 8001c7c:	4770      	bx	lr
      status = HAL_ERROR;
 8001c7e:	2001      	movs	r0, #1
 8001c80:	4770      	bx	lr
    switch (tmp)
 8001c82:	2000      	movs	r0, #0
 8001c84:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001c86:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001c88:	4770      	bx	lr
	...

08001c8c <HAL_DMA_Init>:
{
 8001c8c:	b570      	push	{r4, r5, r6, lr}
 8001c8e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001c90:	f7ff fc48 	bl	8001524 <HAL_GetTick>
  if(hdma == NULL)
 8001c94:	2c00      	cmp	r4, #0
 8001c96:	d05b      	beq.n	8001d50 <HAL_DMA_Init+0xc4>
 8001c98:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c9a:	2302      	movs	r3, #2
 8001c9c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8001ca6:	6822      	ldr	r2, [r4, #0]
 8001ca8:	6813      	ldr	r3, [r2, #0]
 8001caa:	f023 0301 	bic.w	r3, r3, #1
 8001cae:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001cb0:	6823      	ldr	r3, [r4, #0]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	f012 0f01 	tst.w	r2, #1
 8001cb8:	d00a      	beq.n	8001cd0 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001cba:	f7ff fc33 	bl	8001524 <HAL_GetTick>
 8001cbe:	1b43      	subs	r3, r0, r5
 8001cc0:	2b05      	cmp	r3, #5
 8001cc2:	d9f5      	bls.n	8001cb0 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001cc4:	2320      	movs	r3, #32
 8001cc6:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001cc8:	2003      	movs	r0, #3
 8001cca:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8001cce:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8001cd0:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cd2:	4920      	ldr	r1, [pc, #128]	@ (8001d54 <HAL_DMA_Init+0xc8>)
 8001cd4:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cd6:	6862      	ldr	r2, [r4, #4]
 8001cd8:	68a0      	ldr	r0, [r4, #8]
 8001cda:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cdc:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cde:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ce0:	6920      	ldr	r0, [r4, #16]
 8001ce2:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ce4:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ce6:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ce8:	69a0      	ldr	r0, [r4, #24]
 8001cea:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cec:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cee:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cf0:	6a20      	ldr	r0, [r4, #32]
 8001cf2:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cf4:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cf6:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8001cf8:	2904      	cmp	r1, #4
 8001cfa:	d01e      	beq.n	8001d3a <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8001cfc:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8001cfe:	6826      	ldr	r6, [r4, #0]
 8001d00:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d02:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8001d06:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001d08:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d0a:	2b04      	cmp	r3, #4
 8001d0c:	d107      	bne.n	8001d1e <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8001d0e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8001d10:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d12:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8001d14:	b11b      	cbz	r3, 8001d1e <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d16:	4620      	mov	r0, r4
 8001d18:	f7ff ff70 	bl	8001bfc <DMA_CheckFifoParam>
 8001d1c:	b990      	cbnz	r0, 8001d44 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8001d1e:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d20:	4620      	mov	r0, r4
 8001d22:	f7ff ff49 	bl	8001bb8 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d26:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001d28:	233f      	movs	r3, #63	@ 0x3f
 8001d2a:	4093      	lsls	r3, r2
 8001d2c:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d2e:	2000      	movs	r0, #0
 8001d30:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001d32:	2301      	movs	r3, #1
 8001d34:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8001d38:	e7c9      	b.n	8001cce <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d3a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8001d3c:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8001d3e:	4301      	orrs	r1, r0
 8001d40:	430a      	orrs	r2, r1
 8001d42:	e7db      	b.n	8001cfc <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d44:	2340      	movs	r3, #64	@ 0x40
 8001d46:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001d48:	2001      	movs	r0, #1
 8001d4a:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8001d4e:	e7be      	b.n	8001cce <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8001d50:	2001      	movs	r0, #1
 8001d52:	e7bc      	b.n	8001cce <HAL_DMA_Init+0x42>
 8001d54:	f010803f 	.word	0xf010803f

08001d58 <HAL_DMA_Start_IT>:
{
 8001d58:	b538      	push	{r3, r4, r5, lr}
 8001d5a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001d5c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 8001d5e:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 8001d62:	2801      	cmp	r0, #1
 8001d64:	d02b      	beq.n	8001dbe <HAL_DMA_Start_IT+0x66>
 8001d66:	2001      	movs	r0, #1
 8001d68:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d6c:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 8001d70:	b2c0      	uxtb	r0, r0
 8001d72:	2801      	cmp	r0, #1
 8001d74:	d004      	beq.n	8001d80 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8001d76:	2300      	movs	r3, #0
 8001d78:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_BUSY;
 8001d7c:	2002      	movs	r0, #2
}
 8001d7e:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d80:	2002      	movs	r0, #2
 8001d82:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d86:	2000      	movs	r0, #0
 8001d88:	6560      	str	r0, [r4, #84]	@ 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	f7ff fefd 	bl	8001b8a <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d90:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001d92:	233f      	movs	r3, #63	@ 0x3f
 8001d94:	4093      	lsls	r3, r2
 8001d96:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001d98:	6822      	ldr	r2, [r4, #0]
 8001d9a:	6813      	ldr	r3, [r2, #0]
 8001d9c:	f043 0316 	orr.w	r3, r3, #22
 8001da0:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8001da2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001da4:	b123      	cbz	r3, 8001db0 <HAL_DMA_Start_IT+0x58>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001da6:	6822      	ldr	r2, [r4, #0]
 8001da8:	6813      	ldr	r3, [r2, #0]
 8001daa:	f043 0308 	orr.w	r3, r3, #8
 8001dae:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001db0:	6822      	ldr	r2, [r4, #0]
 8001db2:	6813      	ldr	r3, [r2, #0]
 8001db4:	f043 0301 	orr.w	r3, r3, #1
 8001db8:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001dba:	2000      	movs	r0, #0
 8001dbc:	e7df      	b.n	8001d7e <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8001dbe:	2002      	movs	r0, #2
 8001dc0:	e7dd      	b.n	8001d7e <HAL_DMA_Start_IT+0x26>
	...

08001dc4 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	2b0f      	cmp	r3, #15
 8001dc8:	f200 80f6 	bhi.w	8001fb8 <HAL_GPIO_Init+0x1f4>
{
 8001dcc:	b570      	push	{r4, r5, r6, lr}
 8001dce:	b082      	sub	sp, #8
 8001dd0:	e066      	b.n	8001ea0 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001dd2:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001dd4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001dd8:	2403      	movs	r4, #3
 8001dda:	fa04 f40e 	lsl.w	r4, r4, lr
 8001dde:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001de2:	68cc      	ldr	r4, [r1, #12]
 8001de4:	fa04 f40e 	lsl.w	r4, r4, lr
 8001de8:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001dea:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dec:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001dee:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001df2:	684a      	ldr	r2, [r1, #4]
 8001df4:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8001df8:	409a      	lsls	r2, r3
 8001dfa:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8001dfc:	6042      	str	r2, [r0, #4]
 8001dfe:	e05d      	b.n	8001ebc <HAL_GPIO_Init+0xf8>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e00:	08dc      	lsrs	r4, r3, #3
 8001e02:	3408      	adds	r4, #8
 8001e04:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001e08:	f003 0507 	and.w	r5, r3, #7
 8001e0c:	00ad      	lsls	r5, r5, #2
 8001e0e:	f04f 0e0f 	mov.w	lr, #15
 8001e12:	fa0e fe05 	lsl.w	lr, lr, r5
 8001e16:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e1a:	690a      	ldr	r2, [r1, #16]
 8001e1c:	40aa      	lsls	r2, r5
 8001e1e:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001e22:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8001e26:	e05d      	b.n	8001ee4 <HAL_GPIO_Init+0x120>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e28:	2209      	movs	r2, #9
 8001e2a:	e000      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	fa02 f20e 	lsl.w	r2, r2, lr
 8001e32:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e34:	3402      	adds	r4, #2
 8001e36:	4d61      	ldr	r5, [pc, #388]	@ (8001fbc <HAL_GPIO_Init+0x1f8>)
 8001e38:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e3c:	4a60      	ldr	r2, [pc, #384]	@ (8001fc0 <HAL_GPIO_Init+0x1fc>)
 8001e3e:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8001e40:	ea6f 020c 	mvn.w	r2, ip
 8001e44:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e48:	684e      	ldr	r6, [r1, #4]
 8001e4a:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8001e4e:	d001      	beq.n	8001e54 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8001e50:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8001e54:	4c5a      	ldr	r4, [pc, #360]	@ (8001fc0 <HAL_GPIO_Init+0x1fc>)
 8001e56:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8001e58:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001e5a:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e5e:	684e      	ldr	r6, [r1, #4]
 8001e60:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8001e64:	d001      	beq.n	8001e6a <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8001e66:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8001e6a:	4c55      	ldr	r4, [pc, #340]	@ (8001fc0 <HAL_GPIO_Init+0x1fc>)
 8001e6c:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8001e6e:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001e70:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e74:	684e      	ldr	r6, [r1, #4]
 8001e76:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8001e7a:	d001      	beq.n	8001e80 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8001e7c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8001e80:	4c4f      	ldr	r4, [pc, #316]	@ (8001fc0 <HAL_GPIO_Init+0x1fc>)
 8001e82:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e84:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001e86:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e88:	684d      	ldr	r5, [r1, #4]
 8001e8a:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8001e8e:	d001      	beq.n	8001e94 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8001e90:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8001e94:	4c4a      	ldr	r4, [pc, #296]	@ (8001fc0 <HAL_GPIO_Init+0x1fc>)
 8001e96:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e98:	3301      	adds	r3, #1
 8001e9a:	2b0f      	cmp	r3, #15
 8001e9c:	f200 808a 	bhi.w	8001fb4 <HAL_GPIO_Init+0x1f0>
    ioposition = 0x01U << position;
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ea4:	680c      	ldr	r4, [r1, #0]
 8001ea6:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8001eaa:	ea32 0404 	bics.w	r4, r2, r4
 8001eae:	d1f3      	bne.n	8001e98 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eb0:	684c      	ldr	r4, [r1, #4]
 8001eb2:	f004 0403 	and.w	r4, r4, #3
 8001eb6:	3c01      	subs	r4, #1
 8001eb8:	2c01      	cmp	r4, #1
 8001eba:	d98a      	bls.n	8001dd2 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ebc:	684a      	ldr	r2, [r1, #4]
 8001ebe:	f002 0203 	and.w	r2, r2, #3
 8001ec2:	2a03      	cmp	r2, #3
 8001ec4:	d009      	beq.n	8001eda <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 8001ec6:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001ec8:	005d      	lsls	r5, r3, #1
 8001eca:	2203      	movs	r2, #3
 8001ecc:	40aa      	lsls	r2, r5
 8001ece:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ed2:	688a      	ldr	r2, [r1, #8]
 8001ed4:	40aa      	lsls	r2, r5
 8001ed6:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8001ed8:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001eda:	684a      	ldr	r2, [r1, #4]
 8001edc:	f002 0203 	and.w	r2, r2, #3
 8001ee0:	2a02      	cmp	r2, #2
 8001ee2:	d08d      	beq.n	8001e00 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8001ee4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ee6:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8001eea:	2203      	movs	r2, #3
 8001eec:	fa02 f20e 	lsl.w	r2, r2, lr
 8001ef0:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001ef4:	684a      	ldr	r2, [r1, #4]
 8001ef6:	f002 0203 	and.w	r2, r2, #3
 8001efa:	fa02 f20e 	lsl.w	r2, r2, lr
 8001efe:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001f00:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f02:	684a      	ldr	r2, [r1, #4]
 8001f04:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8001f08:	d0c6      	beq.n	8001e98 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	9201      	str	r2, [sp, #4]
 8001f0e:	4a2d      	ldr	r2, [pc, #180]	@ (8001fc4 <HAL_GPIO_Init+0x200>)
 8001f10:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8001f12:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8001f16:	6454      	str	r4, [r2, #68]	@ 0x44
 8001f18:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001f1a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8001f1e:	9201      	str	r2, [sp, #4]
 8001f20:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001f22:	089c      	lsrs	r4, r3, #2
 8001f24:	1ca5      	adds	r5, r4, #2
 8001f26:	4a25      	ldr	r2, [pc, #148]	@ (8001fbc <HAL_GPIO_Init+0x1f8>)
 8001f28:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001f2c:	f003 0e03 	and.w	lr, r3, #3
 8001f30:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001f34:	220f      	movs	r2, #15
 8001f36:	fa02 f20e 	lsl.w	r2, r2, lr
 8001f3a:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001f3e:	4a22      	ldr	r2, [pc, #136]	@ (8001fc8 <HAL_GPIO_Init+0x204>)
 8001f40:	4290      	cmp	r0, r2
 8001f42:	f43f af73 	beq.w	8001e2c <HAL_GPIO_Init+0x68>
 8001f46:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f4a:	4290      	cmp	r0, r2
 8001f4c:	d022      	beq.n	8001f94 <HAL_GPIO_Init+0x1d0>
 8001f4e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f52:	4290      	cmp	r0, r2
 8001f54:	d020      	beq.n	8001f98 <HAL_GPIO_Init+0x1d4>
 8001f56:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f5a:	4290      	cmp	r0, r2
 8001f5c:	d01e      	beq.n	8001f9c <HAL_GPIO_Init+0x1d8>
 8001f5e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f62:	4290      	cmp	r0, r2
 8001f64:	d01c      	beq.n	8001fa0 <HAL_GPIO_Init+0x1dc>
 8001f66:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f6a:	4290      	cmp	r0, r2
 8001f6c:	d01a      	beq.n	8001fa4 <HAL_GPIO_Init+0x1e0>
 8001f6e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f72:	4290      	cmp	r0, r2
 8001f74:	d018      	beq.n	8001fa8 <HAL_GPIO_Init+0x1e4>
 8001f76:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f7a:	4290      	cmp	r0, r2
 8001f7c:	d016      	beq.n	8001fac <HAL_GPIO_Init+0x1e8>
 8001f7e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f82:	4290      	cmp	r0, r2
 8001f84:	d014      	beq.n	8001fb0 <HAL_GPIO_Init+0x1ec>
 8001f86:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8001f8a:	4290      	cmp	r0, r2
 8001f8c:	f43f af4c 	beq.w	8001e28 <HAL_GPIO_Init+0x64>
 8001f90:	220a      	movs	r2, #10
 8001f92:	e74c      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
 8001f94:	2201      	movs	r2, #1
 8001f96:	e74a      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
 8001f98:	2202      	movs	r2, #2
 8001f9a:	e748      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
 8001f9c:	2203      	movs	r2, #3
 8001f9e:	e746      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
 8001fa0:	2204      	movs	r2, #4
 8001fa2:	e744      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
 8001fa4:	2205      	movs	r2, #5
 8001fa6:	e742      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
 8001fa8:	2206      	movs	r2, #6
 8001faa:	e740      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
 8001fac:	2207      	movs	r2, #7
 8001fae:	e73e      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
 8001fb0:	2208      	movs	r2, #8
 8001fb2:	e73c      	b.n	8001e2e <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8001fb4:	b002      	add	sp, #8
 8001fb6:	bd70      	pop	{r4, r5, r6, pc}
 8001fb8:	4770      	bx	lr
 8001fba:	bf00      	nop
 8001fbc:	40013800 	.word	0x40013800
 8001fc0:	40013c00 	.word	0x40013c00
 8001fc4:	40023800 	.word	0x40023800
 8001fc8:	40020000 	.word	0x40020000

08001fcc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fcc:	b10a      	cbz	r2, 8001fd2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fce:	6181      	str	r1, [r0, #24]
 8001fd0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001fd2:	0409      	lsls	r1, r1, #16
 8001fd4:	6181      	str	r1, [r0, #24]
  }
}
 8001fd6:	4770      	bx	lr

08001fd8 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001fd8:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001fda:	ea01 0203 	and.w	r2, r1, r3
 8001fde:	ea21 0103 	bic.w	r1, r1, r3
 8001fe2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8001fe6:	6181      	str	r1, [r0, #24]
}
 8001fe8:	4770      	bx	lr
	...

08001fec <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fec:	2800      	cmp	r0, #0
 8001fee:	f000 80cc 	beq.w	800218a <HAL_I2C_Init+0x19e>
{
 8001ff2:	b570      	push	{r4, r5, r6, lr}
 8001ff4:	4604      	mov	r4, r0
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ff6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d077      	beq.n	80020ee <HAL_I2C_Init+0x102>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ffe:	2324      	movs	r3, #36	@ 0x24
 8002000:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002004:	6822      	ldr	r2, [r4, #0]
 8002006:	6813      	ldr	r3, [r2, #0]
 8002008:	f023 0301 	bic.w	r3, r3, #1
 800200c:	6013      	str	r3, [r2, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800200e:	6822      	ldr	r2, [r4, #0]
 8002010:	6813      	ldr	r3, [r2, #0]
 8002012:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002016:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002018:	6822      	ldr	r2, [r4, #0]
 800201a:	6813      	ldr	r3, [r2, #0]
 800201c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002020:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002022:	f000 faff 	bl	8002624 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002026:	6862      	ldr	r2, [r4, #4]
 8002028:	4b5a      	ldr	r3, [pc, #360]	@ (8002194 <HAL_I2C_Init+0x1a8>)
 800202a:	429a      	cmp	r2, r3
 800202c:	d864      	bhi.n	80020f8 <HAL_I2C_Init+0x10c>
 800202e:	4b5a      	ldr	r3, [pc, #360]	@ (8002198 <HAL_I2C_Init+0x1ac>)
 8002030:	4298      	cmp	r0, r3
 8002032:	bf8c      	ite	hi
 8002034:	2300      	movhi	r3, #0
 8002036:	2301      	movls	r3, #1
 8002038:	2b00      	cmp	r3, #0
 800203a:	f040 80a8 	bne.w	800218e <HAL_I2C_Init+0x1a2>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800203e:	4957      	ldr	r1, [pc, #348]	@ (800219c <HAL_I2C_Init+0x1b0>)
 8002040:	fba1 3100 	umull	r3, r1, r1, r0
 8002044:	0c8b      	lsrs	r3, r1, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002046:	6825      	ldr	r5, [r4, #0]
 8002048:	686a      	ldr	r2, [r5, #4]
 800204a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800204e:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8002052:	606a      	str	r2, [r5, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002054:	6821      	ldr	r1, [r4, #0]
 8002056:	6a0a      	ldr	r2, [r1, #32]
 8002058:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800205c:	6866      	ldr	r6, [r4, #4]
 800205e:	4d4d      	ldr	r5, [pc, #308]	@ (8002194 <HAL_I2C_Init+0x1a8>)
 8002060:	42ae      	cmp	r6, r5
 8002062:	d84f      	bhi.n	8002104 <HAL_I2C_Init+0x118>
 8002064:	3301      	adds	r3, #1
 8002066:	4313      	orrs	r3, r2
 8002068:	620b      	str	r3, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800206a:	6821      	ldr	r1, [r4, #0]
 800206c:	69ca      	ldr	r2, [r1, #28]
 800206e:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8002072:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002076:	6865      	ldr	r5, [r4, #4]
 8002078:	4b46      	ldr	r3, [pc, #280]	@ (8002194 <HAL_I2C_Init+0x1a8>)
 800207a:	429d      	cmp	r5, r3
 800207c:	d84c      	bhi.n	8002118 <HAL_I2C_Init+0x12c>
 800207e:	1e43      	subs	r3, r0, #1
 8002080:	006d      	lsls	r5, r5, #1
 8002082:	fbb3 f3f5 	udiv	r3, r3, r5
 8002086:	3301      	adds	r3, #1
 8002088:	f640 70fc 	movw	r0, #4092	@ 0xffc
 800208c:	4203      	tst	r3, r0
 800208e:	d078      	beq.n	8002182 <HAL_I2C_Init+0x196>
 8002090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002094:	431a      	orrs	r2, r3
 8002096:	61ca      	str	r2, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002098:	6821      	ldr	r1, [r4, #0]
 800209a:	680b      	ldr	r3, [r1, #0]
 800209c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80020a0:	69e2      	ldr	r2, [r4, #28]
 80020a2:	6a20      	ldr	r0, [r4, #32]
 80020a4:	4302      	orrs	r2, r0
 80020a6:	4313      	orrs	r3, r2
 80020a8:	600b      	str	r3, [r1, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020aa:	6821      	ldr	r1, [r4, #0]
 80020ac:	688b      	ldr	r3, [r1, #8]
 80020ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80020b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80020b6:	6922      	ldr	r2, [r4, #16]
 80020b8:	68e0      	ldr	r0, [r4, #12]
 80020ba:	4302      	orrs	r2, r0
 80020bc:	4313      	orrs	r3, r2
 80020be:	608b      	str	r3, [r1, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020c0:	6821      	ldr	r1, [r4, #0]
 80020c2:	68cb      	ldr	r3, [r1, #12]
 80020c4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80020c8:	6962      	ldr	r2, [r4, #20]
 80020ca:	69a0      	ldr	r0, [r4, #24]
 80020cc:	4302      	orrs	r2, r0
 80020ce:	4313      	orrs	r3, r2
 80020d0:	60cb      	str	r3, [r1, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020d2:	6822      	ldr	r2, [r4, #0]
 80020d4:	6813      	ldr	r3, [r2, #0]
 80020d6:	f043 0301 	orr.w	r3, r3, #1
 80020da:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020dc:	2000      	movs	r0, #0
 80020de:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80020e0:	2320      	movs	r3, #32
 80020e2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80020e6:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020e8:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e

  return HAL_OK;
}
 80020ec:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80020ee:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 80020f2:	f7fe ff3d 	bl	8000f70 <HAL_I2C_MspInit>
 80020f6:	e782      	b.n	8001ffe <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020f8:	4b29      	ldr	r3, [pc, #164]	@ (80021a0 <HAL_I2C_Init+0x1b4>)
 80020fa:	4298      	cmp	r0, r3
 80020fc:	bf8c      	ite	hi
 80020fe:	2300      	movhi	r3, #0
 8002100:	2301      	movls	r3, #1
 8002102:	e799      	b.n	8002038 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002104:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8002108:	fb05 f303 	mul.w	r3, r5, r3
 800210c:	4d25      	ldr	r5, [pc, #148]	@ (80021a4 <HAL_I2C_Init+0x1b8>)
 800210e:	fba5 5303 	umull	r5, r3, r5, r3
 8002112:	099b      	lsrs	r3, r3, #6
 8002114:	3301      	adds	r3, #1
 8002116:	e7a6      	b.n	8002066 <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002118:	68a6      	ldr	r6, [r4, #8]
 800211a:	b9be      	cbnz	r6, 800214c <HAL_I2C_Init+0x160>
 800211c:	1e43      	subs	r3, r0, #1
 800211e:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8002122:	fbb3 f3fc 	udiv	r3, r3, ip
 8002126:	3301      	adds	r3, #1
 8002128:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800212c:	fab3 f383 	clz	r3, r3
 8002130:	095b      	lsrs	r3, r3, #5
 8002132:	bb43      	cbnz	r3, 8002186 <HAL_I2C_Init+0x19a>
 8002134:	b9c6      	cbnz	r6, 8002168 <HAL_I2C_Init+0x17c>
 8002136:	1e43      	subs	r3, r0, #1
 8002138:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800213c:	fbb3 f3f5 	udiv	r3, r3, r5
 8002140:	3301      	adds	r3, #1
 8002142:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002146:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800214a:	e7a3      	b.n	8002094 <HAL_I2C_Init+0xa8>
 800214c:	1e43      	subs	r3, r0, #1
 800214e:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 8002152:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8002156:	fbb3 f3fc 	udiv	r3, r3, ip
 800215a:	3301      	adds	r3, #1
 800215c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002160:	fab3 f383 	clz	r3, r3
 8002164:	095b      	lsrs	r3, r3, #5
 8002166:	e7e4      	b.n	8002132 <HAL_I2C_Init+0x146>
 8002168:	1e43      	subs	r3, r0, #1
 800216a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800216e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002172:	fbb3 f3f5 	udiv	r3, r3, r5
 8002176:	3301      	adds	r3, #1
 8002178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800217c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002180:	e788      	b.n	8002094 <HAL_I2C_Init+0xa8>
 8002182:	2304      	movs	r3, #4
 8002184:	e786      	b.n	8002094 <HAL_I2C_Init+0xa8>
 8002186:	2301      	movs	r3, #1
 8002188:	e784      	b.n	8002094 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 800218a:	2001      	movs	r0, #1
}
 800218c:	4770      	bx	lr
    return HAL_ERROR;
 800218e:	2001      	movs	r0, #1
 8002190:	e7ac      	b.n	80020ec <HAL_I2C_Init+0x100>
 8002192:	bf00      	nop
 8002194:	000186a0 	.word	0x000186a0
 8002198:	001e847f 	.word	0x001e847f
 800219c:	431bde83 	.word	0x431bde83
 80021a0:	003d08ff 	.word	0x003d08ff
 80021a4:	10624dd3 	.word	0x10624dd3

080021a8 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021a8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b20      	cmp	r3, #32
 80021b0:	d001      	beq.n	80021b6 <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80021b2:	2002      	movs	r0, #2
  }
}
 80021b4:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_BUSY;
 80021b6:	2324      	movs	r3, #36	@ 0x24
 80021b8:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    __HAL_I2C_DISABLE(hi2c);
 80021bc:	6802      	ldr	r2, [r0, #0]
 80021be:	6813      	ldr	r3, [r2, #0]
 80021c0:	f023 0301 	bic.w	r3, r3, #1
 80021c4:	6013      	str	r3, [r2, #0]
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80021c6:	6802      	ldr	r2, [r0, #0]
 80021c8:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80021ca:	f023 0310 	bic.w	r3, r3, #16
 80021ce:	6253      	str	r3, [r2, #36]	@ 0x24
    hi2c->Instance->FLTR |= AnalogFilter;
 80021d0:	6802      	ldr	r2, [r0, #0]
 80021d2:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80021d4:	430b      	orrs	r3, r1
 80021d6:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_I2C_ENABLE(hi2c);
 80021d8:	6802      	ldr	r2, [r0, #0]
 80021da:	6813      	ldr	r3, [r2, #0]
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80021e2:	2320      	movs	r3, #32
 80021e4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    return HAL_OK;
 80021e8:	2000      	movs	r0, #0
 80021ea:	4770      	bx	lr

080021ec <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021ec:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b20      	cmp	r3, #32
 80021f4:	d001      	beq.n	80021fa <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80021f6:	2002      	movs	r0, #2
  }
}
 80021f8:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_BUSY;
 80021fa:	2324      	movs	r3, #36	@ 0x24
 80021fc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    __HAL_I2C_DISABLE(hi2c);
 8002200:	6802      	ldr	r2, [r0, #0]
 8002202:	6813      	ldr	r3, [r2, #0]
 8002204:	f023 0301 	bic.w	r3, r3, #1
 8002208:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->FLTR;
 800220a:	6802      	ldr	r2, [r0, #0]
 800220c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800220e:	b29b      	uxth	r3, r3
    tmpreg &= ~(I2C_FLTR_DNF);
 8002210:	f023 030f 	bic.w	r3, r3, #15
    tmpreg |= DigitalFilter;
 8002214:	4319      	orrs	r1, r3
 8002216:	b289      	uxth	r1, r1
    hi2c->Instance->FLTR = tmpreg;
 8002218:	6251      	str	r1, [r2, #36]	@ 0x24
    __HAL_I2C_ENABLE(hi2c);
 800221a:	6802      	ldr	r2, [r0, #0]
 800221c:	6813      	ldr	r3, [r2, #0]
 800221e:	f043 0301 	orr.w	r3, r3, #1
 8002222:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002224:	2320      	movs	r3, #32
 8002226:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    return HAL_OK;
 800222a:	2000      	movs	r0, #0
 800222c:	4770      	bx	lr

0800222e <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800222e:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002230:	684d      	ldr	r5, [r1, #4]
 8002232:	6803      	ldr	r3, [r0, #0]
 8002234:	68dc      	ldr	r4, [r3, #12]
 8002236:	f3c4 440b 	ubfx	r4, r4, #16, #12
 800223a:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800223c:	ea4f 1cc2 	mov.w	ip, r2, lsl #7
 8002240:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002244:	f8d3 4088 	ldr.w	r4, [r3, #136]	@ 0x88
 8002248:	f404 4470 	and.w	r4, r4, #61440	@ 0xf000
 800224c:	f8c3 4088 	str.w	r4, [r3, #136]	@ 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002250:	680b      	ldr	r3, [r1, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002252:	6804      	ldr	r4, [r0, #0]
 8002254:	68e6      	ldr	r6, [r4, #12]
 8002256:	f3c6 460b 	ubfx	r6, r6, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800225a:	4433      	add	r3, r6
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800225c:	3301      	adds	r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800225e:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002262:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002266:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800226a:	68cd      	ldr	r5, [r1, #12]
 800226c:	6803      	ldr	r3, [r0, #0]
 800226e:	68dc      	ldr	r4, [r3, #12]
 8002270:	f3c4 040a 	ubfx	r4, r4, #0, #11
 8002274:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002276:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800227a:	f8d3 408c 	ldr.w	r4, [r3, #140]	@ 0x8c
 800227e:	f404 4470 	and.w	r4, r4, #61440	@ 0xf000
 8002282:	f8c3 408c 	str.w	r4, [r3, #140]	@ 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8002286:	688b      	ldr	r3, [r1, #8]
 8002288:	6804      	ldr	r4, [r0, #0]
 800228a:	68e6      	ldr	r6, [r4, #12]
 800228c:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8002290:	4433      	add	r3, r6
 8002292:	3301      	adds	r3, #1
 8002294:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 8002298:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800229c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80022a0:	6803      	ldr	r3, [r0, #0]
 80022a2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80022a6:	f8d3 4094 	ldr.w	r4, [r3, #148]	@ 0x94
 80022aa:	f024 0407 	bic.w	r4, r4, #7
 80022ae:	f8c3 4094 	str.w	r4, [r3, #148]	@ 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80022b2:	6803      	ldr	r3, [r0, #0]
 80022b4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80022b8:	690c      	ldr	r4, [r1, #16]
 80022ba:	f8c3 4094 	str.w	r4, [r3, #148]	@ 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80022be:	f891 e031 	ldrb.w	lr, [r1, #49]	@ 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80022c2:	f891 5032 	ldrb.w	r5, [r1, #50]	@ 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80022c6:	698e      	ldr	r6, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80022c8:	6803      	ldr	r3, [r0, #0]
 80022ca:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80022ce:	f8d3 409c 	ldr.w	r4, [r3, #156]	@ 0x9c
 80022d2:	2400      	movs	r4, #0
 80022d4:	f8c3 409c 	str.w	r4, [r3, #156]	@ 0x9c
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80022d8:	f891 3030 	ldrb.w	r3, [r1, #48]	@ 0x30
 80022dc:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 80022e0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80022e4:	6805      	ldr	r5, [r0, #0]
 80022e6:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 80022ea:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 80022ee:	f8c5 309c 	str.w	r3, [r5, #156]	@ 0x9c

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80022f2:	6803      	ldr	r3, [r0, #0]
 80022f4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80022f8:	f8d3 5098 	ldr.w	r5, [r3, #152]	@ 0x98
 80022fc:	f025 05ff 	bic.w	r5, r5, #255	@ 0xff
 8002300:	f8c3 5098 	str.w	r5, [r3, #152]	@ 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8002304:	6803      	ldr	r3, [r0, #0]
 8002306:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800230a:	694d      	ldr	r5, [r1, #20]
 800230c:	f8c3 5098 	str.w	r5, [r3, #152]	@ 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002310:	6803      	ldr	r3, [r0, #0]
 8002312:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002316:	f8d3 50a0 	ldr.w	r5, [r3, #160]	@ 0xa0
 800231a:	f425 65e0 	bic.w	r5, r5, #1792	@ 0x700
 800231e:	f025 0507 	bic.w	r5, r5, #7
 8002322:	f8c3 50a0 	str.w	r5, [r3, #160]	@ 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002326:	6a0d      	ldr	r5, [r1, #32]
 8002328:	6803      	ldr	r3, [r0, #0]
 800232a:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800232e:	69ce      	ldr	r6, [r1, #28]
 8002330:	4335      	orrs	r5, r6
 8002332:	f8c3 50a0 	str.w	r5, [r3, #160]	@ 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002336:	6803      	ldr	r3, [r0, #0]
 8002338:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800233c:	f8d3 50ac 	ldr.w	r5, [r3, #172]	@ 0xac
 8002340:	f8c3 40ac 	str.w	r4, [r3, #172]	@ 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002344:	6803      	ldr	r3, [r0, #0]
 8002346:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800234a:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 800234c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002350:	690a      	ldr	r2, [r1, #16]
 8002352:	b182      	cbz	r2, 8002376 <LTDC_SetConfig+0x148>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002354:	1e53      	subs	r3, r2, #1
 8002356:	2b06      	cmp	r3, #6
 8002358:	d805      	bhi.n	8002366 <LTDC_SetConfig+0x138>
 800235a:	e8df f003 	tbb	[pc, r3]
 800235e:	0d3c      	.short	0x0d3c
 8002360:	04040608 	.word	0x04040608
 8002364:	0a          	.byte	0x0a
 8002365:	00          	.byte	0x00
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002366:	2201      	movs	r2, #1
 8002368:	e006      	b.n	8002378 <LTDC_SetConfig+0x14a>
 800236a:	2202      	movs	r2, #2
 800236c:	e004      	b.n	8002378 <LTDC_SetConfig+0x14a>
 800236e:	2202      	movs	r2, #2
 8002370:	e002      	b.n	8002378 <LTDC_SetConfig+0x14a>
 8002372:	2202      	movs	r2, #2
 8002374:	e000      	b.n	8002378 <LTDC_SetConfig+0x14a>
    tmp = 4U;
 8002376:	2204      	movs	r2, #4
  {
    tmp = 1U;
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002378:	6803      	ldr	r3, [r0, #0]
 800237a:	4463      	add	r3, ip
 800237c:	f8d3 40b0 	ldr.w	r4, [r3, #176]	@ 0xb0
 8002380:	f004 24e0 	and.w	r4, r4, #3758153728	@ 0xe000e000
 8002384:	f8c3 40b0 	str.w	r4, [r3, #176]	@ 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8002388:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800238a:	fb02 f403 	mul.w	r4, r2, r3
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800238e:	684b      	ldr	r3, [r1, #4]
 8002390:	680d      	ldr	r5, [r1, #0]
 8002392:	1b5b      	subs	r3, r3, r5
 8002394:	fb02 f303 	mul.w	r3, r2, r3
 8002398:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800239a:	6802      	ldr	r2, [r0, #0]
 800239c:	4462      	add	r2, ip
 800239e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80023a2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80023a6:	6803      	ldr	r3, [r0, #0]
 80023a8:	4463      	add	r3, ip
 80023aa:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80023ae:	f422 62ff 	bic.w	r2, r2, #2040	@ 0x7f8
 80023b2:	f022 0207 	bic.w	r2, r2, #7
 80023b6:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80023ba:	6803      	ldr	r3, [r0, #0]
 80023bc:	4463      	add	r3, ip
 80023be:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80023c0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80023c4:	6803      	ldr	r3, [r0, #0]
 80023c6:	4463      	add	r3, ip
 80023c8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80023cc:	f042 0201 	orr.w	r2, r2, #1
 80023d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 80023d4:	bd70      	pop	{r4, r5, r6, pc}
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80023d6:	2203      	movs	r2, #3
 80023d8:	e7ce      	b.n	8002378 <LTDC_SetConfig+0x14a>
	...

080023dc <HAL_LTDC_Init>:
  if (hltdc == NULL)
 80023dc:	2800      	cmp	r0, #0
 80023de:	d072      	beq.n	80024c6 <HAL_LTDC_Init+0xea>
{
 80023e0:	b538      	push	{r3, r4, r5, lr}
 80023e2:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80023e4:	f890 30a1 	ldrb.w	r3, [r0, #161]	@ 0xa1
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d067      	beq.n	80024bc <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80023ec:	2302      	movs	r3, #2
 80023ee:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80023f2:	6822      	ldr	r2, [r4, #0]
 80023f4:	6993      	ldr	r3, [r2, #24]
 80023f6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80023fa:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80023fc:	6821      	ldr	r1, [r4, #0]
 80023fe:	698a      	ldr	r2, [r1, #24]
 8002400:	6863      	ldr	r3, [r4, #4]
 8002402:	68a0      	ldr	r0, [r4, #8]
 8002404:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002406:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002408:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800240a:	6920      	ldr	r0, [r4, #16]
 800240c:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800240e:	4313      	orrs	r3, r2
 8002410:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002412:	6821      	ldr	r1, [r4, #0]
 8002414:	688a      	ldr	r2, [r1, #8]
 8002416:	4b2d      	ldr	r3, [pc, #180]	@ (80024cc <HAL_LTDC_Init+0xf0>)
 8002418:	401a      	ands	r2, r3
 800241a:	608a      	str	r2, [r1, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800241c:	6820      	ldr	r0, [r4, #0]
 800241e:	6882      	ldr	r2, [r0, #8]
 8002420:	69a1      	ldr	r1, [r4, #24]
 8002422:	6965      	ldr	r5, [r4, #20]
 8002424:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002428:	430a      	orrs	r2, r1
 800242a:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800242c:	6821      	ldr	r1, [r4, #0]
 800242e:	68ca      	ldr	r2, [r1, #12]
 8002430:	401a      	ands	r2, r3
 8002432:	60ca      	str	r2, [r1, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8002434:	6820      	ldr	r0, [r4, #0]
 8002436:	68c2      	ldr	r2, [r0, #12]
 8002438:	6a21      	ldr	r1, [r4, #32]
 800243a:	69e5      	ldr	r5, [r4, #28]
 800243c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002440:	430a      	orrs	r2, r1
 8002442:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8002444:	6821      	ldr	r1, [r4, #0]
 8002446:	690a      	ldr	r2, [r1, #16]
 8002448:	401a      	ands	r2, r3
 800244a:	610a      	str	r2, [r1, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800244c:	6820      	ldr	r0, [r4, #0]
 800244e:	6902      	ldr	r2, [r0, #16]
 8002450:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002452:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8002454:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002458:	430a      	orrs	r2, r1
 800245a:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800245c:	6821      	ldr	r1, [r4, #0]
 800245e:	694a      	ldr	r2, [r1, #20]
 8002460:	4013      	ands	r3, r2
 8002462:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002464:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002466:	6821      	ldr	r1, [r4, #0]
 8002468:	694b      	ldr	r3, [r1, #20]
 800246a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800246c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8002470:	4313      	orrs	r3, r2
 8002472:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002474:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002478:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 800247c:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800247e:	6821      	ldr	r1, [r4, #0]
 8002480:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8002482:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8002486:	62ca      	str	r2, [r1, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002488:	6821      	ldr	r1, [r4, #0]
 800248a:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 800248c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002490:	f894 0034 	ldrb.w	r0, [r4, #52]	@ 0x34
 8002494:	4303      	orrs	r3, r0
 8002496:	4313      	orrs	r3, r2
 8002498:	62cb      	str	r3, [r1, #44]	@ 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800249a:	6822      	ldr	r2, [r4, #0]
 800249c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800249e:	f043 0306 	orr.w	r3, r3, #6
 80024a2:	6353      	str	r3, [r2, #52]	@ 0x34
  __HAL_LTDC_ENABLE(hltdc);
 80024a4:	6822      	ldr	r2, [r4, #0]
 80024a6:	6993      	ldr	r3, [r2, #24]
 80024a8:	f043 0301 	orr.w	r3, r3, #1
 80024ac:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80024ae:	2000      	movs	r0, #0
 80024b0:	f8c4 00a4 	str.w	r0, [r4, #164]	@ 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 80024b4:	2301      	movs	r3, #1
 80024b6:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
}
 80024ba:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 80024bc:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
    HAL_LTDC_MspInit(hltdc);
 80024c0:	f7fe fdaa 	bl	8001018 <HAL_LTDC_MspInit>
 80024c4:	e792      	b.n	80023ec <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 80024c6:	2001      	movs	r0, #1
}
 80024c8:	4770      	bx	lr
 80024ca:	bf00      	nop
 80024cc:	f000f800 	.word	0xf000f800

080024d0 <HAL_LTDC_ErrorCallback>:
}
 80024d0:	4770      	bx	lr

080024d2 <HAL_LTDC_LineEventCallback>:
}
 80024d2:	4770      	bx	lr

080024d4 <HAL_LTDC_ReloadEventCallback>:
}
 80024d4:	4770      	bx	lr

080024d6 <HAL_LTDC_IRQHandler>:
{
 80024d6:	b570      	push	{r4, r5, r6, lr}
 80024d8:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80024da:	6803      	ldr	r3, [r0, #0]
 80024dc:	6b9d      	ldr	r5, [r3, #56]	@ 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80024de:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80024e0:	f015 0f04 	tst.w	r5, #4
 80024e4:	d002      	beq.n	80024ec <HAL_LTDC_IRQHandler+0x16>
 80024e6:	f016 0f04 	tst.w	r6, #4
 80024ea:	d112      	bne.n	8002512 <HAL_LTDC_IRQHandler+0x3c>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80024ec:	f015 0f02 	tst.w	r5, #2
 80024f0:	d002      	beq.n	80024f8 <HAL_LTDC_IRQHandler+0x22>
 80024f2:	f016 0f02 	tst.w	r6, #2
 80024f6:	d121      	bne.n	800253c <HAL_LTDC_IRQHandler+0x66>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80024f8:	f015 0f01 	tst.w	r5, #1
 80024fc:	d002      	beq.n	8002504 <HAL_LTDC_IRQHandler+0x2e>
 80024fe:	f016 0f01 	tst.w	r6, #1
 8002502:	d132      	bne.n	800256a <HAL_LTDC_IRQHandler+0x94>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8002504:	f015 0f08 	tst.w	r5, #8
 8002508:	d002      	beq.n	8002510 <HAL_LTDC_IRQHandler+0x3a>
 800250a:	f016 0f08 	tst.w	r6, #8
 800250e:	d13d      	bne.n	800258c <HAL_LTDC_IRQHandler+0xb6>
}
 8002510:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8002512:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002514:	f022 0204 	bic.w	r2, r2, #4
 8002518:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800251a:	6803      	ldr	r3, [r0, #0]
 800251c:	2204      	movs	r2, #4
 800251e:	63da      	str	r2, [r3, #60]	@ 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8002520:	f8d0 30a4 	ldr.w	r3, [r0, #164]	@ 0xa4
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800252c:	f880 20a1 	strb.w	r2, [r0, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 8002530:	2300      	movs	r3, #0
 8002532:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8002536:	f7ff ffcb 	bl	80024d0 <HAL_LTDC_ErrorCallback>
 800253a:	e7d7      	b.n	80024ec <HAL_LTDC_IRQHandler+0x16>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800253c:	6822      	ldr	r2, [r4, #0]
 800253e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002540:	f023 0302 	bic.w	r3, r3, #2
 8002544:	6353      	str	r3, [r2, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8002546:	6823      	ldr	r3, [r4, #0]
 8002548:	2202      	movs	r2, #2
 800254a:	63da      	str	r2, [r3, #60]	@ 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800254c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8002550:	4313      	orrs	r3, r2
 8002552:	f8c4 30a4 	str.w	r3, [r4, #164]	@ 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8002556:	2304      	movs	r3, #4
 8002558:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 800255c:	2300      	movs	r3, #0
 800255e:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8002562:	4620      	mov	r0, r4
 8002564:	f7ff ffb4 	bl	80024d0 <HAL_LTDC_ErrorCallback>
 8002568:	e7c6      	b.n	80024f8 <HAL_LTDC_IRQHandler+0x22>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800256a:	6822      	ldr	r2, [r4, #0]
 800256c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800256e:	f023 0301 	bic.w	r3, r3, #1
 8002572:	6353      	str	r3, [r2, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8002574:	6822      	ldr	r2, [r4, #0]
 8002576:	2301      	movs	r3, #1
 8002578:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 800257a:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 800257e:	2300      	movs	r3, #0
 8002580:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 8002584:	4620      	mov	r0, r4
 8002586:	f7ff ffa4 	bl	80024d2 <HAL_LTDC_LineEventCallback>
 800258a:	e7bb      	b.n	8002504 <HAL_LTDC_IRQHandler+0x2e>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800258c:	6822      	ldr	r2, [r4, #0]
 800258e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002590:	f023 0308 	bic.w	r3, r3, #8
 8002594:	6353      	str	r3, [r2, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8002596:	6823      	ldr	r3, [r4, #0]
 8002598:	2208      	movs	r2, #8
 800259a:	63da      	str	r2, [r3, #60]	@ 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 800259c:	2301      	movs	r3, #1
 800259e:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 80025a2:	2300      	movs	r3, #0
 80025a4:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 80025a8:	4620      	mov	r0, r4
 80025aa:	f7ff ff93 	bl	80024d4 <HAL_LTDC_ReloadEventCallback>
}
 80025ae:	e7af      	b.n	8002510 <HAL_LTDC_IRQHandler+0x3a>

080025b0 <HAL_LTDC_ConfigLayer>:
{
 80025b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 80025b2:	f890 30a0 	ldrb.w	r3, [r0, #160]	@ 0xa0
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d02c      	beq.n	8002614 <HAL_LTDC_ConfigLayer+0x64>
 80025ba:	4604      	mov	r4, r0
 80025bc:	460d      	mov	r5, r1
 80025be:	4616      	mov	r6, r2
 80025c0:	2701      	movs	r7, #1
 80025c2:	f880 70a0 	strb.w	r7, [r0, #160]	@ 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80025c6:	2302      	movs	r3, #2
 80025c8:	f880 30a1 	strb.w	r3, [r0, #161]	@ 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80025cc:	f04f 0c34 	mov.w	ip, #52	@ 0x34
 80025d0:	fb0c 0c02 	mla	ip, ip, r2, r0
 80025d4:	f10c 0c38 	add.w	ip, ip, #56	@ 0x38
 80025d8:	468e      	mov	lr, r1
 80025da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80025de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80025e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80025e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80025ea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80025ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80025f2:	f8de 3000 	ldr.w	r3, [lr]
 80025f6:	f8cc 3000 	str.w	r3, [ip]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80025fa:	4632      	mov	r2, r6
 80025fc:	4629      	mov	r1, r5
 80025fe:	4620      	mov	r0, r4
 8002600:	f7ff fe15 	bl	800222e <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002604:	6823      	ldr	r3, [r4, #0]
 8002606:	625f      	str	r7, [r3, #36]	@ 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002608:	f884 70a1 	strb.w	r7, [r4, #161]	@ 0xa1
  __HAL_UNLOCK(hltdc);
 800260c:	2000      	movs	r0, #0
 800260e:	f884 00a0 	strb.w	r0, [r4, #160]	@ 0xa0
}
 8002612:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hltdc);
 8002614:	2002      	movs	r0, #2
 8002616:	e7fc      	b.n	8002612 <HAL_LTDC_ConfigLayer+0x62>

08002618 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002618:	4b01      	ldr	r3, [pc, #4]	@ (8002620 <HAL_RCC_GetHCLKFreq+0x8>)
 800261a:	6818      	ldr	r0, [r3, #0]
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	20000000 	.word	0x20000000

08002624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002624:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002626:	f7ff fff7 	bl	8002618 <HAL_RCC_GetHCLKFreq>
 800262a:	4b04      	ldr	r3, [pc, #16]	@ (800263c <HAL_RCC_GetPCLK1Freq+0x18>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002632:	4a03      	ldr	r2, [pc, #12]	@ (8002640 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002634:	5cd3      	ldrb	r3, [r2, r3]
}
 8002636:	40d8      	lsrs	r0, r3
 8002638:	bd08      	pop	{r3, pc}
 800263a:	bf00      	nop
 800263c:	40023800 	.word	0x40023800
 8002640:	08003cb8 	.word	0x08003cb8

08002644 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002644:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002646:	f7ff ffe7 	bl	8002618 <HAL_RCC_GetHCLKFreq>
 800264a:	4b04      	ldr	r3, [pc, #16]	@ (800265c <HAL_RCC_GetPCLK2Freq+0x18>)
 800264c:	689b      	ldr	r3, [r3, #8]
 800264e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002652:	4a03      	ldr	r2, [pc, #12]	@ (8002660 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002654:	5cd3      	ldrb	r3, [r2, r3]
}
 8002656:	40d8      	lsrs	r0, r3
 8002658:	bd08      	pop	{r3, pc}
 800265a:	bf00      	nop
 800265c:	40023800 	.word	0x40023800
 8002660:	08003cb8 	.word	0x08003cb8

08002664 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002664:	230f      	movs	r3, #15
 8002666:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002668:	4b0b      	ldr	r3, [pc, #44]	@ (8002698 <HAL_RCC_GetClockConfig+0x34>)
 800266a:	689a      	ldr	r2, [r3, #8]
 800266c:	f002 0203 	and.w	r2, r2, #3
 8002670:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002672:	689a      	ldr	r2, [r3, #8]
 8002674:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8002678:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8002680:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	08db      	lsrs	r3, r3, #3
 8002686:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800268a:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800268c:	4b03      	ldr	r3, [pc, #12]	@ (800269c <HAL_RCC_GetClockConfig+0x38>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 030f 	and.w	r3, r3, #15
 8002694:	600b      	str	r3, [r1, #0]
}
 8002696:	4770      	bx	lr
 8002698:	40023800 	.word	0x40023800
 800269c:	40023c00 	.word	0x40023c00

080026a0 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 80026a0:	b1e0      	cbz	r0, 80026dc <HAL_SDRAM_Init+0x3c>
{
 80026a2:	b538      	push	{r3, r4, r5, lr}
 80026a4:	460d      	mov	r5, r1
 80026a6:	4604      	mov	r4, r0
  {
    return HAL_ERROR;
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 80026a8:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 80026ac:	b18b      	cbz	r3, 80026d2 <HAL_SDRAM_Init+0x32>
    HAL_SDRAM_MspInit(hsdram);
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80026ae:	2302      	movs	r3, #2
 80026b0:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80026b4:	4621      	mov	r1, r4
 80026b6:	f851 0b04 	ldr.w	r0, [r1], #4
 80026ba:	f000 fd94 	bl	80031e6 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80026be:	6862      	ldr	r2, [r4, #4]
 80026c0:	4629      	mov	r1, r5
 80026c2:	6820      	ldr	r0, [r4, #0]
 80026c4:	f000 fdcb 	bl	800325e <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80026c8:	2301      	movs	r3, #1
 80026ca:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c

  return HAL_OK;
 80026ce:	2000      	movs	r0, #0
}
 80026d0:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 80026d2:	f880 302d 	strb.w	r3, [r0, #45]	@ 0x2d
    HAL_SDRAM_MspInit(hsdram);
 80026d6:	f7fe fe2f 	bl	8001338 <HAL_SDRAM_MspInit>
 80026da:	e7e8      	b.n	80026ae <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 80026dc:	2001      	movs	r0, #1
}
 80026de:	4770      	bx	lr

080026e0 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80026e0:	2800      	cmp	r0, #0
 80026e2:	d05a      	beq.n	800279a <HAL_SPI_Init+0xba>
{
 80026e4:	b510      	push	{r4, lr}
 80026e6:	4604      	mov	r4, r0
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80026e8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 80026ea:	b933      	cbnz	r3, 80026fa <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80026ec:	6843      	ldr	r3, [r0, #4]
 80026ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80026f2:	d005      	beq.n	8002700 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026f4:	2300      	movs	r3, #0
 80026f6:	61c3      	str	r3, [r0, #28]
 80026f8:	e002      	b.n	8002700 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80026fa:	2300      	movs	r3, #0
 80026fc:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80026fe:	6143      	str	r3, [r0, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002700:	2300      	movs	r3, #0
 8002702:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002704:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8002708:	2b00      	cmp	r3, #0
 800270a:	d040      	beq.n	800278e <HAL_SPI_Init+0xae>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800270c:	2302      	movs	r3, #2
 800270e:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002712:	6822      	ldr	r2, [r4, #0]
 8002714:	6813      	ldr	r3, [r2, #0]
 8002716:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800271a:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800271c:	6863      	ldr	r3, [r4, #4]
 800271e:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002722:	68a2      	ldr	r2, [r4, #8]
 8002724:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 8002728:	4313      	orrs	r3, r2
 800272a:	68e2      	ldr	r2, [r4, #12]
 800272c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002730:	4313      	orrs	r3, r2
 8002732:	6922      	ldr	r2, [r4, #16]
 8002734:	f002 0202 	and.w	r2, r2, #2
 8002738:	4313      	orrs	r3, r2
 800273a:	6962      	ldr	r2, [r4, #20]
 800273c:	f002 0201 	and.w	r2, r2, #1
 8002740:	4313      	orrs	r3, r2
 8002742:	69a2      	ldr	r2, [r4, #24]
 8002744:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8002748:	4313      	orrs	r3, r2
 800274a:	69e2      	ldr	r2, [r4, #28]
 800274c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002750:	4313      	orrs	r3, r2
 8002752:	6a22      	ldr	r2, [r4, #32]
 8002754:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8002758:	4313      	orrs	r3, r2
 800275a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800275c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002760:	6821      	ldr	r1, [r4, #0]
 8002762:	4313      	orrs	r3, r2
 8002764:	600b      	str	r3, [r1, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002766:	8b63      	ldrh	r3, [r4, #26]
 8002768:	f003 0304 	and.w	r3, r3, #4
 800276c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800276e:	f002 0210 	and.w	r2, r2, #16
 8002772:	6821      	ldr	r1, [r4, #0]
 8002774:	4313      	orrs	r3, r2
 8002776:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002778:	6822      	ldr	r2, [r4, #0]
 800277a:	69d3      	ldr	r3, [r2, #28]
 800277c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002780:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002782:	2000      	movs	r0, #0
 8002784:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002786:	2301      	movs	r3, #1
 8002788:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  return HAL_OK;
}
 800278c:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 800278e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8002792:	4620      	mov	r0, r4
 8002794:	f7fe fd2a 	bl	80011ec <HAL_SPI_MspInit>
 8002798:	e7b8      	b.n	800270c <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 800279a:	2001      	movs	r0, #1
}
 800279c:	4770      	bx	lr

0800279e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800279e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027a0:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027a2:	6a04      	ldr	r4, [r0, #32]
 80027a4:	f024 0401 	bic.w	r4, r4, #1
 80027a8:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027aa:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80027ac:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80027b0:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80027b4:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 80027b8:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80027ba:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80027bc:	6203      	str	r3, [r0, #32]
}
 80027be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027c2:	4770      	bx	lr

080027c4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027c4:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80027c6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80027c8:	6a04      	ldr	r4, [r0, #32]
 80027ca:	f024 0410 	bic.w	r4, r4, #16
 80027ce:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80027d0:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80027d2:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80027d6:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80027da:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80027de:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80027e2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80027e4:	6203      	str	r3, [r0, #32]
}
 80027e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80027ea:	4770      	bx	lr

080027ec <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80027ec:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80027ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80027f2:	430b      	orrs	r3, r1
 80027f4:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80027f8:	6083      	str	r3, [r0, #8]
}
 80027fa:	4770      	bx	lr

080027fc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80027fc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002800:	b2db      	uxtb	r3, r3
 8002802:	2b01      	cmp	r3, #1
 8002804:	d137      	bne.n	8002876 <HAL_TIM_Base_Start_IT+0x7a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002806:	2302      	movs	r3, #2
 8002808:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800280c:	6802      	ldr	r2, [r0, #0]
 800280e:	68d3      	ldr	r3, [r2, #12]
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002816:	6803      	ldr	r3, [r0, #0]
 8002818:	4a19      	ldr	r2, [pc, #100]	@ (8002880 <HAL_TIM_Base_Start_IT+0x84>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d020      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x64>
 800281e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002822:	d01d      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x64>
 8002824:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002828:	4293      	cmp	r3, r2
 800282a:	d019      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x64>
 800282c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002830:	4293      	cmp	r3, r2
 8002832:	d015      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x64>
 8002834:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002838:	4293      	cmp	r3, r2
 800283a:	d011      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x64>
 800283c:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002840:	4293      	cmp	r3, r2
 8002842:	d00d      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x64>
 8002844:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002848:	4293      	cmp	r3, r2
 800284a:	d009      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x64>
 800284c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002850:	4293      	cmp	r3, r2
 8002852:	d005      	beq.n	8002860 <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8002854:	681a      	ldr	r2, [r3, #0]
 8002856:	f042 0201 	orr.w	r2, r2, #1
 800285a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 800285c:	2000      	movs	r0, #0
 800285e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002860:	689a      	ldr	r2, [r3, #8]
 8002862:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002866:	2a06      	cmp	r2, #6
 8002868:	d007      	beq.n	800287a <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	f042 0201 	orr.w	r2, r2, #1
 8002870:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002872:	2000      	movs	r0, #0
 8002874:	4770      	bx	lr
    return HAL_ERROR;
 8002876:	2001      	movs	r0, #1
 8002878:	4770      	bx	lr
  return HAL_OK;
 800287a:	2000      	movs	r0, #0
}
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop
 8002880:	40010000 	.word	0x40010000

08002884 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002884:	4770      	bx	lr

08002886 <HAL_TIM_IC_CaptureCallback>:
}
 8002886:	4770      	bx	lr

08002888 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002888:	4770      	bx	lr

0800288a <HAL_TIM_TriggerCallback>:
}
 800288a:	4770      	bx	lr

0800288c <HAL_TIM_IRQHandler>:
{
 800288c:	b570      	push	{r4, r5, r6, lr}
 800288e:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8002890:	6803      	ldr	r3, [r0, #0]
 8002892:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002894:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002896:	f015 0f02 	tst.w	r5, #2
 800289a:	d010      	beq.n	80028be <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800289c:	f016 0f02 	tst.w	r6, #2
 80028a0:	d00d      	beq.n	80028be <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80028a2:	f06f 0202 	mvn.w	r2, #2
 80028a6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028a8:	2301      	movs	r3, #1
 80028aa:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028ac:	6803      	ldr	r3, [r0, #0]
 80028ae:	699b      	ldr	r3, [r3, #24]
 80028b0:	f013 0f03 	tst.w	r3, #3
 80028b4:	d05e      	beq.n	8002974 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 80028b6:	f7ff ffe6 	bl	8002886 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028ba:	2300      	movs	r3, #0
 80028bc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80028be:	f015 0f04 	tst.w	r5, #4
 80028c2:	d012      	beq.n	80028ea <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80028c4:	f016 0f04 	tst.w	r6, #4
 80028c8:	d00f      	beq.n	80028ea <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80028ca:	6823      	ldr	r3, [r4, #0]
 80028cc:	f06f 0204 	mvn.w	r2, #4
 80028d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80028d2:	2302      	movs	r3, #2
 80028d4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80028d6:	6823      	ldr	r3, [r4, #0]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80028de:	d04f      	beq.n	8002980 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 80028e0:	4620      	mov	r0, r4
 80028e2:	f7ff ffd0 	bl	8002886 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028e6:	2300      	movs	r3, #0
 80028e8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80028ea:	f015 0f08 	tst.w	r5, #8
 80028ee:	d012      	beq.n	8002916 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80028f0:	f016 0f08 	tst.w	r6, #8
 80028f4:	d00f      	beq.n	8002916 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80028f6:	6823      	ldr	r3, [r4, #0]
 80028f8:	f06f 0208 	mvn.w	r2, #8
 80028fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80028fe:	2304      	movs	r3, #4
 8002900:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002902:	6823      	ldr	r3, [r4, #0]
 8002904:	69db      	ldr	r3, [r3, #28]
 8002906:	f013 0f03 	tst.w	r3, #3
 800290a:	d040      	beq.n	800298e <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 800290c:	4620      	mov	r0, r4
 800290e:	f7ff ffba 	bl	8002886 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002912:	2300      	movs	r3, #0
 8002914:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002916:	f015 0f10 	tst.w	r5, #16
 800291a:	d012      	beq.n	8002942 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800291c:	f016 0f10 	tst.w	r6, #16
 8002920:	d00f      	beq.n	8002942 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002922:	6823      	ldr	r3, [r4, #0]
 8002924:	f06f 0210 	mvn.w	r2, #16
 8002928:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800292a:	2308      	movs	r3, #8
 800292c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	69db      	ldr	r3, [r3, #28]
 8002932:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002936:	d031      	beq.n	800299c <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8002938:	4620      	mov	r0, r4
 800293a:	f7ff ffa4 	bl	8002886 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800293e:	2300      	movs	r3, #0
 8002940:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002942:	f015 0f01 	tst.w	r5, #1
 8002946:	d002      	beq.n	800294e <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002948:	f016 0f01 	tst.w	r6, #1
 800294c:	d12d      	bne.n	80029aa <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800294e:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8002952:	d002      	beq.n	800295a <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002954:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8002958:	d12f      	bne.n	80029ba <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800295a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 800295e:	d002      	beq.n	8002966 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002960:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8002964:	d131      	bne.n	80029ca <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002966:	f015 0f20 	tst.w	r5, #32
 800296a:	d002      	beq.n	8002972 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800296c:	f016 0f20 	tst.w	r6, #32
 8002970:	d133      	bne.n	80029da <HAL_TIM_IRQHandler+0x14e>
}
 8002972:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002974:	f7ff ff86 	bl	8002884 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002978:	4620      	mov	r0, r4
 800297a:	f7ff ff85 	bl	8002888 <HAL_TIM_PWM_PulseFinishedCallback>
 800297e:	e79c      	b.n	80028ba <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002980:	4620      	mov	r0, r4
 8002982:	f7ff ff7f 	bl	8002884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002986:	4620      	mov	r0, r4
 8002988:	f7ff ff7e 	bl	8002888 <HAL_TIM_PWM_PulseFinishedCallback>
 800298c:	e7ab      	b.n	80028e6 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800298e:	4620      	mov	r0, r4
 8002990:	f7ff ff78 	bl	8002884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002994:	4620      	mov	r0, r4
 8002996:	f7ff ff77 	bl	8002888 <HAL_TIM_PWM_PulseFinishedCallback>
 800299a:	e7ba      	b.n	8002912 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800299c:	4620      	mov	r0, r4
 800299e:	f7ff ff71 	bl	8002884 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029a2:	4620      	mov	r0, r4
 80029a4:	f7ff ff70 	bl	8002888 <HAL_TIM_PWM_PulseFinishedCallback>
 80029a8:	e7c9      	b.n	800293e <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80029aa:	6823      	ldr	r3, [r4, #0]
 80029ac:	f06f 0201 	mvn.w	r2, #1
 80029b0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80029b2:	4620      	mov	r0, r4
 80029b4:	f7fd ffb8 	bl	8000928 <HAL_TIM_PeriodElapsedCallback>
 80029b8:	e7c9      	b.n	800294e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80029ba:	6823      	ldr	r3, [r4, #0]
 80029bc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80029c0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80029c2:	4620      	mov	r0, r4
 80029c4:	f000 f97d 	bl	8002cc2 <HAL_TIMEx_BreakCallback>
 80029c8:	e7c7      	b.n	800295a <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80029ca:	6823      	ldr	r3, [r4, #0]
 80029cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80029d0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80029d2:	4620      	mov	r0, r4
 80029d4:	f7ff ff59 	bl	800288a <HAL_TIM_TriggerCallback>
 80029d8:	e7c5      	b.n	8002966 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80029da:	6823      	ldr	r3, [r4, #0]
 80029dc:	f06f 0220 	mvn.w	r2, #32
 80029e0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80029e2:	4620      	mov	r0, r4
 80029e4:	f000 f96c 	bl	8002cc0 <HAL_TIMEx_CommutCallback>
}
 80029e8:	e7c3      	b.n	8002972 <HAL_TIM_IRQHandler+0xe6>
	...

080029ec <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80029ec:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029ee:	4a34      	ldr	r2, [pc, #208]	@ (8002ac0 <TIM_Base_SetConfig+0xd4>)
 80029f0:	4290      	cmp	r0, r2
 80029f2:	d012      	beq.n	8002a1a <TIM_Base_SetConfig+0x2e>
 80029f4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80029f8:	d00f      	beq.n	8002a1a <TIM_Base_SetConfig+0x2e>
 80029fa:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 80029fe:	4290      	cmp	r0, r2
 8002a00:	d00b      	beq.n	8002a1a <TIM_Base_SetConfig+0x2e>
 8002a02:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a06:	4290      	cmp	r0, r2
 8002a08:	d007      	beq.n	8002a1a <TIM_Base_SetConfig+0x2e>
 8002a0a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a0e:	4290      	cmp	r0, r2
 8002a10:	d003      	beq.n	8002a1a <TIM_Base_SetConfig+0x2e>
 8002a12:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002a16:	4290      	cmp	r0, r2
 8002a18:	d103      	bne.n	8002a22 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002a1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002a1e:	684a      	ldr	r2, [r1, #4]
 8002a20:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002a22:	4a27      	ldr	r2, [pc, #156]	@ (8002ac0 <TIM_Base_SetConfig+0xd4>)
 8002a24:	4290      	cmp	r0, r2
 8002a26:	d02a      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a28:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002a2c:	d027      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a2e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002a32:	4290      	cmp	r0, r2
 8002a34:	d023      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a36:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a3a:	4290      	cmp	r0, r2
 8002a3c:	d01f      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a3e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a42:	4290      	cmp	r0, r2
 8002a44:	d01b      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a46:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002a4a:	4290      	cmp	r0, r2
 8002a4c:	d017      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a4e:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002a52:	4290      	cmp	r0, r2
 8002a54:	d013      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a56:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a5a:	4290      	cmp	r0, r2
 8002a5c:	d00f      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a5e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a62:	4290      	cmp	r0, r2
 8002a64:	d00b      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a66:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002a6a:	4290      	cmp	r0, r2
 8002a6c:	d007      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a6e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a72:	4290      	cmp	r0, r2
 8002a74:	d003      	beq.n	8002a7e <TIM_Base_SetConfig+0x92>
 8002a76:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002a7a:	4290      	cmp	r0, r2
 8002a7c:	d103      	bne.n	8002a86 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a82:	68ca      	ldr	r2, [r1, #12]
 8002a84:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a8a:	694a      	ldr	r2, [r1, #20]
 8002a8c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002a8e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a90:	688b      	ldr	r3, [r1, #8]
 8002a92:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002a94:	680b      	ldr	r3, [r1, #0]
 8002a96:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a98:	4b09      	ldr	r3, [pc, #36]	@ (8002ac0 <TIM_Base_SetConfig+0xd4>)
 8002a9a:	4298      	cmp	r0, r3
 8002a9c:	d003      	beq.n	8002aa6 <TIM_Base_SetConfig+0xba>
 8002a9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002aa2:	4298      	cmp	r0, r3
 8002aa4:	d101      	bne.n	8002aaa <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 8002aa6:	690b      	ldr	r3, [r1, #16]
 8002aa8:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002aae:	6903      	ldr	r3, [r0, #16]
 8002ab0:	f013 0f01 	tst.w	r3, #1
 8002ab4:	d003      	beq.n	8002abe <TIM_Base_SetConfig+0xd2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002ab6:	6903      	ldr	r3, [r0, #16]
 8002ab8:	f023 0301 	bic.w	r3, r3, #1
 8002abc:	6103      	str	r3, [r0, #16]
}
 8002abe:	4770      	bx	lr
 8002ac0:	40010000 	.word	0x40010000

08002ac4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002ac4:	b340      	cbz	r0, 8002b18 <HAL_TIM_Base_Init+0x54>
{
 8002ac6:	b510      	push	{r4, lr}
 8002ac8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002aca:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002ace:	b1f3      	cbz	r3, 8002b0e <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ad6:	4621      	mov	r1, r4
 8002ad8:	f851 0b04 	ldr.w	r0, [r1], #4
 8002adc:	f7ff ff86 	bl	80029ec <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ae6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002aea:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002aee:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002af2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002af6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002afa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002afe:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002b02:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002b06:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002b0a:	2000      	movs	r0, #0
}
 8002b0c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002b0e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002b12:	f7fe fba1 	bl	8001258 <HAL_TIM_Base_MspInit>
 8002b16:	e7db      	b.n	8002ad0 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002b18:	2001      	movs	r0, #1
}
 8002b1a:	4770      	bx	lr

08002b1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002b1c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002b1e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b20:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002b24:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002b2e:	6082      	str	r2, [r0, #8]
}
 8002b30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002b34:	4770      	bx	lr

08002b36 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002b36:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d078      	beq.n	8002c30 <HAL_TIM_ConfigClockSource+0xfa>
{
 8002b3e:	b510      	push	{r4, lr}
 8002b40:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002b42:	2301      	movs	r3, #1
 8002b44:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002b4e:	6802      	ldr	r2, [r0, #0]
 8002b50:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002b56:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002b5a:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002b5c:	680b      	ldr	r3, [r1, #0]
 8002b5e:	2b60      	cmp	r3, #96	@ 0x60
 8002b60:	d04c      	beq.n	8002bfc <HAL_TIM_ConfigClockSource+0xc6>
 8002b62:	d829      	bhi.n	8002bb8 <HAL_TIM_ConfigClockSource+0x82>
 8002b64:	2b40      	cmp	r3, #64	@ 0x40
 8002b66:	d054      	beq.n	8002c12 <HAL_TIM_ConfigClockSource+0xdc>
 8002b68:	d90c      	bls.n	8002b84 <HAL_TIM_ConfigClockSource+0x4e>
 8002b6a:	2b50      	cmp	r3, #80	@ 0x50
 8002b6c:	d122      	bne.n	8002bb4 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b6e:	68ca      	ldr	r2, [r1, #12]
 8002b70:	6849      	ldr	r1, [r1, #4]
 8002b72:	6800      	ldr	r0, [r0, #0]
 8002b74:	f7ff fe13 	bl	800279e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b78:	2150      	movs	r1, #80	@ 0x50
 8002b7a:	6820      	ldr	r0, [r4, #0]
 8002b7c:	f7ff fe36 	bl	80027ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002b80:	2000      	movs	r0, #0
      break;
 8002b82:	e005      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002b84:	2b20      	cmp	r3, #32
 8002b86:	d00d      	beq.n	8002ba4 <HAL_TIM_ConfigClockSource+0x6e>
 8002b88:	d909      	bls.n	8002b9e <HAL_TIM_ConfigClockSource+0x68>
 8002b8a:	2b30      	cmp	r3, #48	@ 0x30
 8002b8c:	d00a      	beq.n	8002ba4 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8002b8e:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8002b90:	2301      	movs	r3, #1
 8002b92:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002b96:	2300      	movs	r3, #0
 8002b98:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002b9c:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8002b9e:	b10b      	cbz	r3, 8002ba4 <HAL_TIM_ConfigClockSource+0x6e>
 8002ba0:	2b10      	cmp	r3, #16
 8002ba2:	d105      	bne.n	8002bb0 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	6820      	ldr	r0, [r4, #0]
 8002ba8:	f7ff fe20 	bl	80027ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002bac:	2000      	movs	r0, #0
      break;
 8002bae:	e7ef      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002bb0:	2001      	movs	r0, #1
 8002bb2:	e7ed      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	e7eb      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002bb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bbc:	d034      	beq.n	8002c28 <HAL_TIM_ConfigClockSource+0xf2>
 8002bbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bc2:	d10c      	bne.n	8002bde <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8002bc4:	68cb      	ldr	r3, [r1, #12]
 8002bc6:	684a      	ldr	r2, [r1, #4]
 8002bc8:	6889      	ldr	r1, [r1, #8]
 8002bca:	6800      	ldr	r0, [r0, #0]
 8002bcc:	f7ff ffa6 	bl	8002b1c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bd0:	6822      	ldr	r2, [r4, #0]
 8002bd2:	6893      	ldr	r3, [r2, #8]
 8002bd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bd8:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002bda:	2000      	movs	r0, #0
      break;
 8002bdc:	e7d8      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002bde:	2b70      	cmp	r3, #112	@ 0x70
 8002be0:	d124      	bne.n	8002c2c <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8002be2:	68cb      	ldr	r3, [r1, #12]
 8002be4:	684a      	ldr	r2, [r1, #4]
 8002be6:	6889      	ldr	r1, [r1, #8]
 8002be8:	6800      	ldr	r0, [r0, #0]
 8002bea:	f7ff ff97 	bl	8002b1c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002bee:	6822      	ldr	r2, [r4, #0]
 8002bf0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bf2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002bf6:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002bf8:	2000      	movs	r0, #0
      break;
 8002bfa:	e7c9      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bfc:	68ca      	ldr	r2, [r1, #12]
 8002bfe:	6849      	ldr	r1, [r1, #4]
 8002c00:	6800      	ldr	r0, [r0, #0]
 8002c02:	f7ff fddf 	bl	80027c4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c06:	2160      	movs	r1, #96	@ 0x60
 8002c08:	6820      	ldr	r0, [r4, #0]
 8002c0a:	f7ff fdef 	bl	80027ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002c0e:	2000      	movs	r0, #0
      break;
 8002c10:	e7be      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c12:	68ca      	ldr	r2, [r1, #12]
 8002c14:	6849      	ldr	r1, [r1, #4]
 8002c16:	6800      	ldr	r0, [r0, #0]
 8002c18:	f7ff fdc1 	bl	800279e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c1c:	2140      	movs	r1, #64	@ 0x40
 8002c1e:	6820      	ldr	r0, [r4, #0]
 8002c20:	f7ff fde4 	bl	80027ec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002c24:	2000      	movs	r0, #0
      break;
 8002c26:	e7b3      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002c28:	2000      	movs	r0, #0
 8002c2a:	e7b1      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002c2c:	2001      	movs	r0, #1
 8002c2e:	e7af      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8002c30:	2002      	movs	r0, #2
}
 8002c32:	4770      	bx	lr

08002c34 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002c34:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8002c38:	2a01      	cmp	r2, #1
 8002c3a:	d03d      	beq.n	8002cb8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 8002c3c:	b410      	push	{r4}
 8002c3e:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8002c40:	2201      	movs	r2, #1
 8002c42:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c46:	2202      	movs	r2, #2
 8002c48:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002c4c:	6802      	ldr	r2, [r0, #0]
 8002c4e:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002c50:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002c52:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002c56:	6808      	ldr	r0, [r1, #0]
 8002c58:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002c5c:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c5e:	681a      	ldr	r2, [r3, #0]
 8002c60:	4816      	ldr	r0, [pc, #88]	@ (8002cbc <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8002c62:	4282      	cmp	r2, r0
 8002c64:	d01a      	beq.n	8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002c66:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 8002c6a:	d017      	beq.n	8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002c6c:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8002c70:	4282      	cmp	r2, r0
 8002c72:	d013      	beq.n	8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002c74:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002c78:	4282      	cmp	r2, r0
 8002c7a:	d00f      	beq.n	8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002c7c:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8002c80:	4282      	cmp	r2, r0
 8002c82:	d00b      	beq.n	8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002c84:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8002c88:	4282      	cmp	r2, r0
 8002c8a:	d007      	beq.n	8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002c8c:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8002c90:	4282      	cmp	r2, r0
 8002c92:	d003      	beq.n	8002c9c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8002c94:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8002c98:	4282      	cmp	r2, r0
 8002c9a:	d104      	bne.n	8002ca6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002c9c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ca0:	6849      	ldr	r1, [r1, #4]
 8002ca2:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ca4:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ca6:	2201      	movs	r2, #1
 8002ca8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002cac:	2000      	movs	r0, #0
 8002cae:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8002cb2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002cb6:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002cb8:	2002      	movs	r0, #2
}
 8002cba:	4770      	bx	lr
 8002cbc:	40010000 	.word	0x40010000

08002cc0 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cc0:	4770      	bx	lr

08002cc2 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cc2:	4770      	bx	lr

08002cc4 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002cc4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cc6:	f102 030c 	add.w	r3, r2, #12
 8002cca:	e853 3f00 	ldrex	r3, [r3]
 8002cce:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cd2:	320c      	adds	r2, #12
 8002cd4:	e842 3100 	strex	r1, r3, [r2]
 8002cd8:	2900      	cmp	r1, #0
 8002cda:	d1f3      	bne.n	8002cc4 <UART_EndTxTransfer>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002cdc:	2320      	movs	r3, #32
 8002cde:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
}
 8002ce2:	4770      	bx	lr

08002ce4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ce4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ce6:	f102 030c 	add.w	r3, r2, #12
 8002cea:	e853 3f00 	ldrex	r3, [r3]
 8002cee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cf2:	320c      	adds	r2, #12
 8002cf4:	e842 3100 	strex	r1, r3, [r2]
 8002cf8:	2900      	cmp	r1, #0
 8002cfa:	d1f3      	bne.n	8002ce4 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cfc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cfe:	f102 0314 	add.w	r3, r2, #20
 8002d02:	e853 3f00 	ldrex	r3, [r3]
 8002d06:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d0a:	3214      	adds	r2, #20
 8002d0c:	e842 3100 	strex	r1, r3, [r2]
 8002d10:	2900      	cmp	r1, #0
 8002d12:	d1f3      	bne.n	8002cfc <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d14:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d005      	beq.n	8002d26 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d1a:	2320      	movs	r3, #32
 8002d1c:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d20:	2300      	movs	r3, #0
 8002d22:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8002d24:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d26:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d28:	f102 030c 	add.w	r3, r2, #12
 8002d2c:	e853 3f00 	ldrex	r3, [r3]
 8002d30:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d34:	320c      	adds	r2, #12
 8002d36:	e842 3100 	strex	r1, r3, [r2]
 8002d3a:	2900      	cmp	r1, #0
 8002d3c:	d1f3      	bne.n	8002d26 <UART_EndRxTransfer+0x42>
 8002d3e:	e7ec      	b.n	8002d1a <UART_EndRxTransfer+0x36>

08002d40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d40:	b510      	push	{r4, lr}
 8002d42:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d44:	6802      	ldr	r2, [r0, #0]
 8002d46:	6913      	ldr	r3, [r2, #16]
 8002d48:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002d4c:	68c1      	ldr	r1, [r0, #12]
 8002d4e:	430b      	orrs	r3, r1
 8002d50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d52:	6883      	ldr	r3, [r0, #8]
 8002d54:	6902      	ldr	r2, [r0, #16]
 8002d56:	431a      	orrs	r2, r3
 8002d58:	6943      	ldr	r3, [r0, #20]
 8002d5a:	431a      	orrs	r2, r3
 8002d5c:	69c3      	ldr	r3, [r0, #28]
 8002d5e:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8002d60:	6801      	ldr	r1, [r0, #0]
 8002d62:	68cb      	ldr	r3, [r1, #12]
 8002d64:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8002d68:	f023 030c 	bic.w	r3, r3, #12
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d70:	6802      	ldr	r2, [r0, #0]
 8002d72:	6953      	ldr	r3, [r2, #20]
 8002d74:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d78:	6981      	ldr	r1, [r0, #24]
 8002d7a:	430b      	orrs	r3, r1
 8002d7c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d7e:	6803      	ldr	r3, [r0, #0]
 8002d80:	4a31      	ldr	r2, [pc, #196]	@ (8002e48 <UART_SetConfig+0x108>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d006      	beq.n	8002d94 <UART_SetConfig+0x54>
 8002d86:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	d002      	beq.n	8002d94 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d8e:	f7ff fc49 	bl	8002624 <HAL_RCC_GetPCLK1Freq>
 8002d92:	e001      	b.n	8002d98 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d94:	f7ff fc56 	bl	8002644 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d98:	69e3      	ldr	r3, [r4, #28]
 8002d9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d9e:	d029      	beq.n	8002df4 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002da0:	2100      	movs	r1, #0
 8002da2:	1803      	adds	r3, r0, r0
 8002da4:	4149      	adcs	r1, r1
 8002da6:	181b      	adds	r3, r3, r0
 8002da8:	f141 0100 	adc.w	r1, r1, #0
 8002dac:	00c9      	lsls	r1, r1, #3
 8002dae:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	1818      	adds	r0, r3, r0
 8002db6:	6863      	ldr	r3, [r4, #4]
 8002db8:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8002dbc:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8002dc0:	f141 0100 	adc.w	r1, r1, #0
 8002dc4:	f7fd fa64 	bl	8000290 <__aeabi_uldivmod>
 8002dc8:	4a20      	ldr	r2, [pc, #128]	@ (8002e4c <UART_SetConfig+0x10c>)
 8002dca:	fba2 3100 	umull	r3, r1, r2, r0
 8002dce:	0949      	lsrs	r1, r1, #5
 8002dd0:	2364      	movs	r3, #100	@ 0x64
 8002dd2:	fb03 0311 	mls	r3, r3, r1, r0
 8002dd6:	011b      	lsls	r3, r3, #4
 8002dd8:	3332      	adds	r3, #50	@ 0x32
 8002dda:	fba2 2303 	umull	r2, r3, r2, r3
 8002dde:	095b      	lsrs	r3, r3, #5
 8002de0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002de4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002de8:	f003 030f 	and.w	r3, r3, #15
 8002dec:	6821      	ldr	r1, [r4, #0]
 8002dee:	4413      	add	r3, r2
 8002df0:	608b      	str	r3, [r1, #8]
  }
}
 8002df2:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002df4:	2300      	movs	r3, #0
 8002df6:	1802      	adds	r2, r0, r0
 8002df8:	eb43 0103 	adc.w	r1, r3, r3
 8002dfc:	1812      	adds	r2, r2, r0
 8002dfe:	f141 0100 	adc.w	r1, r1, #0
 8002e02:	00c9      	lsls	r1, r1, #3
 8002e04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002e08:	00d2      	lsls	r2, r2, #3
 8002e0a:	1810      	adds	r0, r2, r0
 8002e0c:	f141 0100 	adc.w	r1, r1, #0
 8002e10:	6862      	ldr	r2, [r4, #4]
 8002e12:	1892      	adds	r2, r2, r2
 8002e14:	415b      	adcs	r3, r3
 8002e16:	f7fd fa3b 	bl	8000290 <__aeabi_uldivmod>
 8002e1a:	4a0c      	ldr	r2, [pc, #48]	@ (8002e4c <UART_SetConfig+0x10c>)
 8002e1c:	fba2 3100 	umull	r3, r1, r2, r0
 8002e20:	0949      	lsrs	r1, r1, #5
 8002e22:	2364      	movs	r3, #100	@ 0x64
 8002e24:	fb03 0311 	mls	r3, r3, r1, r0
 8002e28:	00db      	lsls	r3, r3, #3
 8002e2a:	3332      	adds	r3, #50	@ 0x32
 8002e2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e30:	095b      	lsrs	r3, r3, #5
 8002e32:	005a      	lsls	r2, r3, #1
 8002e34:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8002e38:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8002e3c:	f003 0307 	and.w	r3, r3, #7
 8002e40:	6821      	ldr	r1, [r4, #0]
 8002e42:	4413      	add	r3, r2
 8002e44:	608b      	str	r3, [r1, #8]
 8002e46:	e7d4      	b.n	8002df2 <UART_SetConfig+0xb2>
 8002e48:	40011000 	.word	0x40011000
 8002e4c:	51eb851f 	.word	0x51eb851f

08002e50 <UART_WaitOnFlagUntilTimeout>:
{
 8002e50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e54:	b083      	sub	sp, #12
 8002e56:	4605      	mov	r5, r0
 8002e58:	460e      	mov	r6, r1
 8002e5a:	4617      	mov	r7, r2
 8002e5c:	4699      	mov	r9, r3
 8002e5e:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e62:	682b      	ldr	r3, [r5, #0]
 8002e64:	681c      	ldr	r4, [r3, #0]
 8002e66:	ea36 0404 	bics.w	r4, r6, r4
 8002e6a:	bf0c      	ite	eq
 8002e6c:	2401      	moveq	r4, #1
 8002e6e:	2400      	movne	r4, #0
 8002e70:	42bc      	cmp	r4, r7
 8002e72:	d128      	bne.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 8002e74:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002e78:	d0f3      	beq.n	8002e62 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e7a:	f7fe fb53 	bl	8001524 <HAL_GetTick>
 8002e7e:	eba0 0009 	sub.w	r0, r0, r9
 8002e82:	4540      	cmp	r0, r8
 8002e84:	d823      	bhi.n	8002ece <UART_WaitOnFlagUntilTimeout+0x7e>
 8002e86:	f1b8 0f00 	cmp.w	r8, #0
 8002e8a:	d022      	beq.n	8002ed2 <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e8c:	682b      	ldr	r3, [r5, #0]
 8002e8e:	68da      	ldr	r2, [r3, #12]
 8002e90:	f012 0f04 	tst.w	r2, #4
 8002e94:	d0e5      	beq.n	8002e62 <UART_WaitOnFlagUntilTimeout+0x12>
 8002e96:	2e80      	cmp	r6, #128	@ 0x80
 8002e98:	d0e3      	beq.n	8002e62 <UART_WaitOnFlagUntilTimeout+0x12>
 8002e9a:	2e40      	cmp	r6, #64	@ 0x40
 8002e9c:	d0e1      	beq.n	8002e62 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	f012 0f08 	tst.w	r2, #8
 8002ea4:	d0dd      	beq.n	8002e62 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ea6:	2400      	movs	r4, #0
 8002ea8:	9401      	str	r4, [sp, #4]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	9201      	str	r2, [sp, #4]
 8002eae:	685b      	ldr	r3, [r3, #4]
 8002eb0:	9301      	str	r3, [sp, #4]
 8002eb2:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8002eb4:	4628      	mov	r0, r5
 8002eb6:	f7ff ff15 	bl	8002ce4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002eba:	2308      	movs	r3, #8
 8002ebc:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8002ebe:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8002ec2:	2001      	movs	r0, #1
 8002ec4:	e000      	b.n	8002ec8 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8002ec6:	2000      	movs	r0, #0
}
 8002ec8:	b003      	add	sp, #12
 8002eca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8002ece:	2003      	movs	r0, #3
 8002ed0:	e7fa      	b.n	8002ec8 <UART_WaitOnFlagUntilTimeout+0x78>
 8002ed2:	2003      	movs	r0, #3
 8002ed4:	e7f8      	b.n	8002ec8 <UART_WaitOnFlagUntilTimeout+0x78>

08002ed6 <HAL_UART_Init>:
  if (huart == NULL)
 8002ed6:	b360      	cbz	r0, 8002f32 <HAL_UART_Init+0x5c>
{
 8002ed8:	b510      	push	{r4, lr}
 8002eda:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8002edc:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002ee0:	b313      	cbz	r3, 8002f28 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8002ee2:	2324      	movs	r3, #36	@ 0x24
 8002ee4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8002ee8:	6822      	ldr	r2, [r4, #0]
 8002eea:	68d3      	ldr	r3, [r2, #12]
 8002eec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002ef0:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002ef2:	4620      	mov	r0, r4
 8002ef4:	f7ff ff24 	bl	8002d40 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ef8:	6822      	ldr	r2, [r4, #0]
 8002efa:	6913      	ldr	r3, [r2, #16]
 8002efc:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8002f00:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f02:	6822      	ldr	r2, [r4, #0]
 8002f04:	6953      	ldr	r3, [r2, #20]
 8002f06:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8002f0a:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002f0c:	6822      	ldr	r2, [r4, #0]
 8002f0e:	68d3      	ldr	r3, [r2, #12]
 8002f10:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002f14:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f16:	2000      	movs	r0, #0
 8002f18:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f1a:	2320      	movs	r3, #32
 8002f1c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002f20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002f24:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8002f26:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8002f28:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8002f2c:	f7fe f9ac 	bl	8001288 <HAL_UART_MspInit>
 8002f30:	e7d7      	b.n	8002ee2 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8002f32:	2001      	movs	r0, #1
}
 8002f34:	4770      	bx	lr

08002f36 <HAL_UART_Transmit>:
{
 8002f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f3a:	b082      	sub	sp, #8
 8002f3c:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002f3e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2b20      	cmp	r3, #32
 8002f46:	d156      	bne.n	8002ff6 <HAL_UART_Transmit+0xc0>
 8002f48:	4604      	mov	r4, r0
 8002f4a:	460d      	mov	r5, r1
 8002f4c:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 8002f4e:	2900      	cmp	r1, #0
 8002f50:	d055      	beq.n	8002ffe <HAL_UART_Transmit+0xc8>
 8002f52:	b90a      	cbnz	r2, 8002f58 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8002f54:	2001      	movs	r0, #1
 8002f56:	e04f      	b.n	8002ff8 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f5c:	2321      	movs	r3, #33	@ 0x21
 8002f5e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 8002f62:	f7fe fadf 	bl	8001524 <HAL_GetTick>
 8002f66:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 8002f68:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002f6c:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f70:	68a3      	ldr	r3, [r4, #8]
 8002f72:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002f76:	d002      	beq.n	8002f7e <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 8002f78:	f04f 0800 	mov.w	r8, #0
 8002f7c:	e014      	b.n	8002fa8 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f7e:	6923      	ldr	r3, [r4, #16]
 8002f80:	b32b      	cbz	r3, 8002fce <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 8002f82:	f04f 0800 	mov.w	r8, #0
 8002f86:	e00f      	b.n	8002fa8 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 8002f88:	2320      	movs	r3, #32
 8002f8a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 8002f8e:	2003      	movs	r0, #3
 8002f90:	e032      	b.n	8002ff8 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002f92:	f838 3b02 	ldrh.w	r3, [r8], #2
 8002f96:	6822      	ldr	r2, [r4, #0]
 8002f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f9c:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8002f9e:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8002fa0:	b292      	uxth	r2, r2
 8002fa2:	3a01      	subs	r2, #1
 8002fa4:	b292      	uxth	r2, r2
 8002fa6:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002fa8:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	b193      	cbz	r3, 8002fd4 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fae:	9600      	str	r6, [sp, #0]
 8002fb0:	463b      	mov	r3, r7
 8002fb2:	2200      	movs	r2, #0
 8002fb4:	2180      	movs	r1, #128	@ 0x80
 8002fb6:	4620      	mov	r0, r4
 8002fb8:	f7ff ff4a 	bl	8002e50 <UART_WaitOnFlagUntilTimeout>
 8002fbc:	2800      	cmp	r0, #0
 8002fbe:	d1e3      	bne.n	8002f88 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8002fc0:	2d00      	cmp	r5, #0
 8002fc2:	d0e6      	beq.n	8002f92 <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fc4:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002fc8:	6823      	ldr	r3, [r4, #0]
 8002fca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002fcc:	e7e7      	b.n	8002f9e <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 8002fce:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8002fd0:	2500      	movs	r5, #0
 8002fd2:	e7e9      	b.n	8002fa8 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fd4:	9600      	str	r6, [sp, #0]
 8002fd6:	463b      	mov	r3, r7
 8002fd8:	2200      	movs	r2, #0
 8002fda:	2140      	movs	r1, #64	@ 0x40
 8002fdc:	4620      	mov	r0, r4
 8002fde:	f7ff ff37 	bl	8002e50 <UART_WaitOnFlagUntilTimeout>
 8002fe2:	b918      	cbnz	r0, 8002fec <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8002fe4:	2320      	movs	r3, #32
 8002fe6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8002fea:	e005      	b.n	8002ff8 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 8002fec:	2320      	movs	r3, #32
 8002fee:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 8002ff2:	2003      	movs	r0, #3
 8002ff4:	e000      	b.n	8002ff8 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 8002ff6:	2002      	movs	r0, #2
}
 8002ff8:	b002      	add	sp, #8
 8002ffa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 8002ffe:	2001      	movs	r0, #1
 8003000:	e7fa      	b.n	8002ff8 <HAL_UART_Transmit+0xc2>

08003002 <HAL_UART_RxCpltCallback>:
}
 8003002:	4770      	bx	lr

08003004 <HAL_UART_RxHalfCpltCallback>:
}
 8003004:	4770      	bx	lr

08003006 <HAL_UART_ErrorCallback>:
}
 8003006:	4770      	bx	lr

08003008 <UART_DMAError>:
{
 8003008:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800300a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800300c:	6823      	ldr	r3, [r4, #0]
 800300e:	695a      	ldr	r2, [r3, #20]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003010:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 8003014:	b2db      	uxtb	r3, r3
 8003016:	2b21      	cmp	r3, #33	@ 0x21
 8003018:	d010      	beq.n	800303c <UART_DMAError+0x34>
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800301a:	6823      	ldr	r3, [r4, #0]
 800301c:	695a      	ldr	r2, [r3, #20]
 800301e:	f002 0240 	and.w	r2, r2, #64	@ 0x40
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003022:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 8003026:	b2db      	uxtb	r3, r3
 8003028:	2b22      	cmp	r3, #34	@ 0x22
 800302a:	d011      	beq.n	8003050 <UART_DMAError+0x48>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800302c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800302e:	f043 0310 	orr.w	r3, r3, #16
 8003032:	6463      	str	r3, [r4, #68]	@ 0x44
  HAL_UART_ErrorCallback(huart);
 8003034:	4620      	mov	r0, r4
 8003036:	f7ff ffe6 	bl	8003006 <HAL_UART_ErrorCallback>
}
 800303a:	bd10      	pop	{r4, pc}
 800303c:	f002 0280 	and.w	r2, r2, #128	@ 0x80
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003040:	2a00      	cmp	r2, #0
 8003042:	d0ea      	beq.n	800301a <UART_DMAError+0x12>
    huart->TxXferCount = 0x00U;
 8003044:	2300      	movs	r3, #0
 8003046:	84e3      	strh	r3, [r4, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003048:	4620      	mov	r0, r4
 800304a:	f7ff fe3b 	bl	8002cc4 <UART_EndTxTransfer>
 800304e:	e7e4      	b.n	800301a <UART_DMAError+0x12>
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003050:	2a00      	cmp	r2, #0
 8003052:	d0eb      	beq.n	800302c <UART_DMAError+0x24>
    huart->RxXferCount = 0x00U;
 8003054:	2300      	movs	r3, #0
 8003056:	85e3      	strh	r3, [r4, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003058:	4620      	mov	r0, r4
 800305a:	f7ff fe43 	bl	8002ce4 <UART_EndRxTransfer>
 800305e:	e7e5      	b.n	800302c <UART_DMAError+0x24>

08003060 <HAL_UARTEx_RxEventCallback>:
}
 8003060:	4770      	bx	lr

08003062 <UART_DMARxHalfCplt>:
{
 8003062:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003064:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003066:	2301      	movs	r3, #1
 8003068:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800306a:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800306c:	2b01      	cmp	r3, #1
 800306e:	d002      	beq.n	8003076 <UART_DMARxHalfCplt+0x14>
    HAL_UART_RxHalfCpltCallback(huart);
 8003070:	f7ff ffc8 	bl	8003004 <HAL_UART_RxHalfCpltCallback>
}
 8003074:	bd08      	pop	{r3, pc}
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003076:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8003078:	0849      	lsrs	r1, r1, #1
 800307a:	f7ff fff1 	bl	8003060 <HAL_UARTEx_RxEventCallback>
 800307e:	e7f9      	b.n	8003074 <UART_DMARxHalfCplt+0x12>

08003080 <UART_DMAReceiveCplt>:
{
 8003080:	b508      	push	{r3, lr}
 8003082:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003084:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800308e:	d12b      	bne.n	80030e8 <UART_DMAReceiveCplt+0x68>
    huart->RxXferCount = 0U;
 8003090:	2300      	movs	r3, #0
 8003092:	85c3      	strh	r3, [r0, #46]	@ 0x2e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003094:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003096:	f102 030c 	add.w	r3, r2, #12
 800309a:	e853 3f00 	ldrex	r3, [r3]
 800309e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030a2:	320c      	adds	r2, #12
 80030a4:	e842 3100 	strex	r1, r3, [r2]
 80030a8:	2900      	cmp	r1, #0
 80030aa:	d1f3      	bne.n	8003094 <UART_DMAReceiveCplt+0x14>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030ac:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ae:	f102 0314 	add.w	r3, r2, #20
 80030b2:	e853 3f00 	ldrex	r3, [r3]
 80030b6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ba:	3214      	adds	r2, #20
 80030bc:	e842 3100 	strex	r1, r3, [r2]
 80030c0:	2900      	cmp	r1, #0
 80030c2:	d1f3      	bne.n	80030ac <UART_DMAReceiveCplt+0x2c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030c4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c6:	f102 0314 	add.w	r3, r2, #20
 80030ca:	e853 3f00 	ldrex	r3, [r3]
 80030ce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d2:	3214      	adds	r2, #20
 80030d4:	e842 3100 	strex	r1, r3, [r2]
 80030d8:	2900      	cmp	r1, #0
 80030da:	d1f3      	bne.n	80030c4 <UART_DMAReceiveCplt+0x44>
    huart->RxState = HAL_UART_STATE_READY;
 80030dc:	2320      	movs	r3, #32
 80030de:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030e2:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d007      	beq.n	80030f8 <UART_DMAReceiveCplt+0x78>
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030e8:	2300      	movs	r3, #0
 80030ea:	6343      	str	r3, [r0, #52]	@ 0x34
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030ec:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d00f      	beq.n	8003112 <UART_DMAReceiveCplt+0x92>
    HAL_UART_RxCpltCallback(huart);
 80030f2:	f7ff ff86 	bl	8003002 <HAL_UART_RxCpltCallback>
}
 80030f6:	bd08      	pop	{r3, pc}
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030f8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030fa:	f102 030c 	add.w	r3, r2, #12
 80030fe:	e853 3f00 	ldrex	r3, [r3]
 8003102:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003106:	320c      	adds	r2, #12
 8003108:	e842 3100 	strex	r1, r3, [r2]
 800310c:	2900      	cmp	r1, #0
 800310e:	d1f3      	bne.n	80030f8 <UART_DMAReceiveCplt+0x78>
 8003110:	e7ea      	b.n	80030e8 <UART_DMAReceiveCplt+0x68>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003112:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 8003114:	f7ff ffa4 	bl	8003060 <HAL_UARTEx_RxEventCallback>
 8003118:	e7ed      	b.n	80030f6 <UART_DMAReceiveCplt+0x76>
	...

0800311c <UART_Start_Receive_DMA>:
{
 800311c:	b530      	push	{r4, r5, lr}
 800311e:	b083      	sub	sp, #12
 8003120:	4604      	mov	r4, r0
 8003122:	4613      	mov	r3, r2
  huart->pRxBuffPtr = pData;
 8003124:	6281      	str	r1, [r0, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003126:	8582      	strh	r2, [r0, #44]	@ 0x2c
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003128:	2500      	movs	r5, #0
 800312a:	6445      	str	r5, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800312c:	2222      	movs	r2, #34	@ 0x22
 800312e:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003132:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8003134:	481f      	ldr	r0, [pc, #124]	@ (80031b4 <UART_Start_Receive_DMA+0x98>)
 8003136:	63d0      	str	r0, [r2, #60]	@ 0x3c
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003138:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 800313a:	481f      	ldr	r0, [pc, #124]	@ (80031b8 <UART_Start_Receive_DMA+0x9c>)
 800313c:	6410      	str	r0, [r2, #64]	@ 0x40
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800313e:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003140:	481e      	ldr	r0, [pc, #120]	@ (80031bc <UART_Start_Receive_DMA+0xa0>)
 8003142:	64d0      	str	r0, [r2, #76]	@ 0x4c
  huart->hdmarx->XferAbortCallback = NULL;
 8003144:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 8003146:	6515      	str	r5, [r2, #80]	@ 0x50
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8003148:	6820      	ldr	r0, [r4, #0]
 800314a:	460a      	mov	r2, r1
 800314c:	1d01      	adds	r1, r0, #4
 800314e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003150:	f7fe fe02 	bl	8001d58 <HAL_DMA_Start_IT>
  __HAL_UART_CLEAR_OREFLAG(huart);
 8003154:	9501      	str	r5, [sp, #4]
 8003156:	6823      	ldr	r3, [r4, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	9201      	str	r2, [sp, #4]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	9301      	str	r3, [sp, #4]
 8003160:	9b01      	ldr	r3, [sp, #4]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003162:	6923      	ldr	r3, [r4, #16]
 8003164:	b15b      	cbz	r3, 800317e <UART_Start_Receive_DMA+0x62>
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003166:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003168:	f102 030c 	add.w	r3, r2, #12
 800316c:	e853 3f00 	ldrex	r3, [r3]
 8003170:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003174:	320c      	adds	r2, #12
 8003176:	e842 3100 	strex	r1, r3, [r2]
 800317a:	2900      	cmp	r1, #0
 800317c:	d1f3      	bne.n	8003166 <UART_Start_Receive_DMA+0x4a>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800317e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003180:	f102 0314 	add.w	r3, r2, #20
 8003184:	e853 3f00 	ldrex	r3, [r3]
 8003188:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800318c:	3214      	adds	r2, #20
 800318e:	e842 3100 	strex	r1, r3, [r2]
 8003192:	2900      	cmp	r1, #0
 8003194:	d1f3      	bne.n	800317e <UART_Start_Receive_DMA+0x62>
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003196:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003198:	f102 0314 	add.w	r3, r2, #20
 800319c:	e853 3f00 	ldrex	r3, [r3]
 80031a0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a4:	3214      	adds	r2, #20
 80031a6:	e842 3100 	strex	r1, r3, [r2]
 80031aa:	2900      	cmp	r1, #0
 80031ac:	d1f3      	bne.n	8003196 <UART_Start_Receive_DMA+0x7a>
}
 80031ae:	2000      	movs	r0, #0
 80031b0:	b003      	add	sp, #12
 80031b2:	bd30      	pop	{r4, r5, pc}
 80031b4:	08003081 	.word	0x08003081
 80031b8:	08003063 	.word	0x08003063
 80031bc:	08003009 	.word	0x08003009

080031c0 <HAL_UART_Receive_DMA>:
{
 80031c0:	b508      	push	{r3, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80031c2:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b20      	cmp	r3, #32
 80031ca:	d108      	bne.n	80031de <HAL_UART_Receive_DMA+0x1e>
    if ((pData == NULL) || (Size == 0U))
 80031cc:	b149      	cbz	r1, 80031e2 <HAL_UART_Receive_DMA+0x22>
 80031ce:	b90a      	cbnz	r2, 80031d4 <HAL_UART_Receive_DMA+0x14>
      return HAL_ERROR;
 80031d0:	2001      	movs	r0, #1
}
 80031d2:	bd08      	pop	{r3, pc}
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031d4:	2300      	movs	r3, #0
 80031d6:	6303      	str	r3, [r0, #48]	@ 0x30
    return (UART_Start_Receive_DMA(huart, pData, Size));
 80031d8:	f7ff ffa0 	bl	800311c <UART_Start_Receive_DMA>
 80031dc:	e7f9      	b.n	80031d2 <HAL_UART_Receive_DMA+0x12>
    return HAL_BUSY;
 80031de:	2002      	movs	r0, #2
 80031e0:	e7f7      	b.n	80031d2 <HAL_UART_Receive_DMA+0x12>
      return HAL_ERROR;
 80031e2:	2001      	movs	r0, #1
 80031e4:	e7f5      	b.n	80031d2 <HAL_UART_Receive_DMA+0x12>

080031e6 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80031e6:	b410      	push	{r4}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80031e8:	680b      	ldr	r3, [r1, #0]
 80031ea:	b9db      	cbnz	r3, 8003224 <FMC_SDRAM_Init+0x3e>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80031ec:	6802      	ldr	r2, [r0, #0]
 80031ee:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 80031f2:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 80031f6:	684b      	ldr	r3, [r1, #4]
 80031f8:	688c      	ldr	r4, [r1, #8]
 80031fa:	4323      	orrs	r3, r4
 80031fc:	68cc      	ldr	r4, [r1, #12]
 80031fe:	4323      	orrs	r3, r4
 8003200:	690c      	ldr	r4, [r1, #16]
 8003202:	4323      	orrs	r3, r4
 8003204:	694c      	ldr	r4, [r1, #20]
 8003206:	4323      	orrs	r3, r4
 8003208:	698c      	ldr	r4, [r1, #24]
 800320a:	4323      	orrs	r3, r4
 800320c:	69cc      	ldr	r4, [r1, #28]
 800320e:	4323      	orrs	r3, r4
 8003210:	6a0c      	ldr	r4, [r1, #32]
 8003212:	4323      	orrs	r3, r4
 8003214:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8003216:	430b      	orrs	r3, r1
 8003218:	431a      	orrs	r2, r3
 800321a:	6002      	str	r2, [r0, #0]
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 800321c:	2000      	movs	r0, #0
 800321e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003222:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8003224:	6803      	ldr	r3, [r0, #0]
 8003226:	f423 43f8 	bic.w	r3, r3, #31744	@ 0x7c00
 800322a:	69ca      	ldr	r2, [r1, #28]
 800322c:	6a0c      	ldr	r4, [r1, #32]
 800322e:	4322      	orrs	r2, r4
 8003230:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 8003232:	4322      	orrs	r2, r4
 8003234:	4313      	orrs	r3, r2
 8003236:	6003      	str	r3, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8003238:	6842      	ldr	r2, [r0, #4]
 800323a:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 800323e:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 8003242:	684b      	ldr	r3, [r1, #4]
 8003244:	688c      	ldr	r4, [r1, #8]
 8003246:	4323      	orrs	r3, r4
 8003248:	68cc      	ldr	r4, [r1, #12]
 800324a:	4323      	orrs	r3, r4
 800324c:	690c      	ldr	r4, [r1, #16]
 800324e:	4323      	orrs	r3, r4
 8003250:	694c      	ldr	r4, [r1, #20]
 8003252:	4323      	orrs	r3, r4
 8003254:	6989      	ldr	r1, [r1, #24]
 8003256:	430b      	orrs	r3, r1
 8003258:	431a      	orrs	r2, r3
 800325a:	6042      	str	r2, [r0, #4]
 800325c:	e7de      	b.n	800321c <FMC_SDRAM_Init+0x36>

0800325e <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800325e:	b410      	push	{r4}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8003260:	bb3a      	cbnz	r2, 80032b2 <FMC_SDRAM_Timing_Init+0x54>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8003262:	6882      	ldr	r2, [r0, #8]
 8003264:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 8003268:	680b      	ldr	r3, [r1, #0]
 800326a:	3b01      	subs	r3, #1
 800326c:	684c      	ldr	r4, [r1, #4]
 800326e:	f104 3cff 	add.w	ip, r4, #4294967295
 8003272:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8003276:	688c      	ldr	r4, [r1, #8]
 8003278:	f104 3cff 	add.w	ip, r4, #4294967295
 800327c:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 8003280:	68cc      	ldr	r4, [r1, #12]
 8003282:	f104 3cff 	add.w	ip, r4, #4294967295
 8003286:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 800328a:	690c      	ldr	r4, [r1, #16]
 800328c:	f104 3cff 	add.w	ip, r4, #4294967295
 8003290:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 8003294:	694c      	ldr	r4, [r1, #20]
 8003296:	f104 3cff 	add.w	ip, r4, #4294967295
 800329a:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 800329e:	6989      	ldr	r1, [r1, #24]
 80032a0:	3901      	subs	r1, #1
 80032a2:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80032a6:	4313      	orrs	r3, r2
 80032a8:	6083      	str	r3, [r0, #8]
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
}
 80032aa:	2000      	movs	r0, #0
 80032ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80032b0:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80032b2:	6883      	ldr	r3, [r0, #8]
 80032b4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80032b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80032bc:	68ca      	ldr	r2, [r1, #12]
 80032be:	f102 3cff 	add.w	ip, r2, #4294967295
 80032c2:	694a      	ldr	r2, [r1, #20]
 80032c4:	3a01      	subs	r2, #1
 80032c6:	0512      	lsls	r2, r2, #20
 80032c8:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
 80032cc:	4313      	orrs	r3, r2
 80032ce:	6083      	str	r3, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80032d0:	68c2      	ldr	r2, [r0, #12]
 80032d2:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 80032d6:	680b      	ldr	r3, [r1, #0]
 80032d8:	3b01      	subs	r3, #1
 80032da:	684c      	ldr	r4, [r1, #4]
 80032dc:	f104 3cff 	add.w	ip, r4, #4294967295
 80032e0:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 80032e4:	688c      	ldr	r4, [r1, #8]
 80032e6:	f104 3cff 	add.w	ip, r4, #4294967295
 80032ea:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80032ee:	690c      	ldr	r4, [r1, #16]
 80032f0:	f104 3cff 	add.w	ip, r4, #4294967295
 80032f4:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 80032f8:	6989      	ldr	r1, [r1, #24]
 80032fa:	3901      	subs	r1, #1
 80032fc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8003300:	4313      	orrs	r3, r2
 8003302:	60c3      	str	r3, [r0, #12]
 8003304:	e7d1      	b.n	80032aa <FMC_SDRAM_Timing_Init+0x4c>
	...

08003308 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003308:	4b01      	ldr	r3, [pc, #4]	@ (8003310 <LL_SetSystemCoreClock+0x8>)
 800330a:	6018      	str	r0, [r3, #0]
}
 800330c:	4770      	bx	lr
 800330e:	bf00      	nop
 8003310:	20000000 	.word	0x20000000

08003314 <_vsniprintf_r>:
 8003314:	b530      	push	{r4, r5, lr}
 8003316:	4614      	mov	r4, r2
 8003318:	2c00      	cmp	r4, #0
 800331a:	b09b      	sub	sp, #108	@ 0x6c
 800331c:	4605      	mov	r5, r0
 800331e:	461a      	mov	r2, r3
 8003320:	da05      	bge.n	800332e <_vsniprintf_r+0x1a>
 8003322:	238b      	movs	r3, #139	@ 0x8b
 8003324:	6003      	str	r3, [r0, #0]
 8003326:	f04f 30ff 	mov.w	r0, #4294967295
 800332a:	b01b      	add	sp, #108	@ 0x6c
 800332c:	bd30      	pop	{r4, r5, pc}
 800332e:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003332:	f8ad 300c 	strh.w	r3, [sp, #12]
 8003336:	bf14      	ite	ne
 8003338:	f104 33ff 	addne.w	r3, r4, #4294967295
 800333c:	4623      	moveq	r3, r4
 800333e:	9302      	str	r3, [sp, #8]
 8003340:	9305      	str	r3, [sp, #20]
 8003342:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003346:	9100      	str	r1, [sp, #0]
 8003348:	9104      	str	r1, [sp, #16]
 800334a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800334e:	4669      	mov	r1, sp
 8003350:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8003352:	f000 f9a1 	bl	8003698 <_svfiprintf_r>
 8003356:	1c43      	adds	r3, r0, #1
 8003358:	bfbc      	itt	lt
 800335a:	238b      	movlt	r3, #139	@ 0x8b
 800335c:	602b      	strlt	r3, [r5, #0]
 800335e:	2c00      	cmp	r4, #0
 8003360:	d0e3      	beq.n	800332a <_vsniprintf_r+0x16>
 8003362:	9b00      	ldr	r3, [sp, #0]
 8003364:	2200      	movs	r2, #0
 8003366:	701a      	strb	r2, [r3, #0]
 8003368:	e7df      	b.n	800332a <_vsniprintf_r+0x16>
	...

0800336c <vsniprintf>:
 800336c:	b507      	push	{r0, r1, r2, lr}
 800336e:	9300      	str	r3, [sp, #0]
 8003370:	4613      	mov	r3, r2
 8003372:	460a      	mov	r2, r1
 8003374:	4601      	mov	r1, r0
 8003376:	4803      	ldr	r0, [pc, #12]	@ (8003384 <vsniprintf+0x18>)
 8003378:	6800      	ldr	r0, [r0, #0]
 800337a:	f7ff ffcb 	bl	8003314 <_vsniprintf_r>
 800337e:	b003      	add	sp, #12
 8003380:	f85d fb04 	ldr.w	pc, [sp], #4
 8003384:	2000000c 	.word	0x2000000c

08003388 <memset>:
 8003388:	4402      	add	r2, r0
 800338a:	4603      	mov	r3, r0
 800338c:	4293      	cmp	r3, r2
 800338e:	d100      	bne.n	8003392 <memset+0xa>
 8003390:	4770      	bx	lr
 8003392:	f803 1b01 	strb.w	r1, [r3], #1
 8003396:	e7f9      	b.n	800338c <memset+0x4>

08003398 <__errno>:
 8003398:	4b01      	ldr	r3, [pc, #4]	@ (80033a0 <__errno+0x8>)
 800339a:	6818      	ldr	r0, [r3, #0]
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	2000000c 	.word	0x2000000c

080033a4 <__libc_init_array>:
 80033a4:	b570      	push	{r4, r5, r6, lr}
 80033a6:	4d0d      	ldr	r5, [pc, #52]	@ (80033dc <__libc_init_array+0x38>)
 80033a8:	4c0d      	ldr	r4, [pc, #52]	@ (80033e0 <__libc_init_array+0x3c>)
 80033aa:	1b64      	subs	r4, r4, r5
 80033ac:	10a4      	asrs	r4, r4, #2
 80033ae:	2600      	movs	r6, #0
 80033b0:	42a6      	cmp	r6, r4
 80033b2:	d109      	bne.n	80033c8 <__libc_init_array+0x24>
 80033b4:	4d0b      	ldr	r5, [pc, #44]	@ (80033e4 <__libc_init_array+0x40>)
 80033b6:	4c0c      	ldr	r4, [pc, #48]	@ (80033e8 <__libc_init_array+0x44>)
 80033b8:	f000 fc66 	bl	8003c88 <_init>
 80033bc:	1b64      	subs	r4, r4, r5
 80033be:	10a4      	asrs	r4, r4, #2
 80033c0:	2600      	movs	r6, #0
 80033c2:	42a6      	cmp	r6, r4
 80033c4:	d105      	bne.n	80033d2 <__libc_init_array+0x2e>
 80033c6:	bd70      	pop	{r4, r5, r6, pc}
 80033c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80033cc:	4798      	blx	r3
 80033ce:	3601      	adds	r6, #1
 80033d0:	e7ee      	b.n	80033b0 <__libc_init_array+0xc>
 80033d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80033d6:	4798      	blx	r3
 80033d8:	3601      	adds	r6, #1
 80033da:	e7f2      	b.n	80033c2 <__libc_init_array+0x1e>
 80033dc:	08003d04 	.word	0x08003d04
 80033e0:	08003d04 	.word	0x08003d04
 80033e4:	08003d04 	.word	0x08003d04
 80033e8:	08003d08 	.word	0x08003d08

080033ec <__retarget_lock_acquire_recursive>:
 80033ec:	4770      	bx	lr

080033ee <__retarget_lock_release_recursive>:
 80033ee:	4770      	bx	lr

080033f0 <_free_r>:
 80033f0:	b538      	push	{r3, r4, r5, lr}
 80033f2:	4605      	mov	r5, r0
 80033f4:	2900      	cmp	r1, #0
 80033f6:	d041      	beq.n	800347c <_free_r+0x8c>
 80033f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033fc:	1f0c      	subs	r4, r1, #4
 80033fe:	2b00      	cmp	r3, #0
 8003400:	bfb8      	it	lt
 8003402:	18e4      	addlt	r4, r4, r3
 8003404:	f000 f8e0 	bl	80035c8 <__malloc_lock>
 8003408:	4a1d      	ldr	r2, [pc, #116]	@ (8003480 <_free_r+0x90>)
 800340a:	6813      	ldr	r3, [r2, #0]
 800340c:	b933      	cbnz	r3, 800341c <_free_r+0x2c>
 800340e:	6063      	str	r3, [r4, #4]
 8003410:	6014      	str	r4, [r2, #0]
 8003412:	4628      	mov	r0, r5
 8003414:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003418:	f000 b8dc 	b.w	80035d4 <__malloc_unlock>
 800341c:	42a3      	cmp	r3, r4
 800341e:	d908      	bls.n	8003432 <_free_r+0x42>
 8003420:	6820      	ldr	r0, [r4, #0]
 8003422:	1821      	adds	r1, r4, r0
 8003424:	428b      	cmp	r3, r1
 8003426:	bf01      	itttt	eq
 8003428:	6819      	ldreq	r1, [r3, #0]
 800342a:	685b      	ldreq	r3, [r3, #4]
 800342c:	1809      	addeq	r1, r1, r0
 800342e:	6021      	streq	r1, [r4, #0]
 8003430:	e7ed      	b.n	800340e <_free_r+0x1e>
 8003432:	461a      	mov	r2, r3
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	b10b      	cbz	r3, 800343c <_free_r+0x4c>
 8003438:	42a3      	cmp	r3, r4
 800343a:	d9fa      	bls.n	8003432 <_free_r+0x42>
 800343c:	6811      	ldr	r1, [r2, #0]
 800343e:	1850      	adds	r0, r2, r1
 8003440:	42a0      	cmp	r0, r4
 8003442:	d10b      	bne.n	800345c <_free_r+0x6c>
 8003444:	6820      	ldr	r0, [r4, #0]
 8003446:	4401      	add	r1, r0
 8003448:	1850      	adds	r0, r2, r1
 800344a:	4283      	cmp	r3, r0
 800344c:	6011      	str	r1, [r2, #0]
 800344e:	d1e0      	bne.n	8003412 <_free_r+0x22>
 8003450:	6818      	ldr	r0, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	6053      	str	r3, [r2, #4]
 8003456:	4408      	add	r0, r1
 8003458:	6010      	str	r0, [r2, #0]
 800345a:	e7da      	b.n	8003412 <_free_r+0x22>
 800345c:	d902      	bls.n	8003464 <_free_r+0x74>
 800345e:	230c      	movs	r3, #12
 8003460:	602b      	str	r3, [r5, #0]
 8003462:	e7d6      	b.n	8003412 <_free_r+0x22>
 8003464:	6820      	ldr	r0, [r4, #0]
 8003466:	1821      	adds	r1, r4, r0
 8003468:	428b      	cmp	r3, r1
 800346a:	bf04      	itt	eq
 800346c:	6819      	ldreq	r1, [r3, #0]
 800346e:	685b      	ldreq	r3, [r3, #4]
 8003470:	6063      	str	r3, [r4, #4]
 8003472:	bf04      	itt	eq
 8003474:	1809      	addeq	r1, r1, r0
 8003476:	6021      	streq	r1, [r4, #0]
 8003478:	6054      	str	r4, [r2, #4]
 800347a:	e7ca      	b.n	8003412 <_free_r+0x22>
 800347c:	bd38      	pop	{r3, r4, r5, pc}
 800347e:	bf00      	nop
 8003480:	20000644 	.word	0x20000644

08003484 <sbrk_aligned>:
 8003484:	b570      	push	{r4, r5, r6, lr}
 8003486:	4e0f      	ldr	r6, [pc, #60]	@ (80034c4 <sbrk_aligned+0x40>)
 8003488:	460c      	mov	r4, r1
 800348a:	6831      	ldr	r1, [r6, #0]
 800348c:	4605      	mov	r5, r0
 800348e:	b911      	cbnz	r1, 8003496 <sbrk_aligned+0x12>
 8003490:	f000 fba6 	bl	8003be0 <_sbrk_r>
 8003494:	6030      	str	r0, [r6, #0]
 8003496:	4621      	mov	r1, r4
 8003498:	4628      	mov	r0, r5
 800349a:	f000 fba1 	bl	8003be0 <_sbrk_r>
 800349e:	1c43      	adds	r3, r0, #1
 80034a0:	d103      	bne.n	80034aa <sbrk_aligned+0x26>
 80034a2:	f04f 34ff 	mov.w	r4, #4294967295
 80034a6:	4620      	mov	r0, r4
 80034a8:	bd70      	pop	{r4, r5, r6, pc}
 80034aa:	1cc4      	adds	r4, r0, #3
 80034ac:	f024 0403 	bic.w	r4, r4, #3
 80034b0:	42a0      	cmp	r0, r4
 80034b2:	d0f8      	beq.n	80034a6 <sbrk_aligned+0x22>
 80034b4:	1a21      	subs	r1, r4, r0
 80034b6:	4628      	mov	r0, r5
 80034b8:	f000 fb92 	bl	8003be0 <_sbrk_r>
 80034bc:	3001      	adds	r0, #1
 80034be:	d1f2      	bne.n	80034a6 <sbrk_aligned+0x22>
 80034c0:	e7ef      	b.n	80034a2 <sbrk_aligned+0x1e>
 80034c2:	bf00      	nop
 80034c4:	20000640 	.word	0x20000640

080034c8 <_malloc_r>:
 80034c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034cc:	1ccd      	adds	r5, r1, #3
 80034ce:	f025 0503 	bic.w	r5, r5, #3
 80034d2:	3508      	adds	r5, #8
 80034d4:	2d0c      	cmp	r5, #12
 80034d6:	bf38      	it	cc
 80034d8:	250c      	movcc	r5, #12
 80034da:	2d00      	cmp	r5, #0
 80034dc:	4606      	mov	r6, r0
 80034de:	db01      	blt.n	80034e4 <_malloc_r+0x1c>
 80034e0:	42a9      	cmp	r1, r5
 80034e2:	d904      	bls.n	80034ee <_malloc_r+0x26>
 80034e4:	230c      	movs	r3, #12
 80034e6:	6033      	str	r3, [r6, #0]
 80034e8:	2000      	movs	r0, #0
 80034ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80035c4 <_malloc_r+0xfc>
 80034f2:	f000 f869 	bl	80035c8 <__malloc_lock>
 80034f6:	f8d8 3000 	ldr.w	r3, [r8]
 80034fa:	461c      	mov	r4, r3
 80034fc:	bb44      	cbnz	r4, 8003550 <_malloc_r+0x88>
 80034fe:	4629      	mov	r1, r5
 8003500:	4630      	mov	r0, r6
 8003502:	f7ff ffbf 	bl	8003484 <sbrk_aligned>
 8003506:	1c43      	adds	r3, r0, #1
 8003508:	4604      	mov	r4, r0
 800350a:	d158      	bne.n	80035be <_malloc_r+0xf6>
 800350c:	f8d8 4000 	ldr.w	r4, [r8]
 8003510:	4627      	mov	r7, r4
 8003512:	2f00      	cmp	r7, #0
 8003514:	d143      	bne.n	800359e <_malloc_r+0xd6>
 8003516:	2c00      	cmp	r4, #0
 8003518:	d04b      	beq.n	80035b2 <_malloc_r+0xea>
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	4639      	mov	r1, r7
 800351e:	4630      	mov	r0, r6
 8003520:	eb04 0903 	add.w	r9, r4, r3
 8003524:	f000 fb5c 	bl	8003be0 <_sbrk_r>
 8003528:	4581      	cmp	r9, r0
 800352a:	d142      	bne.n	80035b2 <_malloc_r+0xea>
 800352c:	6821      	ldr	r1, [r4, #0]
 800352e:	1a6d      	subs	r5, r5, r1
 8003530:	4629      	mov	r1, r5
 8003532:	4630      	mov	r0, r6
 8003534:	f7ff ffa6 	bl	8003484 <sbrk_aligned>
 8003538:	3001      	adds	r0, #1
 800353a:	d03a      	beq.n	80035b2 <_malloc_r+0xea>
 800353c:	6823      	ldr	r3, [r4, #0]
 800353e:	442b      	add	r3, r5
 8003540:	6023      	str	r3, [r4, #0]
 8003542:	f8d8 3000 	ldr.w	r3, [r8]
 8003546:	685a      	ldr	r2, [r3, #4]
 8003548:	bb62      	cbnz	r2, 80035a4 <_malloc_r+0xdc>
 800354a:	f8c8 7000 	str.w	r7, [r8]
 800354e:	e00f      	b.n	8003570 <_malloc_r+0xa8>
 8003550:	6822      	ldr	r2, [r4, #0]
 8003552:	1b52      	subs	r2, r2, r5
 8003554:	d420      	bmi.n	8003598 <_malloc_r+0xd0>
 8003556:	2a0b      	cmp	r2, #11
 8003558:	d917      	bls.n	800358a <_malloc_r+0xc2>
 800355a:	1961      	adds	r1, r4, r5
 800355c:	42a3      	cmp	r3, r4
 800355e:	6025      	str	r5, [r4, #0]
 8003560:	bf18      	it	ne
 8003562:	6059      	strne	r1, [r3, #4]
 8003564:	6863      	ldr	r3, [r4, #4]
 8003566:	bf08      	it	eq
 8003568:	f8c8 1000 	streq.w	r1, [r8]
 800356c:	5162      	str	r2, [r4, r5]
 800356e:	604b      	str	r3, [r1, #4]
 8003570:	4630      	mov	r0, r6
 8003572:	f000 f82f 	bl	80035d4 <__malloc_unlock>
 8003576:	f104 000b 	add.w	r0, r4, #11
 800357a:	1d23      	adds	r3, r4, #4
 800357c:	f020 0007 	bic.w	r0, r0, #7
 8003580:	1ac2      	subs	r2, r0, r3
 8003582:	bf1c      	itt	ne
 8003584:	1a1b      	subne	r3, r3, r0
 8003586:	50a3      	strne	r3, [r4, r2]
 8003588:	e7af      	b.n	80034ea <_malloc_r+0x22>
 800358a:	6862      	ldr	r2, [r4, #4]
 800358c:	42a3      	cmp	r3, r4
 800358e:	bf0c      	ite	eq
 8003590:	f8c8 2000 	streq.w	r2, [r8]
 8003594:	605a      	strne	r2, [r3, #4]
 8003596:	e7eb      	b.n	8003570 <_malloc_r+0xa8>
 8003598:	4623      	mov	r3, r4
 800359a:	6864      	ldr	r4, [r4, #4]
 800359c:	e7ae      	b.n	80034fc <_malloc_r+0x34>
 800359e:	463c      	mov	r4, r7
 80035a0:	687f      	ldr	r7, [r7, #4]
 80035a2:	e7b6      	b.n	8003512 <_malloc_r+0x4a>
 80035a4:	461a      	mov	r2, r3
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	42a3      	cmp	r3, r4
 80035aa:	d1fb      	bne.n	80035a4 <_malloc_r+0xdc>
 80035ac:	2300      	movs	r3, #0
 80035ae:	6053      	str	r3, [r2, #4]
 80035b0:	e7de      	b.n	8003570 <_malloc_r+0xa8>
 80035b2:	230c      	movs	r3, #12
 80035b4:	6033      	str	r3, [r6, #0]
 80035b6:	4630      	mov	r0, r6
 80035b8:	f000 f80c 	bl	80035d4 <__malloc_unlock>
 80035bc:	e794      	b.n	80034e8 <_malloc_r+0x20>
 80035be:	6005      	str	r5, [r0, #0]
 80035c0:	e7d6      	b.n	8003570 <_malloc_r+0xa8>
 80035c2:	bf00      	nop
 80035c4:	20000644 	.word	0x20000644

080035c8 <__malloc_lock>:
 80035c8:	4801      	ldr	r0, [pc, #4]	@ (80035d0 <__malloc_lock+0x8>)
 80035ca:	f7ff bf0f 	b.w	80033ec <__retarget_lock_acquire_recursive>
 80035ce:	bf00      	nop
 80035d0:	2000063c 	.word	0x2000063c

080035d4 <__malloc_unlock>:
 80035d4:	4801      	ldr	r0, [pc, #4]	@ (80035dc <__malloc_unlock+0x8>)
 80035d6:	f7ff bf0a 	b.w	80033ee <__retarget_lock_release_recursive>
 80035da:	bf00      	nop
 80035dc:	2000063c 	.word	0x2000063c

080035e0 <__ssputs_r>:
 80035e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035e4:	688e      	ldr	r6, [r1, #8]
 80035e6:	461f      	mov	r7, r3
 80035e8:	42be      	cmp	r6, r7
 80035ea:	680b      	ldr	r3, [r1, #0]
 80035ec:	4682      	mov	sl, r0
 80035ee:	460c      	mov	r4, r1
 80035f0:	4690      	mov	r8, r2
 80035f2:	d82d      	bhi.n	8003650 <__ssputs_r+0x70>
 80035f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80035f8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80035fc:	d026      	beq.n	800364c <__ssputs_r+0x6c>
 80035fe:	6965      	ldr	r5, [r4, #20]
 8003600:	6909      	ldr	r1, [r1, #16]
 8003602:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003606:	eba3 0901 	sub.w	r9, r3, r1
 800360a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800360e:	1c7b      	adds	r3, r7, #1
 8003610:	444b      	add	r3, r9
 8003612:	106d      	asrs	r5, r5, #1
 8003614:	429d      	cmp	r5, r3
 8003616:	bf38      	it	cc
 8003618:	461d      	movcc	r5, r3
 800361a:	0553      	lsls	r3, r2, #21
 800361c:	d527      	bpl.n	800366e <__ssputs_r+0x8e>
 800361e:	4629      	mov	r1, r5
 8003620:	f7ff ff52 	bl	80034c8 <_malloc_r>
 8003624:	4606      	mov	r6, r0
 8003626:	b360      	cbz	r0, 8003682 <__ssputs_r+0xa2>
 8003628:	6921      	ldr	r1, [r4, #16]
 800362a:	464a      	mov	r2, r9
 800362c:	f000 fae8 	bl	8003c00 <memcpy>
 8003630:	89a3      	ldrh	r3, [r4, #12]
 8003632:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003636:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800363a:	81a3      	strh	r3, [r4, #12]
 800363c:	6126      	str	r6, [r4, #16]
 800363e:	6165      	str	r5, [r4, #20]
 8003640:	444e      	add	r6, r9
 8003642:	eba5 0509 	sub.w	r5, r5, r9
 8003646:	6026      	str	r6, [r4, #0]
 8003648:	60a5      	str	r5, [r4, #8]
 800364a:	463e      	mov	r6, r7
 800364c:	42be      	cmp	r6, r7
 800364e:	d900      	bls.n	8003652 <__ssputs_r+0x72>
 8003650:	463e      	mov	r6, r7
 8003652:	6820      	ldr	r0, [r4, #0]
 8003654:	4632      	mov	r2, r6
 8003656:	4641      	mov	r1, r8
 8003658:	f000 faa8 	bl	8003bac <memmove>
 800365c:	68a3      	ldr	r3, [r4, #8]
 800365e:	1b9b      	subs	r3, r3, r6
 8003660:	60a3      	str	r3, [r4, #8]
 8003662:	6823      	ldr	r3, [r4, #0]
 8003664:	4433      	add	r3, r6
 8003666:	6023      	str	r3, [r4, #0]
 8003668:	2000      	movs	r0, #0
 800366a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800366e:	462a      	mov	r2, r5
 8003670:	f000 fad4 	bl	8003c1c <_realloc_r>
 8003674:	4606      	mov	r6, r0
 8003676:	2800      	cmp	r0, #0
 8003678:	d1e0      	bne.n	800363c <__ssputs_r+0x5c>
 800367a:	6921      	ldr	r1, [r4, #16]
 800367c:	4650      	mov	r0, sl
 800367e:	f7ff feb7 	bl	80033f0 <_free_r>
 8003682:	230c      	movs	r3, #12
 8003684:	f8ca 3000 	str.w	r3, [sl]
 8003688:	89a3      	ldrh	r3, [r4, #12]
 800368a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800368e:	81a3      	strh	r3, [r4, #12]
 8003690:	f04f 30ff 	mov.w	r0, #4294967295
 8003694:	e7e9      	b.n	800366a <__ssputs_r+0x8a>
	...

08003698 <_svfiprintf_r>:
 8003698:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800369c:	4698      	mov	r8, r3
 800369e:	898b      	ldrh	r3, [r1, #12]
 80036a0:	061b      	lsls	r3, r3, #24
 80036a2:	b09d      	sub	sp, #116	@ 0x74
 80036a4:	4607      	mov	r7, r0
 80036a6:	460d      	mov	r5, r1
 80036a8:	4614      	mov	r4, r2
 80036aa:	d510      	bpl.n	80036ce <_svfiprintf_r+0x36>
 80036ac:	690b      	ldr	r3, [r1, #16]
 80036ae:	b973      	cbnz	r3, 80036ce <_svfiprintf_r+0x36>
 80036b0:	2140      	movs	r1, #64	@ 0x40
 80036b2:	f7ff ff09 	bl	80034c8 <_malloc_r>
 80036b6:	6028      	str	r0, [r5, #0]
 80036b8:	6128      	str	r0, [r5, #16]
 80036ba:	b930      	cbnz	r0, 80036ca <_svfiprintf_r+0x32>
 80036bc:	230c      	movs	r3, #12
 80036be:	603b      	str	r3, [r7, #0]
 80036c0:	f04f 30ff 	mov.w	r0, #4294967295
 80036c4:	b01d      	add	sp, #116	@ 0x74
 80036c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036ca:	2340      	movs	r3, #64	@ 0x40
 80036cc:	616b      	str	r3, [r5, #20]
 80036ce:	2300      	movs	r3, #0
 80036d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80036d2:	2320      	movs	r3, #32
 80036d4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80036d8:	f8cd 800c 	str.w	r8, [sp, #12]
 80036dc:	2330      	movs	r3, #48	@ 0x30
 80036de:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800387c <_svfiprintf_r+0x1e4>
 80036e2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80036e6:	f04f 0901 	mov.w	r9, #1
 80036ea:	4623      	mov	r3, r4
 80036ec:	469a      	mov	sl, r3
 80036ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036f2:	b10a      	cbz	r2, 80036f8 <_svfiprintf_r+0x60>
 80036f4:	2a25      	cmp	r2, #37	@ 0x25
 80036f6:	d1f9      	bne.n	80036ec <_svfiprintf_r+0x54>
 80036f8:	ebba 0b04 	subs.w	fp, sl, r4
 80036fc:	d00b      	beq.n	8003716 <_svfiprintf_r+0x7e>
 80036fe:	465b      	mov	r3, fp
 8003700:	4622      	mov	r2, r4
 8003702:	4629      	mov	r1, r5
 8003704:	4638      	mov	r0, r7
 8003706:	f7ff ff6b 	bl	80035e0 <__ssputs_r>
 800370a:	3001      	adds	r0, #1
 800370c:	f000 80a7 	beq.w	800385e <_svfiprintf_r+0x1c6>
 8003710:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003712:	445a      	add	r2, fp
 8003714:	9209      	str	r2, [sp, #36]	@ 0x24
 8003716:	f89a 3000 	ldrb.w	r3, [sl]
 800371a:	2b00      	cmp	r3, #0
 800371c:	f000 809f 	beq.w	800385e <_svfiprintf_r+0x1c6>
 8003720:	2300      	movs	r3, #0
 8003722:	f04f 32ff 	mov.w	r2, #4294967295
 8003726:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800372a:	f10a 0a01 	add.w	sl, sl, #1
 800372e:	9304      	str	r3, [sp, #16]
 8003730:	9307      	str	r3, [sp, #28]
 8003732:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003736:	931a      	str	r3, [sp, #104]	@ 0x68
 8003738:	4654      	mov	r4, sl
 800373a:	2205      	movs	r2, #5
 800373c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003740:	484e      	ldr	r0, [pc, #312]	@ (800387c <_svfiprintf_r+0x1e4>)
 8003742:	f7fc fd55 	bl	80001f0 <memchr>
 8003746:	9a04      	ldr	r2, [sp, #16]
 8003748:	b9d8      	cbnz	r0, 8003782 <_svfiprintf_r+0xea>
 800374a:	06d0      	lsls	r0, r2, #27
 800374c:	bf44      	itt	mi
 800374e:	2320      	movmi	r3, #32
 8003750:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003754:	0711      	lsls	r1, r2, #28
 8003756:	bf44      	itt	mi
 8003758:	232b      	movmi	r3, #43	@ 0x2b
 800375a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800375e:	f89a 3000 	ldrb.w	r3, [sl]
 8003762:	2b2a      	cmp	r3, #42	@ 0x2a
 8003764:	d015      	beq.n	8003792 <_svfiprintf_r+0xfa>
 8003766:	9a07      	ldr	r2, [sp, #28]
 8003768:	4654      	mov	r4, sl
 800376a:	2000      	movs	r0, #0
 800376c:	f04f 0c0a 	mov.w	ip, #10
 8003770:	4621      	mov	r1, r4
 8003772:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003776:	3b30      	subs	r3, #48	@ 0x30
 8003778:	2b09      	cmp	r3, #9
 800377a:	d94b      	bls.n	8003814 <_svfiprintf_r+0x17c>
 800377c:	b1b0      	cbz	r0, 80037ac <_svfiprintf_r+0x114>
 800377e:	9207      	str	r2, [sp, #28]
 8003780:	e014      	b.n	80037ac <_svfiprintf_r+0x114>
 8003782:	eba0 0308 	sub.w	r3, r0, r8
 8003786:	fa09 f303 	lsl.w	r3, r9, r3
 800378a:	4313      	orrs	r3, r2
 800378c:	9304      	str	r3, [sp, #16]
 800378e:	46a2      	mov	sl, r4
 8003790:	e7d2      	b.n	8003738 <_svfiprintf_r+0xa0>
 8003792:	9b03      	ldr	r3, [sp, #12]
 8003794:	1d19      	adds	r1, r3, #4
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	9103      	str	r1, [sp, #12]
 800379a:	2b00      	cmp	r3, #0
 800379c:	bfbb      	ittet	lt
 800379e:	425b      	neglt	r3, r3
 80037a0:	f042 0202 	orrlt.w	r2, r2, #2
 80037a4:	9307      	strge	r3, [sp, #28]
 80037a6:	9307      	strlt	r3, [sp, #28]
 80037a8:	bfb8      	it	lt
 80037aa:	9204      	strlt	r2, [sp, #16]
 80037ac:	7823      	ldrb	r3, [r4, #0]
 80037ae:	2b2e      	cmp	r3, #46	@ 0x2e
 80037b0:	d10a      	bne.n	80037c8 <_svfiprintf_r+0x130>
 80037b2:	7863      	ldrb	r3, [r4, #1]
 80037b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80037b6:	d132      	bne.n	800381e <_svfiprintf_r+0x186>
 80037b8:	9b03      	ldr	r3, [sp, #12]
 80037ba:	1d1a      	adds	r2, r3, #4
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	9203      	str	r2, [sp, #12]
 80037c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80037c4:	3402      	adds	r4, #2
 80037c6:	9305      	str	r3, [sp, #20]
 80037c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800388c <_svfiprintf_r+0x1f4>
 80037cc:	7821      	ldrb	r1, [r4, #0]
 80037ce:	2203      	movs	r2, #3
 80037d0:	4650      	mov	r0, sl
 80037d2:	f7fc fd0d 	bl	80001f0 <memchr>
 80037d6:	b138      	cbz	r0, 80037e8 <_svfiprintf_r+0x150>
 80037d8:	9b04      	ldr	r3, [sp, #16]
 80037da:	eba0 000a 	sub.w	r0, r0, sl
 80037de:	2240      	movs	r2, #64	@ 0x40
 80037e0:	4082      	lsls	r2, r0
 80037e2:	4313      	orrs	r3, r2
 80037e4:	3401      	adds	r4, #1
 80037e6:	9304      	str	r3, [sp, #16]
 80037e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037ec:	4824      	ldr	r0, [pc, #144]	@ (8003880 <_svfiprintf_r+0x1e8>)
 80037ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80037f2:	2206      	movs	r2, #6
 80037f4:	f7fc fcfc 	bl	80001f0 <memchr>
 80037f8:	2800      	cmp	r0, #0
 80037fa:	d036      	beq.n	800386a <_svfiprintf_r+0x1d2>
 80037fc:	4b21      	ldr	r3, [pc, #132]	@ (8003884 <_svfiprintf_r+0x1ec>)
 80037fe:	bb1b      	cbnz	r3, 8003848 <_svfiprintf_r+0x1b0>
 8003800:	9b03      	ldr	r3, [sp, #12]
 8003802:	3307      	adds	r3, #7
 8003804:	f023 0307 	bic.w	r3, r3, #7
 8003808:	3308      	adds	r3, #8
 800380a:	9303      	str	r3, [sp, #12]
 800380c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800380e:	4433      	add	r3, r6
 8003810:	9309      	str	r3, [sp, #36]	@ 0x24
 8003812:	e76a      	b.n	80036ea <_svfiprintf_r+0x52>
 8003814:	fb0c 3202 	mla	r2, ip, r2, r3
 8003818:	460c      	mov	r4, r1
 800381a:	2001      	movs	r0, #1
 800381c:	e7a8      	b.n	8003770 <_svfiprintf_r+0xd8>
 800381e:	2300      	movs	r3, #0
 8003820:	3401      	adds	r4, #1
 8003822:	9305      	str	r3, [sp, #20]
 8003824:	4619      	mov	r1, r3
 8003826:	f04f 0c0a 	mov.w	ip, #10
 800382a:	4620      	mov	r0, r4
 800382c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003830:	3a30      	subs	r2, #48	@ 0x30
 8003832:	2a09      	cmp	r2, #9
 8003834:	d903      	bls.n	800383e <_svfiprintf_r+0x1a6>
 8003836:	2b00      	cmp	r3, #0
 8003838:	d0c6      	beq.n	80037c8 <_svfiprintf_r+0x130>
 800383a:	9105      	str	r1, [sp, #20]
 800383c:	e7c4      	b.n	80037c8 <_svfiprintf_r+0x130>
 800383e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003842:	4604      	mov	r4, r0
 8003844:	2301      	movs	r3, #1
 8003846:	e7f0      	b.n	800382a <_svfiprintf_r+0x192>
 8003848:	ab03      	add	r3, sp, #12
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	462a      	mov	r2, r5
 800384e:	4b0e      	ldr	r3, [pc, #56]	@ (8003888 <_svfiprintf_r+0x1f0>)
 8003850:	a904      	add	r1, sp, #16
 8003852:	4638      	mov	r0, r7
 8003854:	f3af 8000 	nop.w
 8003858:	1c42      	adds	r2, r0, #1
 800385a:	4606      	mov	r6, r0
 800385c:	d1d6      	bne.n	800380c <_svfiprintf_r+0x174>
 800385e:	89ab      	ldrh	r3, [r5, #12]
 8003860:	065b      	lsls	r3, r3, #25
 8003862:	f53f af2d 	bmi.w	80036c0 <_svfiprintf_r+0x28>
 8003866:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003868:	e72c      	b.n	80036c4 <_svfiprintf_r+0x2c>
 800386a:	ab03      	add	r3, sp, #12
 800386c:	9300      	str	r3, [sp, #0]
 800386e:	462a      	mov	r2, r5
 8003870:	4b05      	ldr	r3, [pc, #20]	@ (8003888 <_svfiprintf_r+0x1f0>)
 8003872:	a904      	add	r1, sp, #16
 8003874:	4638      	mov	r0, r7
 8003876:	f000 f879 	bl	800396c <_printf_i>
 800387a:	e7ed      	b.n	8003858 <_svfiprintf_r+0x1c0>
 800387c:	08003cc8 	.word	0x08003cc8
 8003880:	08003cd2 	.word	0x08003cd2
 8003884:	00000000 	.word	0x00000000
 8003888:	080035e1 	.word	0x080035e1
 800388c:	08003cce 	.word	0x08003cce

08003890 <_printf_common>:
 8003890:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003894:	4616      	mov	r6, r2
 8003896:	4698      	mov	r8, r3
 8003898:	688a      	ldr	r2, [r1, #8]
 800389a:	690b      	ldr	r3, [r1, #16]
 800389c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80038a0:	4293      	cmp	r3, r2
 80038a2:	bfb8      	it	lt
 80038a4:	4613      	movlt	r3, r2
 80038a6:	6033      	str	r3, [r6, #0]
 80038a8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80038ac:	4607      	mov	r7, r0
 80038ae:	460c      	mov	r4, r1
 80038b0:	b10a      	cbz	r2, 80038b6 <_printf_common+0x26>
 80038b2:	3301      	adds	r3, #1
 80038b4:	6033      	str	r3, [r6, #0]
 80038b6:	6823      	ldr	r3, [r4, #0]
 80038b8:	0699      	lsls	r1, r3, #26
 80038ba:	bf42      	ittt	mi
 80038bc:	6833      	ldrmi	r3, [r6, #0]
 80038be:	3302      	addmi	r3, #2
 80038c0:	6033      	strmi	r3, [r6, #0]
 80038c2:	6825      	ldr	r5, [r4, #0]
 80038c4:	f015 0506 	ands.w	r5, r5, #6
 80038c8:	d106      	bne.n	80038d8 <_printf_common+0x48>
 80038ca:	f104 0a19 	add.w	sl, r4, #25
 80038ce:	68e3      	ldr	r3, [r4, #12]
 80038d0:	6832      	ldr	r2, [r6, #0]
 80038d2:	1a9b      	subs	r3, r3, r2
 80038d4:	42ab      	cmp	r3, r5
 80038d6:	dc26      	bgt.n	8003926 <_printf_common+0x96>
 80038d8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80038dc:	6822      	ldr	r2, [r4, #0]
 80038de:	3b00      	subs	r3, #0
 80038e0:	bf18      	it	ne
 80038e2:	2301      	movne	r3, #1
 80038e4:	0692      	lsls	r2, r2, #26
 80038e6:	d42b      	bmi.n	8003940 <_printf_common+0xb0>
 80038e8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80038ec:	4641      	mov	r1, r8
 80038ee:	4638      	mov	r0, r7
 80038f0:	47c8      	blx	r9
 80038f2:	3001      	adds	r0, #1
 80038f4:	d01e      	beq.n	8003934 <_printf_common+0xa4>
 80038f6:	6823      	ldr	r3, [r4, #0]
 80038f8:	6922      	ldr	r2, [r4, #16]
 80038fa:	f003 0306 	and.w	r3, r3, #6
 80038fe:	2b04      	cmp	r3, #4
 8003900:	bf02      	ittt	eq
 8003902:	68e5      	ldreq	r5, [r4, #12]
 8003904:	6833      	ldreq	r3, [r6, #0]
 8003906:	1aed      	subeq	r5, r5, r3
 8003908:	68a3      	ldr	r3, [r4, #8]
 800390a:	bf0c      	ite	eq
 800390c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003910:	2500      	movne	r5, #0
 8003912:	4293      	cmp	r3, r2
 8003914:	bfc4      	itt	gt
 8003916:	1a9b      	subgt	r3, r3, r2
 8003918:	18ed      	addgt	r5, r5, r3
 800391a:	2600      	movs	r6, #0
 800391c:	341a      	adds	r4, #26
 800391e:	42b5      	cmp	r5, r6
 8003920:	d11a      	bne.n	8003958 <_printf_common+0xc8>
 8003922:	2000      	movs	r0, #0
 8003924:	e008      	b.n	8003938 <_printf_common+0xa8>
 8003926:	2301      	movs	r3, #1
 8003928:	4652      	mov	r2, sl
 800392a:	4641      	mov	r1, r8
 800392c:	4638      	mov	r0, r7
 800392e:	47c8      	blx	r9
 8003930:	3001      	adds	r0, #1
 8003932:	d103      	bne.n	800393c <_printf_common+0xac>
 8003934:	f04f 30ff 	mov.w	r0, #4294967295
 8003938:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800393c:	3501      	adds	r5, #1
 800393e:	e7c6      	b.n	80038ce <_printf_common+0x3e>
 8003940:	18e1      	adds	r1, r4, r3
 8003942:	1c5a      	adds	r2, r3, #1
 8003944:	2030      	movs	r0, #48	@ 0x30
 8003946:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800394a:	4422      	add	r2, r4
 800394c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003950:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003954:	3302      	adds	r3, #2
 8003956:	e7c7      	b.n	80038e8 <_printf_common+0x58>
 8003958:	2301      	movs	r3, #1
 800395a:	4622      	mov	r2, r4
 800395c:	4641      	mov	r1, r8
 800395e:	4638      	mov	r0, r7
 8003960:	47c8      	blx	r9
 8003962:	3001      	adds	r0, #1
 8003964:	d0e6      	beq.n	8003934 <_printf_common+0xa4>
 8003966:	3601      	adds	r6, #1
 8003968:	e7d9      	b.n	800391e <_printf_common+0x8e>
	...

0800396c <_printf_i>:
 800396c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003970:	7e0f      	ldrb	r7, [r1, #24]
 8003972:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003974:	2f78      	cmp	r7, #120	@ 0x78
 8003976:	4691      	mov	r9, r2
 8003978:	4680      	mov	r8, r0
 800397a:	460c      	mov	r4, r1
 800397c:	469a      	mov	sl, r3
 800397e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003982:	d807      	bhi.n	8003994 <_printf_i+0x28>
 8003984:	2f62      	cmp	r7, #98	@ 0x62
 8003986:	d80a      	bhi.n	800399e <_printf_i+0x32>
 8003988:	2f00      	cmp	r7, #0
 800398a:	f000 80d2 	beq.w	8003b32 <_printf_i+0x1c6>
 800398e:	2f58      	cmp	r7, #88	@ 0x58
 8003990:	f000 80b9 	beq.w	8003b06 <_printf_i+0x19a>
 8003994:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003998:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800399c:	e03a      	b.n	8003a14 <_printf_i+0xa8>
 800399e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80039a2:	2b15      	cmp	r3, #21
 80039a4:	d8f6      	bhi.n	8003994 <_printf_i+0x28>
 80039a6:	a101      	add	r1, pc, #4	@ (adr r1, 80039ac <_printf_i+0x40>)
 80039a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80039ac:	08003a05 	.word	0x08003a05
 80039b0:	08003a19 	.word	0x08003a19
 80039b4:	08003995 	.word	0x08003995
 80039b8:	08003995 	.word	0x08003995
 80039bc:	08003995 	.word	0x08003995
 80039c0:	08003995 	.word	0x08003995
 80039c4:	08003a19 	.word	0x08003a19
 80039c8:	08003995 	.word	0x08003995
 80039cc:	08003995 	.word	0x08003995
 80039d0:	08003995 	.word	0x08003995
 80039d4:	08003995 	.word	0x08003995
 80039d8:	08003b19 	.word	0x08003b19
 80039dc:	08003a43 	.word	0x08003a43
 80039e0:	08003ad3 	.word	0x08003ad3
 80039e4:	08003995 	.word	0x08003995
 80039e8:	08003995 	.word	0x08003995
 80039ec:	08003b3b 	.word	0x08003b3b
 80039f0:	08003995 	.word	0x08003995
 80039f4:	08003a43 	.word	0x08003a43
 80039f8:	08003995 	.word	0x08003995
 80039fc:	08003995 	.word	0x08003995
 8003a00:	08003adb 	.word	0x08003adb
 8003a04:	6833      	ldr	r3, [r6, #0]
 8003a06:	1d1a      	adds	r2, r3, #4
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	6032      	str	r2, [r6, #0]
 8003a0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003a10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003a14:	2301      	movs	r3, #1
 8003a16:	e09d      	b.n	8003b54 <_printf_i+0x1e8>
 8003a18:	6833      	ldr	r3, [r6, #0]
 8003a1a:	6820      	ldr	r0, [r4, #0]
 8003a1c:	1d19      	adds	r1, r3, #4
 8003a1e:	6031      	str	r1, [r6, #0]
 8003a20:	0606      	lsls	r6, r0, #24
 8003a22:	d501      	bpl.n	8003a28 <_printf_i+0xbc>
 8003a24:	681d      	ldr	r5, [r3, #0]
 8003a26:	e003      	b.n	8003a30 <_printf_i+0xc4>
 8003a28:	0645      	lsls	r5, r0, #25
 8003a2a:	d5fb      	bpl.n	8003a24 <_printf_i+0xb8>
 8003a2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003a30:	2d00      	cmp	r5, #0
 8003a32:	da03      	bge.n	8003a3c <_printf_i+0xd0>
 8003a34:	232d      	movs	r3, #45	@ 0x2d
 8003a36:	426d      	negs	r5, r5
 8003a38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a3c:	4859      	ldr	r0, [pc, #356]	@ (8003ba4 <_printf_i+0x238>)
 8003a3e:	230a      	movs	r3, #10
 8003a40:	e011      	b.n	8003a66 <_printf_i+0xfa>
 8003a42:	6821      	ldr	r1, [r4, #0]
 8003a44:	6833      	ldr	r3, [r6, #0]
 8003a46:	0608      	lsls	r0, r1, #24
 8003a48:	f853 5b04 	ldr.w	r5, [r3], #4
 8003a4c:	d402      	bmi.n	8003a54 <_printf_i+0xe8>
 8003a4e:	0649      	lsls	r1, r1, #25
 8003a50:	bf48      	it	mi
 8003a52:	b2ad      	uxthmi	r5, r5
 8003a54:	2f6f      	cmp	r7, #111	@ 0x6f
 8003a56:	4853      	ldr	r0, [pc, #332]	@ (8003ba4 <_printf_i+0x238>)
 8003a58:	6033      	str	r3, [r6, #0]
 8003a5a:	bf14      	ite	ne
 8003a5c:	230a      	movne	r3, #10
 8003a5e:	2308      	moveq	r3, #8
 8003a60:	2100      	movs	r1, #0
 8003a62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003a66:	6866      	ldr	r6, [r4, #4]
 8003a68:	60a6      	str	r6, [r4, #8]
 8003a6a:	2e00      	cmp	r6, #0
 8003a6c:	bfa2      	ittt	ge
 8003a6e:	6821      	ldrge	r1, [r4, #0]
 8003a70:	f021 0104 	bicge.w	r1, r1, #4
 8003a74:	6021      	strge	r1, [r4, #0]
 8003a76:	b90d      	cbnz	r5, 8003a7c <_printf_i+0x110>
 8003a78:	2e00      	cmp	r6, #0
 8003a7a:	d04b      	beq.n	8003b14 <_printf_i+0x1a8>
 8003a7c:	4616      	mov	r6, r2
 8003a7e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003a82:	fb03 5711 	mls	r7, r3, r1, r5
 8003a86:	5dc7      	ldrb	r7, [r0, r7]
 8003a88:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003a8c:	462f      	mov	r7, r5
 8003a8e:	42bb      	cmp	r3, r7
 8003a90:	460d      	mov	r5, r1
 8003a92:	d9f4      	bls.n	8003a7e <_printf_i+0x112>
 8003a94:	2b08      	cmp	r3, #8
 8003a96:	d10b      	bne.n	8003ab0 <_printf_i+0x144>
 8003a98:	6823      	ldr	r3, [r4, #0]
 8003a9a:	07df      	lsls	r7, r3, #31
 8003a9c:	d508      	bpl.n	8003ab0 <_printf_i+0x144>
 8003a9e:	6923      	ldr	r3, [r4, #16]
 8003aa0:	6861      	ldr	r1, [r4, #4]
 8003aa2:	4299      	cmp	r1, r3
 8003aa4:	bfde      	ittt	le
 8003aa6:	2330      	movle	r3, #48	@ 0x30
 8003aa8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003aac:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003ab0:	1b92      	subs	r2, r2, r6
 8003ab2:	6122      	str	r2, [r4, #16]
 8003ab4:	f8cd a000 	str.w	sl, [sp]
 8003ab8:	464b      	mov	r3, r9
 8003aba:	aa03      	add	r2, sp, #12
 8003abc:	4621      	mov	r1, r4
 8003abe:	4640      	mov	r0, r8
 8003ac0:	f7ff fee6 	bl	8003890 <_printf_common>
 8003ac4:	3001      	adds	r0, #1
 8003ac6:	d14a      	bne.n	8003b5e <_printf_i+0x1f2>
 8003ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8003acc:	b004      	add	sp, #16
 8003ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	f043 0320 	orr.w	r3, r3, #32
 8003ad8:	6023      	str	r3, [r4, #0]
 8003ada:	4833      	ldr	r0, [pc, #204]	@ (8003ba8 <_printf_i+0x23c>)
 8003adc:	2778      	movs	r7, #120	@ 0x78
 8003ade:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003ae2:	6823      	ldr	r3, [r4, #0]
 8003ae4:	6831      	ldr	r1, [r6, #0]
 8003ae6:	061f      	lsls	r7, r3, #24
 8003ae8:	f851 5b04 	ldr.w	r5, [r1], #4
 8003aec:	d402      	bmi.n	8003af4 <_printf_i+0x188>
 8003aee:	065f      	lsls	r7, r3, #25
 8003af0:	bf48      	it	mi
 8003af2:	b2ad      	uxthmi	r5, r5
 8003af4:	6031      	str	r1, [r6, #0]
 8003af6:	07d9      	lsls	r1, r3, #31
 8003af8:	bf44      	itt	mi
 8003afa:	f043 0320 	orrmi.w	r3, r3, #32
 8003afe:	6023      	strmi	r3, [r4, #0]
 8003b00:	b11d      	cbz	r5, 8003b0a <_printf_i+0x19e>
 8003b02:	2310      	movs	r3, #16
 8003b04:	e7ac      	b.n	8003a60 <_printf_i+0xf4>
 8003b06:	4827      	ldr	r0, [pc, #156]	@ (8003ba4 <_printf_i+0x238>)
 8003b08:	e7e9      	b.n	8003ade <_printf_i+0x172>
 8003b0a:	6823      	ldr	r3, [r4, #0]
 8003b0c:	f023 0320 	bic.w	r3, r3, #32
 8003b10:	6023      	str	r3, [r4, #0]
 8003b12:	e7f6      	b.n	8003b02 <_printf_i+0x196>
 8003b14:	4616      	mov	r6, r2
 8003b16:	e7bd      	b.n	8003a94 <_printf_i+0x128>
 8003b18:	6833      	ldr	r3, [r6, #0]
 8003b1a:	6825      	ldr	r5, [r4, #0]
 8003b1c:	6961      	ldr	r1, [r4, #20]
 8003b1e:	1d18      	adds	r0, r3, #4
 8003b20:	6030      	str	r0, [r6, #0]
 8003b22:	062e      	lsls	r6, r5, #24
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	d501      	bpl.n	8003b2c <_printf_i+0x1c0>
 8003b28:	6019      	str	r1, [r3, #0]
 8003b2a:	e002      	b.n	8003b32 <_printf_i+0x1c6>
 8003b2c:	0668      	lsls	r0, r5, #25
 8003b2e:	d5fb      	bpl.n	8003b28 <_printf_i+0x1bc>
 8003b30:	8019      	strh	r1, [r3, #0]
 8003b32:	2300      	movs	r3, #0
 8003b34:	6123      	str	r3, [r4, #16]
 8003b36:	4616      	mov	r6, r2
 8003b38:	e7bc      	b.n	8003ab4 <_printf_i+0x148>
 8003b3a:	6833      	ldr	r3, [r6, #0]
 8003b3c:	1d1a      	adds	r2, r3, #4
 8003b3e:	6032      	str	r2, [r6, #0]
 8003b40:	681e      	ldr	r6, [r3, #0]
 8003b42:	6862      	ldr	r2, [r4, #4]
 8003b44:	2100      	movs	r1, #0
 8003b46:	4630      	mov	r0, r6
 8003b48:	f7fc fb52 	bl	80001f0 <memchr>
 8003b4c:	b108      	cbz	r0, 8003b52 <_printf_i+0x1e6>
 8003b4e:	1b80      	subs	r0, r0, r6
 8003b50:	6060      	str	r0, [r4, #4]
 8003b52:	6863      	ldr	r3, [r4, #4]
 8003b54:	6123      	str	r3, [r4, #16]
 8003b56:	2300      	movs	r3, #0
 8003b58:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b5c:	e7aa      	b.n	8003ab4 <_printf_i+0x148>
 8003b5e:	6923      	ldr	r3, [r4, #16]
 8003b60:	4632      	mov	r2, r6
 8003b62:	4649      	mov	r1, r9
 8003b64:	4640      	mov	r0, r8
 8003b66:	47d0      	blx	sl
 8003b68:	3001      	adds	r0, #1
 8003b6a:	d0ad      	beq.n	8003ac8 <_printf_i+0x15c>
 8003b6c:	6823      	ldr	r3, [r4, #0]
 8003b6e:	079b      	lsls	r3, r3, #30
 8003b70:	d413      	bmi.n	8003b9a <_printf_i+0x22e>
 8003b72:	68e0      	ldr	r0, [r4, #12]
 8003b74:	9b03      	ldr	r3, [sp, #12]
 8003b76:	4298      	cmp	r0, r3
 8003b78:	bfb8      	it	lt
 8003b7a:	4618      	movlt	r0, r3
 8003b7c:	e7a6      	b.n	8003acc <_printf_i+0x160>
 8003b7e:	2301      	movs	r3, #1
 8003b80:	4632      	mov	r2, r6
 8003b82:	4649      	mov	r1, r9
 8003b84:	4640      	mov	r0, r8
 8003b86:	47d0      	blx	sl
 8003b88:	3001      	adds	r0, #1
 8003b8a:	d09d      	beq.n	8003ac8 <_printf_i+0x15c>
 8003b8c:	3501      	adds	r5, #1
 8003b8e:	68e3      	ldr	r3, [r4, #12]
 8003b90:	9903      	ldr	r1, [sp, #12]
 8003b92:	1a5b      	subs	r3, r3, r1
 8003b94:	42ab      	cmp	r3, r5
 8003b96:	dcf2      	bgt.n	8003b7e <_printf_i+0x212>
 8003b98:	e7eb      	b.n	8003b72 <_printf_i+0x206>
 8003b9a:	2500      	movs	r5, #0
 8003b9c:	f104 0619 	add.w	r6, r4, #25
 8003ba0:	e7f5      	b.n	8003b8e <_printf_i+0x222>
 8003ba2:	bf00      	nop
 8003ba4:	08003cd9 	.word	0x08003cd9
 8003ba8:	08003cea 	.word	0x08003cea

08003bac <memmove>:
 8003bac:	4288      	cmp	r0, r1
 8003bae:	b510      	push	{r4, lr}
 8003bb0:	eb01 0402 	add.w	r4, r1, r2
 8003bb4:	d902      	bls.n	8003bbc <memmove+0x10>
 8003bb6:	4284      	cmp	r4, r0
 8003bb8:	4623      	mov	r3, r4
 8003bba:	d807      	bhi.n	8003bcc <memmove+0x20>
 8003bbc:	1e43      	subs	r3, r0, #1
 8003bbe:	42a1      	cmp	r1, r4
 8003bc0:	d008      	beq.n	8003bd4 <memmove+0x28>
 8003bc2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003bc6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003bca:	e7f8      	b.n	8003bbe <memmove+0x12>
 8003bcc:	4402      	add	r2, r0
 8003bce:	4601      	mov	r1, r0
 8003bd0:	428a      	cmp	r2, r1
 8003bd2:	d100      	bne.n	8003bd6 <memmove+0x2a>
 8003bd4:	bd10      	pop	{r4, pc}
 8003bd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003bda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003bde:	e7f7      	b.n	8003bd0 <memmove+0x24>

08003be0 <_sbrk_r>:
 8003be0:	b538      	push	{r3, r4, r5, lr}
 8003be2:	4d06      	ldr	r5, [pc, #24]	@ (8003bfc <_sbrk_r+0x1c>)
 8003be4:	2300      	movs	r3, #0
 8003be6:	4604      	mov	r4, r0
 8003be8:	4608      	mov	r0, r1
 8003bea:	602b      	str	r3, [r5, #0]
 8003bec:	f7fd fc1c 	bl	8001428 <_sbrk>
 8003bf0:	1c43      	adds	r3, r0, #1
 8003bf2:	d102      	bne.n	8003bfa <_sbrk_r+0x1a>
 8003bf4:	682b      	ldr	r3, [r5, #0]
 8003bf6:	b103      	cbz	r3, 8003bfa <_sbrk_r+0x1a>
 8003bf8:	6023      	str	r3, [r4, #0]
 8003bfa:	bd38      	pop	{r3, r4, r5, pc}
 8003bfc:	20000638 	.word	0x20000638

08003c00 <memcpy>:
 8003c00:	440a      	add	r2, r1
 8003c02:	4291      	cmp	r1, r2
 8003c04:	f100 33ff 	add.w	r3, r0, #4294967295
 8003c08:	d100      	bne.n	8003c0c <memcpy+0xc>
 8003c0a:	4770      	bx	lr
 8003c0c:	b510      	push	{r4, lr}
 8003c0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003c12:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003c16:	4291      	cmp	r1, r2
 8003c18:	d1f9      	bne.n	8003c0e <memcpy+0xe>
 8003c1a:	bd10      	pop	{r4, pc}

08003c1c <_realloc_r>:
 8003c1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c20:	4680      	mov	r8, r0
 8003c22:	4615      	mov	r5, r2
 8003c24:	460c      	mov	r4, r1
 8003c26:	b921      	cbnz	r1, 8003c32 <_realloc_r+0x16>
 8003c28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c2c:	4611      	mov	r1, r2
 8003c2e:	f7ff bc4b 	b.w	80034c8 <_malloc_r>
 8003c32:	b92a      	cbnz	r2, 8003c40 <_realloc_r+0x24>
 8003c34:	f7ff fbdc 	bl	80033f0 <_free_r>
 8003c38:	2400      	movs	r4, #0
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c40:	f000 f81a 	bl	8003c78 <_malloc_usable_size_r>
 8003c44:	4285      	cmp	r5, r0
 8003c46:	4606      	mov	r6, r0
 8003c48:	d802      	bhi.n	8003c50 <_realloc_r+0x34>
 8003c4a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003c4e:	d8f4      	bhi.n	8003c3a <_realloc_r+0x1e>
 8003c50:	4629      	mov	r1, r5
 8003c52:	4640      	mov	r0, r8
 8003c54:	f7ff fc38 	bl	80034c8 <_malloc_r>
 8003c58:	4607      	mov	r7, r0
 8003c5a:	2800      	cmp	r0, #0
 8003c5c:	d0ec      	beq.n	8003c38 <_realloc_r+0x1c>
 8003c5e:	42b5      	cmp	r5, r6
 8003c60:	462a      	mov	r2, r5
 8003c62:	4621      	mov	r1, r4
 8003c64:	bf28      	it	cs
 8003c66:	4632      	movcs	r2, r6
 8003c68:	f7ff ffca 	bl	8003c00 <memcpy>
 8003c6c:	4621      	mov	r1, r4
 8003c6e:	4640      	mov	r0, r8
 8003c70:	f7ff fbbe 	bl	80033f0 <_free_r>
 8003c74:	463c      	mov	r4, r7
 8003c76:	e7e0      	b.n	8003c3a <_realloc_r+0x1e>

08003c78 <_malloc_usable_size_r>:
 8003c78:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c7c:	1f18      	subs	r0, r3, #4
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	bfbc      	itt	lt
 8003c82:	580b      	ldrlt	r3, [r1, r0]
 8003c84:	18c0      	addlt	r0, r0, r3
 8003c86:	4770      	bx	lr

08003c88 <_init>:
 8003c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c8a:	bf00      	nop
 8003c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c8e:	bc08      	pop	{r3}
 8003c90:	469e      	mov	lr, r3
 8003c92:	4770      	bx	lr

08003c94 <_fini>:
 8003c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c96:	bf00      	nop
 8003c98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c9a:	bc08      	pop	{r3}
 8003c9c:	469e      	mov	lr, r3
 8003c9e:	4770      	bx	lr
