
snowhousecpu-test-14.elf:     file format elf32-snowhousecpu


Disassembly of section .text:

00000000 <_post_const_data-0x200>:
	...
  10:	7b 00 00 a0 	beq	r0, r0, 492
  14:	05 00 00 00 	add	r0, r0, 5
  18:	06 00 00 00 	add	r0, r0, 6
  1c:	07 00 00 00 	add	r0, r0, 7
  20:	08 00 00 00 	add	r0, r0, 8
  24:	09 00 00 00 	add	r0, r0, 9
  28:	0a 00 00 00 	add	r0, r0, 10
  2c:	0b 00 00 00 	add	r0, r0, 11
  30:	0c 00 00 00 	add	r0, r0, 12
  34:	0d 00 00 00 	add	r0, r0, 13
  38:	0e 00 00 00 	add	r0, r0, 14
  3c:	0f 00 00 00 	add	r0, r0, 15
  40:	10 00 00 00 	add	r0, r0, 16
  44:	11 00 00 00 	add	r0, r0, 17
  48:	12 00 00 00 	add	r0, r0, 18
  4c:	13 00 00 00 	add	r0, r0, 19
  50:	14 00 00 00 	add	r0, r0, 20
  54:	15 00 00 00 	add	r0, r0, 21
  58:	16 00 00 00 	add	r0, r0, 22
  5c:	17 00 00 00 	add	r0, r0, 23
  60:	18 00 00 00 	add	r0, r0, 24
  64:	19 00 00 00 	add	r0, r0, 25
  68:	1a 00 00 00 	add	r0, r0, 26
  6c:	1b 00 00 00 	add	r0, r0, 27
  70:	1c 00 00 00 	add	r0, r0, 28
  74:	1d 00 00 00 	add	r0, r0, 29
  78:	1e 00 00 00 	add	r0, r0, 30
  7c:	1f 00 00 00 	add	r0, r0, 31
  80:	20 00 00 00 	add	r0, r0, 32
  84:	21 00 00 00 	add	r0, r0, 33
  88:	22 00 00 00 	add	r0, r0, 34
  8c:	23 00 00 00 	add	r0, r0, 35
  90:	24 00 00 00 	add	r0, r0, 36
  94:	25 00 00 00 	add	r0, r0, 37
  98:	26 00 00 00 	add	r0, r0, 38
  9c:	27 00 00 00 	add	r0, r0, 39
  a0:	28 00 00 00 	add	r0, r0, 40
  a4:	29 00 00 00 	add	r0, r0, 41
  a8:	2a 00 00 00 	add	r0, r0, 42
  ac:	2b 00 00 00 	add	r0, r0, 43
  b0:	2c 00 00 00 	add	r0, r0, 44
  b4:	2d 00 00 00 	add	r0, r0, 45
  b8:	2e 00 00 00 	add	r0, r0, 46
  bc:	2f 00 00 00 	add	r0, r0, 47
  c0:	30 00 00 00 	add	r0, r0, 48
  c4:	31 00 00 00 	add	r0, r0, 49
  c8:	32 00 00 00 	add	r0, r0, 50
  cc:	33 00 00 00 	add	r0, r0, 51
  d0:	34 00 00 00 	add	r0, r0, 52
  d4:	35 00 00 00 	add	r0, r0, 53
  d8:	36 00 00 00 	add	r0, r0, 54
  dc:	37 00 00 00 	add	r0, r0, 55
  e0:	38 00 00 00 	add	r0, r0, 56
  e4:	39 00 00 00 	add	r0, r0, 57
  e8:	3a 00 00 00 	add	r0, r0, 58
  ec:	3b 00 00 00 	add	r0, r0, 59
  f0:	3c 00 00 00 	add	r0, r0, 60
  f4:	3d 00 00 00 	add	r0, r0, 61
  f8:	3e 00 00 00 	add	r0, r0, 62
  fc:	3f 00 00 00 	add	r0, r0, 63
 100:	40 00 00 00 	add	r0, r0, 64
 104:	41 00 00 00 	add	r0, r0, 65
 108:	42 00 00 00 	add	r0, r0, 66
 10c:	43 00 00 00 	add	r0, r0, 67
 110:	44 00 00 00 	add	r0, r0, 68
 114:	45 00 00 00 	add	r0, r0, 69
 118:	46 00 00 00 	add	r0, r0, 70
 11c:	47 00 00 00 	add	r0, r0, 71
 120:	48 00 00 00 	add	r0, r0, 72
 124:	49 00 00 00 	add	r0, r0, 73
 128:	4a 00 00 00 	add	r0, r0, 74
 12c:	4b 00 00 00 	add	r0, r0, 75
 130:	4c 00 00 00 	add	r0, r0, 76
 134:	4d 00 00 00 	add	r0, r0, 77
 138:	4e 00 00 00 	add	r0, r0, 78
 13c:	4f 00 00 00 	add	r0, r0, 79
 140:	50 00 00 00 	add	r0, r0, 80
 144:	51 00 00 00 	add	r0, r0, 81
 148:	52 00 00 00 	add	r0, r0, 82
 14c:	53 00 00 00 	add	r0, r0, 83
 150:	54 00 00 00 	add	r0, r0, 84
 154:	55 00 00 00 	add	r0, r0, 85
 158:	56 00 00 00 	add	r0, r0, 86
 15c:	57 00 00 00 	add	r0, r0, 87
 160:	58 00 00 00 	add	r0, r0, 88
 164:	59 00 00 00 	add	r0, r0, 89
 168:	5a 00 00 00 	add	r0, r0, 90
 16c:	5b 00 00 00 	add	r0, r0, 91
 170:	5c 00 00 00 	add	r0, r0, 92
 174:	5d 00 00 00 	add	r0, r0, 93
 178:	5e 00 00 00 	add	r0, r0, 94
 17c:	5f 00 00 00 	add	r0, r0, 95
 180:	60 00 00 00 	add	r0, r0, 96
 184:	61 00 00 00 	add	r0, r0, 97
 188:	62 00 00 00 	add	r0, r0, 98
 18c:	63 00 00 00 	add	r0, r0, 99
 190:	64 00 00 00 	add	r0, r0, 100
 194:	65 00 00 00 	add	r0, r0, 101
 198:	66 00 00 00 	add	r0, r0, 102
 19c:	67 00 00 00 	add	r0, r0, 103
 1a0:	68 00 00 00 	add	r0, r0, 104
 1a4:	69 00 00 00 	add	r0, r0, 105
 1a8:	6a 00 00 00 	add	r0, r0, 106
 1ac:	6b 00 00 00 	add	r0, r0, 107
 1b0:	6c 00 00 00 	add	r0, r0, 108
 1b4:	6d 00 00 00 	add	r0, r0, 109
 1b8:	6e 00 00 00 	add	r0, r0, 110
 1bc:	6f 00 00 00 	add	r0, r0, 111
 1c0:	70 00 00 00 	add	r0, r0, 112
 1c4:	71 00 00 00 	add	r0, r0, 113
 1c8:	72 00 00 00 	add	r0, r0, 114
 1cc:	73 00 00 00 	add	r0, r0, 115
 1d0:	74 00 00 00 	add	r0, r0, 116
 1d4:	75 00 00 00 	add	r0, r0, 117
 1d8:	76 00 00 00 	add	r0, r0, 118
 1dc:	77 00 00 00 	add	r0, r0, 119
 1e0:	78 00 00 00 	add	r0, r0, 120
 1e4:	79 00 00 00 	add	r0, r0, 121
 1e8:	7a 00 00 00 	add	r0, r0, 122
 1ec:	7b 00 00 00 	add	r0, r0, 123
 1f0:	7c 00 00 00 	add	r0, r0, 124
 1f4:	7d 00 00 00 	add	r0, r0, 125
 1f8:	7e 00 00 00 	add	r0, r0, 126
 1fc:	7f 00 00 00 	add	r0, r0, 127

00000200 <_post_const_data>:
 200:	00 00 01 90 	str	r0, r0, 0
 204:	01 00 00 01 	add	r1, r0, 1
 208:	04 00 01 91 	str	r1, r0, 4
 20c:	02 00 00 01 	add	r1, r0, 2
 210:	08 00 01 91 	str	r1, r0, 8
 214:	03 00 00 01 	add	r1, r0, 3
 218:	0c 00 01 91 	str	r1, r0, 12
 21c:	04 00 00 01 	add	r1, r0, 4
 220:	10 00 01 91 	str	r1, r0, 16
 224:	bc 02 00 01 	add	r1, r0, 700
 228:	07 00 10 70 	cpy	ids, r1
 22c:	80 00 00 01 	add	r1, r0, 128
 230:	00 00 10 92 	ldr	r2, r1, 0
 234:	04 00 11 92 	str	r2, r1, 4
 238:	00 00 21 83 	mul	r3, r2, r1
	...
 254:	10 00 00 07 	add	r7, r0, 16
 258:	00 00 00 08 	add	r8, r0, 0

0000025c <_loop_2>:
 25c:	fc ff 70 07 	add	r7, r7, -4
 260:	00 00 70 9b 	ldr	r11, r7, 0
 264:	fd ff b4 a8 	blts	r8, r11, -12

00000268 <_prep_test_irqs>:
 268:	00 00 00 04 	add	r4, r0, 0
 26c:	02 00 00 02 	add	r2, r0, 2
 270:	00 01 00 07 	add	r7, r0, 256
 274:	01 00 00 06 	add	r6, r0, 1
 278:	09 00 60 70 	cpy	ie, r6

0000027c <_test_irqs>:
 27c:	00 00 12 01 	add	r1, r1, r2
 280:	00 00 10 05 	add	r5, r1, 0
 284:	04 00 40 04 	add	r4, r4, 4
 288:	01 00 50 05 	add	r5, r5, 1
 28c:	00 00 40 05 	add	r5, r4, 0
 290:	00 00 50 93 	ldr	r3, r5, 0
 294:	f9 ff 72 a3 	bltu	r3, r7, -28

00000298 <_infin>:
	...
 2b8:	f7 ff 00 a0 	beq	r0, r0, -36

000002bc <_irq_handler>:
 2bc:	01 00 a0 0a 	add	r10, r10, 1
 2c0:	0a 00 00 70 	ret	ira
	...
