From f892147f4bdbcf323f5d918a9dbb9828a4846bd5 Mon Sep 17 00:00:00 2001
From: Niklas Hauser <niklas.hauser@rwth-aachen.de>
Date: Fri, 15 Feb 2019 21:31:24 +0100
Subject: [PATCH] Fix STM32G0 headers RCC_CFGR_PPRE_*

---
 stm32g0xx/Include/stm32g070xx.h | 10 ++++++++++
 stm32g0xx/Include/stm32g071xx.h | 10 ++++++++++
 stm32g0xx/Include/stm32g081xx.h | 10 ++++++++++
 6 files changed, 60 insertions(+)

diff --git a/stm32g0xx/Include/stm32g070xx.h b/stm32g0xx/Include/stm32g070xx.h
index 395b370..a5c40c9 100755
--- a/stm32g0xx/Include/stm32g070xx.h
+++ b/stm32g0xx/Include/stm32g070xx.h
@@ -4131,6 +4131,16 @@ typedef struct
 #define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
 #define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */

+#define RCC_CFGR_HPRE_DIV1             (0x0UL)                                 /*!< SYSCLK not divided */
+#define RCC_CFGR_HPRE_DIV2             (0x00000800UL)                          /*!< SYSCLK divided by 2 */
+#define RCC_CFGR_HPRE_DIV4             (0x00000900UL)                          /*!< SYSCLK divided by 4 */
+#define RCC_CFGR_HPRE_DIV8             (0x00000A00UL)                          /*!< SYSCLK divided by 8 */
+#define RCC_CFGR_HPRE_DIV16            (0x00000B00UL)                          /*!< SYSCLK divided by 16 */
+#define RCC_CFGR_HPRE_DIV64            (0x00000C00UL)                          /*!< SYSCLK divided by 64 */
+#define RCC_CFGR_HPRE_DIV128           (0x00000D00UL)                          /*!< SYSCLK divided by 128 */
+#define RCC_CFGR_HPRE_DIV256           (0x00000E00UL)                          /*!< SYSCLK divided by 256 */
+#define RCC_CFGR_HPRE_DIV512           (0x00000F00UL)                          /*!< SYSCLK divided by 512 */
+
 /*!< PPRE configuration */
 #define RCC_CFGR_PPRE_Pos              (12U)
 #define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
diff --git a/stm32g0xx/Include/stm32g071xx.h b/stm32g0xx/Include/stm32g071xx.h
index b18e8c5..c747bb5 100755
--- a/stm32g0xx/Include/stm32g071xx.h
+++ b/stm32g0xx/Include/stm32g071xx.h
@@ -4830,6 +4830,16 @@ typedef struct
 #define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
 #define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */

+#define RCC_CFGR_HPRE_DIV1             (0x0UL)                                 /*!< SYSCLK not divided */
+#define RCC_CFGR_HPRE_DIV2             (0x00000800UL)                          /*!< SYSCLK divided by 2 */
+#define RCC_CFGR_HPRE_DIV4             (0x00000900UL)                          /*!< SYSCLK divided by 4 */
+#define RCC_CFGR_HPRE_DIV8             (0x00000A00UL)                          /*!< SYSCLK divided by 8 */
+#define RCC_CFGR_HPRE_DIV16            (0x00000B00UL)                          /*!< SYSCLK divided by 16 */
+#define RCC_CFGR_HPRE_DIV64            (0x00000C00UL)                          /*!< SYSCLK divided by 64 */
+#define RCC_CFGR_HPRE_DIV128           (0x00000D00UL)                          /*!< SYSCLK divided by 128 */
+#define RCC_CFGR_HPRE_DIV256           (0x00000E00UL)                          /*!< SYSCLK divided by 256 */
+#define RCC_CFGR_HPRE_DIV512           (0x00000F00UL)                          /*!< SYSCLK divided by 512 */
+
 /*!< PPRE configuration */
 #define RCC_CFGR_PPRE_Pos              (12U)
 #define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
diff --git a/stm32g0xx/Include/stm32g081xx.h b/stm32g0xx/Include/stm32g081xx.h
index e100f3a..7aa6964 100755
--- a/stm32g0xx/Include/stm32g081xx.h
+++ b/stm32g0xx/Include/stm32g081xx.h
@@ -5066,6 +5066,16 @@ typedef struct
 #define RCC_CFGR_HPRE_2                (0x4UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000400 */
 #define RCC_CFGR_HPRE_3                (0x8UL << RCC_CFGR_HPRE_Pos)            /*!< 0x00000800 */

+#define RCC_CFGR_HPRE_DIV1             (0x0UL)                                 /*!< SYSCLK not divided */
+#define RCC_CFGR_HPRE_DIV2             (0x00000800UL)                          /*!< SYSCLK divided by 2 */
+#define RCC_CFGR_HPRE_DIV4             (0x00000900UL)                          /*!< SYSCLK divided by 4 */
+#define RCC_CFGR_HPRE_DIV8             (0x00000A00UL)                          /*!< SYSCLK divided by 8 */
+#define RCC_CFGR_HPRE_DIV16            (0x00000B00UL)                          /*!< SYSCLK divided by 16 */
+#define RCC_CFGR_HPRE_DIV64            (0x00000C00UL)                          /*!< SYSCLK divided by 64 */
+#define RCC_CFGR_HPRE_DIV128           (0x00000D00UL)                          /*!< SYSCLK divided by 128 */
+#define RCC_CFGR_HPRE_DIV256           (0x00000E00UL)                          /*!< SYSCLK divided by 256 */
+#define RCC_CFGR_HPRE_DIV512           (0x00000F00UL)                          /*!< SYSCLK divided by 512 */
+
 /*!< PPRE configuration */
 #define RCC_CFGR_PPRE_Pos              (12U)
 #define RCC_CFGR_PPRE_Msk              (0x7UL << RCC_CFGR_PPRE_Pos)            /*!< 0x00007000 */
--
2.20.1+GitX