$date
	Sun Apr 23 14:37:42 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module contador_mod6_tb $end
$var wire 1 ! zero $end
$var wire 1 " tc $end
$var wire 4 # seg_dezenas [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % clrn $end
$var reg 4 & data [3:0] $end
$var reg 1 ' en $end
$var reg 1 ( loadn $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 1 % clrn $end
$var wire 4 ) data [3:0] $end
$var wire 1 ' en $end
$var wire 1 ( loadn $end
$var wire 1 " tc $end
$var wire 1 ! zero $end
$var reg 4 * dezenas [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 *
b101 )
0(
0'
b101 &
1%
1$
b101 #
0"
0!
$end
#1000000
1(
1'
0$
#2000000
b100 #
b100 *
1$
#3000000
0$
#4000000
b11 #
b11 *
1$
#5000000
0$
#6000000
b10 #
b10 *
1$
#7000000
0$
#8000000
b1 #
b1 *
1$
#9000000
0$
#10000000
1"
1!
b0 #
b0 *
1$
#11000000
0$
0%
#12000000
1$
#13000000
0$
#14000000
1$
#15000000
0$
#16000000
1$
#17000000
0$
#18000000
1$
#19000000
0$
#20000000
1$
#21000000
0"
0$
0(
0'
1%
#22000000
0!
b100 #
b100 *
1$
b100 &
b100 )
#23000000
0$
1(
#24000000
1$
#25000000
0$
#26000000
1$
#27000000
0$
#28000000
1$
#29000000
0$
#30000000
1$
#31000000
0$
#32000000
1$
#33000000
0$
0(
#34000000
b101 #
b101 *
1$
b101 &
b101 )
#35000000
0$
1(
1'
#36000000
b100 #
b100 *
1$
#37000000
0$
#38000000
b11 #
b11 *
1$
#39000000
0$
#40000000
b10 #
b10 *
1$
#41000000
0$
#42000000
b1 #
b1 *
1$
#43000000
0$
#44000000
1"
1!
b0 #
b0 *
1$
#45000000
0$
