C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-107-2/mux_4_1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-107-2/mux_4_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module mux_4x1
-- Compiling module funcao_1
-- Compiling module funcao_2

Top level modules:
	funcao_1
	funcao_2

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-107-2/tb_funct_1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-107-2/tb_funct_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_funcao_1

Top level modules:
	tb_funcao_1

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-107-2/tb_funct_2.v {2 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-107-2/tb_funct_2.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_funcao_2
** Warning: C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-107-2/tb_funct_2.v(23): (vlog-2600) [RDGN] - Redundant digits in numeric literal.

Top level modules:
	tb_funcao_2

} {} {}} C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-107-2/tb_mux4x1.v {1 {vlog -work work -stats=none C:/Users/aluno/Documents/CI_DIGITAL/SD122/A-107-2/tb_mux4x1.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_mux_4x1

Top level modules:
	tb_mux_4x1

} {} {}}
