/*******************************************************************************
Copyright (c) 2022 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.

Portions of Raptor Design Suite are utilized under the following third-party copyright notices:

Parallax Static Timing Analyzer Copyright (c) 2021, Parallax Software, Inc. All rights reserved.
*********************************************************************************/

Version  : 2023.10
Build    : 0.8.44
Hash     : 4d0c7ee
Date     : Oct 22 2023
Type     : Engineering
Log Time   : Mon Oct 23 04:37:24 2023 GMT

Top-level Name:
	complex_multiplier

Clocks: 1
	clk 

I/Os: 8
	20 ai Input SDR clk
	20 ar Input SDR clk
	18 bi Input SDR clk
	18 br Input SDR clk
	1 clk Input Clock clk
	39 pi Output SDR clk
	39 pr Output SDR clk
	1 reset Input SDR clk

LUTs: 754
	clk Typical : 678
	clk High : 28
	clk Very_High : 48

FFs: 488
	clk : 488

INFO: PWR: Created /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/RTL_testcases/DSP_Designs/complex_multiplier/results_dir/complex_multiplier/run_1/synth_1_1/impl_1_1/power_analysis/power.csv

