{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1687972095927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687972095927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 12:08:15 2023 " "Processing started: Wed Jun 28 12:08:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687972095927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972095927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_Digital -c Proyecto_Digital " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_Digital -c Proyecto_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972095927 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1687972096896 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1687972096896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recepcion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recepcion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 recepcion-comportamiento " "Found design unit 1: recepcion-comportamiento" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107664 ""} { "Info" "ISGN_ENTITY_NAME" "1 recepcion " "Found entity 1: recepcion" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmision.vhd 2 1 " "Found 2 design units, including 1 entities, in source file transmision.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 transmision-funcionamiento " "Found design unit 1: transmision-funcionamiento" {  } { { "transmision.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/transmision.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107664 ""} { "Info" "ISGN_ENTITY_NAME" "1 transmision " "Found entity 1: transmision" {  } { { "transmision.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/transmision.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ingresado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ingresado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ingresado-funcionamiento " "Found design unit 1: ingresado-funcionamiento" {  } { { "ingresado.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/ingresado.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107674 ""} { "Info" "ISGN_ENTITY_NAME" "1 ingresado " "Found entity 1: ingresado" {  } { { "ingresado.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/ingresado.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor_PWM-comportamiento " "Found design unit 1: Motor_PWM-comportamiento" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107674 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor_PWM " "Found entity 1: Motor_PWM" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-funcionamiento " "Found design unit 1: sistema-funcionamiento" {  } { { "sistema.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/sistema.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107684 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/sistema.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor3_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor3_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor3_PWM-comportamiento " "Found design unit 1: Motor3_PWM-comportamiento" {  } { { "Motor3_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor3_PWM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107684 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor3_PWM " "Found entity 1: Motor3_PWM" {  } { { "Motor3_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor3_PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor2_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file motor2_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Motor2_PWM-comportamiento " "Found design unit 1: Motor2_PWM-comportamiento" {  } { { "Motor2_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor2_PWM.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107694 ""} { "Info" "ISGN_ENTITY_NAME" "1 Motor2_PWM " "Found entity 1: Motor2_PWM" {  } { { "Motor2_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor2_PWM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "principal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file principal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 principal-comportamiento " "Found design unit 1: principal-comportamiento" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107694 ""} { "Info" "ISGN_ENTITY_NAME" "1 principal " "Found entity 1: principal" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "anti_rebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file anti_rebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 anti_rebote-registro " "Found design unit 1: anti_rebote-registro" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/anti_rebote.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107704 ""} { "Info" "ISGN_ENTITY_NAME" "1 anti_rebote " "Found entity 1: anti_rebote" {  } { { "anti_rebote.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/anti_rebote.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_frec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_frec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_frec-divisor " "Found design unit 1: div_frec-divisor" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/div_frec.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107704 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_frec " "Found entity 1: div_frec" {  } { { "div_frec.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/div_frec.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1687972107704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "principal " "Elaborating entity \"principal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1687972107794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cambiar_contra principal.vhd(41) " "Verilog HDL or VHDL warning at principal.vhd(41): object \"cambiar_contra\" assigned a value but never read" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687972107797 "|principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "comprobar_contra principal.vhd(41) " "Verilog HDL or VHDL warning at principal.vhd(41): object \"comprobar_contra\" assigned a value but never read" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687972107797 "|principal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Rst_n_aux principal.vhd(44) " "Verilog HDL or VHDL warning at principal.vhd(44): object \"Rst_n_aux\" assigned a value but never read" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687972107797 "|principal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmision transmision:transmite " "Elaborating entity \"transmision\" for hierarchy \"transmision:transmite\"" {  } { { "principal.vhd" "transmite" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972107797 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_n transmision.vhd(50) " "VHDL Process Statement warning at transmision.vhd(50): signal \"Rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "transmision.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/transmision.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972107805 "|principal|transmision:transmite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_frec div_frec:div_anti " "Elaborating entity \"div_frec\" for hierarchy \"div_frec:div_anti\"" {  } { { "principal.vhd" "div_anti" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972107805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "anti_rebote anti_rebote:antireb1 " "Elaborating entity \"anti_rebote\" for hierarchy \"anti_rebote:antireb1\"" {  } { { "principal.vhd" "antireb1" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972107825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ingresado ingresado:componente " "Elaborating entity \"ingresado\" for hierarchy \"ingresado:componente\"" {  } { { "principal.vhd" "componente" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972107835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema sistema:comp2 " "Elaborating entity \"sistema\" for hierarchy \"sistema:comp2\"" {  } { { "principal.vhd" "comp2" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972107845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Motor_PWM Motor_PWM:comp3 " "Elaborating entity \"Motor_PWM\" for hierarchy \"Motor_PWM:comp3\"" {  } { { "principal.vhd" "comp3" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972107855 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_activo Motor_PWM.vhd(47) " "VHDL Process Statement warning at Motor_PWM.vhd(47): signal \"estado_activo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972107865 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pir_1 Motor_PWM.vhd(51) " "VHDL Process Statement warning at Motor_PWM.vhd(51): signal \"pir_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972107865 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pir_2 Motor_PWM.vhd(60) " "VHDL Process Statement warning at Motor_PWM.vhd(60): signal \"pir_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972107865 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "selector Motor_PWM.vhd(68) " "VHDL Process Statement warning at Motor_PWM.vhd(68): signal \"selector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972107865 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PWM1 Motor_PWM.vhd(36) " "VHDL Process Statement warning at Motor_PWM.vhd(36): inferring latch(es) for signal or variable \"PWM1\", which holds its previous value in one or more paths through the process" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1687972107865 "|principal|Motor_PWM:comp3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estado_activo Motor_PWM.vhd(81) " "VHDL Process Statement warning at Motor_PWM.vhd(81): signal \"estado_activo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972107865 "|principal|Motor_PWM:comp3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PWM1 Motor_PWM.vhd(36) " "Inferred latch for \"PWM1\" at Motor_PWM.vhd(36)" {  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972107865 "|principal|Motor_PWM:comp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recepcion recepcion:uart_rx " "Elaborating entity \"recepcion\" for hierarchy \"recepcion:uart_rx\"" {  } { { "principal.vhd" "uart_rx" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972107865 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pulso_baudios Recepcion.vhd(23) " "Verilog HDL or VHDL warning at Recepcion.vhd(23): object \"pulso_baudios\" assigned a value but never read" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1687972107875 "|principal|recepcion:uart_rx"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rst_n Recepcion.vhd(66) " "VHDL Process Statement warning at Recepcion.vhd(66): signal \"Rst_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1687972107875 "|principal|recepcion:uart_rx"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Motor_PWM:comp3\|PWM1 " "Latch Motor_PWM:comp3\|PWM1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector " "Ports D and ENA on the latch are fed by the same signal selector" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1687972108259 ""}  } { { "Motor_PWM.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Motor_PWM.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1687972108259 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1687972108259 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1687972108259 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1687972108360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1687972108822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1687972108822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "430 " "Implemented 430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1687972108946 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1687972108946 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1687972108946 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1687972108946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687972108964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 12:08:28 2023 " "Processing ended: Wed Jun 28 12:08:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687972108964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687972108964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687972108964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1687972108964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1687972110384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687972110384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 12:08:29 2023 " "Processing started: Wed Jun 28 12:08:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687972110384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1687972110384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_Digital -c Proyecto_Digital " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyecto_Digital -c Proyecto_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1687972110384 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1687972111133 ""}
{ "Info" "0" "" "Project  = Proyecto_Digital" {  } {  } 0 0 "Project  = Proyecto_Digital" 0 0 "Fitter" 0 0 1687972111133 ""}
{ "Info" "0" "" "Revision = Proyecto_Digital" {  } {  } 0 0 "Revision = Proyecto_Digital" 0 0 "Fitter" 0 0 1687972111133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1687972111204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1687972111204 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyecto_Digital EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Proyecto_Digital\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1687972111214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687972111236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1687972111236 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1687972111386 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1687972111397 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687972111647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687972111647 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1687972111647 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1687972111647 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687972111647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687972111647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687972111647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687972111647 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1687972111647 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1687972111647 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1687972111647 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1687972111911 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto_Digital.sdc " "Synopsys Design Constraints File file not found: 'Proyecto_Digital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1687972111912 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1687972111912 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1687972111912 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1687972111912 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1687972111912 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687972111940 ""}  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 866 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687972111940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cambiar_in~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node cambiar_in~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687972111940 ""}  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 862 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687972111940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comprobar_in~input (placed in PIN 90 (CLK5, DIFFCLK_2n)) " "Automatically promoted node comprobar_in~input (placed in PIN 90 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687972111940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sistema:comp2\|acti " "Destination node sistema:comp2\|acti" {  } { { "sistema.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/sistema.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687972111940 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687972111940 ""}  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687972111940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "recepcion:uart_rx\|datonuevo_aux  " "Automatically promoted node recepcion:uart_rx\|datonuevo_aux " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1687972111940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "recepcion:uart_rx\|datonuevo_aux~0 " "Destination node recepcion:uart_rx\|datonuevo_aux~0" {  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687972111940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_datos~output " "Destination node led_datos~output" {  } { { "principal.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/principal.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1687972111940 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1687972111940 ""}  } { { "Recepcion.vhd" "" { Text "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/Recepcion.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1687972111940 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1687972112102 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687972112102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1687972112102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687972112102 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1687972112102 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1687972112102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1687972112102 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1687972112102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1687972112122 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1687972112122 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1687972112122 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687972112141 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1687972112141 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1687972112414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687972112478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1687972112486 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1687972113575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687972113575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1687972113749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1687972114114 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1687972114114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1687972114682 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1687972114682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687972114686 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1687972114763 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687972114774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687972114874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1687972114874 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1687972114995 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1687972115379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/output_files/Proyecto_Digital.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/output_files/Proyecto_Digital.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1687972115511 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6492 " "Peak virtual memory: 6492 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687972115774 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 12:08:35 2023 " "Processing ended: Wed Jun 28 12:08:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687972115774 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687972115774 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687972115774 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1687972115774 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1687972116840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687972116840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 12:08:36 2023 " "Processing started: Wed Jun 28 12:08:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687972116840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1687972116840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_Digital -c Proyecto_Digital " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyecto_Digital -c Proyecto_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1687972116840 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1687972117081 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1687972117273 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1687972117283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687972117403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 12:08:37 2023 " "Processing ended: Wed Jun 28 12:08:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687972117403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687972117403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687972117403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1687972117403 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1687972118033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1687972118637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687972118637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 12:08:38 2023 " "Processing started: Wed Jun 28 12:08:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687972118637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1687972118637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyecto_Digital -c Proyecto_Digital " "Command: quartus_sta Proyecto_Digital -c Proyecto_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1687972118637 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1687972118769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1687972118889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1687972118889 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972118916 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972118916 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1687972119003 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyecto_Digital.sdc " "Synopsys Design Constraints File file not found: 'Proyecto_Digital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1687972119011 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119011 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cambiar_in cambiar_in " "create_clock -period 1.000 -name cambiar_in cambiar_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687972119022 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name recepcion:uart_rx\|datonuevo_aux recepcion:uart_rx\|datonuevo_aux " "create_clock -period 1.000 -name recepcion:uart_rx\|datonuevo_aux recepcion:uart_rx\|datonuevo_aux" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687972119022 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687972119022 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name comprobar_in comprobar_in " "create_clock -period 1.000 -name comprobar_in comprobar_in" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687972119022 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name pir_1 pir_1 " "create_clock -period 1.000 -name pir_1 pir_1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1687972119022 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687972119022 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1687972119022 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687972119022 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1687972119022 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1687972119031 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687972119061 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687972119061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.626 " "Worst-case setup slack is -4.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.626            -149.253 comprobar_in  " "   -4.626            -149.253 comprobar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.469            -167.986 cambiar_in  " "   -4.469            -167.986 cambiar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.284            -442.920 clk  " "   -4.284            -442.920 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.263              -4.263 pir_1  " "   -4.263              -4.263 pir_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.654              -4.396 recepcion:uart_rx\|datonuevo_aux  " "   -0.654              -4.396 recepcion:uart_rx\|datonuevo_aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.433 " "Worst-case hold slack is 0.433" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 cambiar_in  " "    0.433               0.000 cambiar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 comprobar_in  " "    0.434               0.000 comprobar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk  " "    0.453               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.512               0.000 recepcion:uart_rx\|datonuevo_aux  " "    0.512               0.000 recepcion:uart_rx\|datonuevo_aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.402               0.000 pir_1  " "    2.402               0.000 pir_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119067 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687972119069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687972119073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -229.024 clk  " "   -3.000            -229.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.246 cambiar_in  " "   -3.000             -89.246 cambiar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.558 comprobar_in  " "   -3.000             -53.558 comprobar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pir_1  " "   -3.000              -3.000 pir_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 recepcion:uart_rx\|datonuevo_aux  " "   -1.487             -35.688 recepcion:uart_rx\|datonuevo_aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119074 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687972119134 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1687972119154 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1687972119315 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687972119357 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687972119367 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687972119367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.262 " "Worst-case setup slack is -4.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.262            -137.217 comprobar_in  " "   -4.262            -137.217 comprobar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.110            -153.212 cambiar_in  " "   -4.110            -153.212 cambiar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.021            -401.205 clk  " "   -4.021            -401.205 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.930              -3.930 pir_1  " "   -3.930              -3.930 pir_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.636              -3.378 recepcion:uart_rx\|datonuevo_aux  " "   -0.636              -3.378 recepcion:uart_rx\|datonuevo_aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.383 " "Worst-case hold slack is 0.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 cambiar_in  " "    0.383               0.000 cambiar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 comprobar_in  " "    0.383               0.000 comprobar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.480               0.000 recepcion:uart_rx\|datonuevo_aux  " "    0.480               0.000 recepcion:uart_rx\|datonuevo_aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.234               0.000 pir_1  " "    2.234               0.000 pir_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119377 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687972119378 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687972119385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -229.024 clk  " "   -3.000            -229.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -89.246 cambiar_in  " "   -3.000             -89.246 cambiar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.558 comprobar_in  " "   -3.000             -53.558 comprobar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pir_1  " "   -3.000              -3.000 pir_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -35.688 recepcion:uart_rx\|datonuevo_aux  " "   -1.487             -35.688 recepcion:uart_rx\|datonuevo_aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119387 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1687972119457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1687972119538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1687972119538 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1687972119538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.771 " "Worst-case setup slack is -1.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.771             -56.670 comprobar_in  " "   -1.771             -56.670 comprobar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684             -55.275 cambiar_in  " "   -1.684             -55.275 cambiar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.284            -104.691 clk  " "   -1.284            -104.691 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.187              -1.187 pir_1  " "   -1.187              -1.187 pir_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.068               0.000 recepcion:uart_rx\|datonuevo_aux  " "    0.068               0.000 recepcion:uart_rx\|datonuevo_aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 cambiar_in  " "    0.178               0.000 cambiar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 comprobar_in  " "    0.179               0.000 comprobar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 recepcion:uart_rx\|datonuevo_aux  " "    0.197               0.000 recepcion:uart_rx\|datonuevo_aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119552 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 pir_1  " "    0.806               0.000 pir_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119552 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687972119556 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1687972119558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -165.235 clk  " "   -3.000            -165.235 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.348 cambiar_in  " "   -3.000             -65.348 cambiar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.129 comprobar_in  " "   -3.000             -39.129 comprobar_in " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 pir_1  " "   -3.000              -3.000 pir_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -24.000 recepcion:uart_rx\|datonuevo_aux  " "   -1.000             -24.000 recepcion:uart_rx\|datonuevo_aux " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1687972119558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1687972119558 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687972119881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1687972119881 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687972119941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 12:08:39 2023 " "Processing ended: Wed Jun 28 12:08:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687972119941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687972119941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687972119941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1687972119941 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1687972120894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1687972120904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 28 12:08:40 2023 " "Processing started: Wed Jun 28 12:08:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1687972120904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687972120904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Proyecto_Digital -c Proyecto_Digital " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Proyecto_Digital -c Proyecto_Digital" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1687972120904 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1687972121261 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Proyecto_Digital.vho C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/simulation/modelsim/ simulation " "Generated file Proyecto_Digital.vho in folder \"C:/intelFPGA_lite/20.1/projects/Proyecto_Digital1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1687972121319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1687972121334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 28 12:08:41 2023 " "Processing ended: Wed Jun 28 12:08:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1687972121334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1687972121334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1687972121334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687972121334 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1687972121936 ""}
