// Seed: 4221820352
module module_0 (
    input wand id_0,
    input uwire id_1,
    output tri id_2,
    input wand id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 module_0,
    output tri id_7,
    output uwire id_8,
    output tri1 id_9,
    output wand id_10,
    input supply1 id_11,
    output tri0 id_12,
    output tri1 id_13,
    input wor id_14,
    input wor id_15,
    input wire id_16,
    input tri0 id_17
    , id_21,
    output uwire id_18,
    input tri0 id_19
);
  assign id_18 = id_17;
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    output wor   id_3,
    input  tri   id_4,
    input  uwire id_5
);
  wire id_7;
  module_0(
      id_0,
      id_5,
      id_3,
      id_0,
      id_5,
      id_0,
      id_1,
      id_3,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_5,
      id_2,
      id_0
  );
  wire id_8;
endmodule
