// Seed: 2094045193
`define pp_3 0
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2
);
  logic id_3 = 1'b0 ? id_1 : id_3;
  always @(posedge id_3)
    if (~id_3) id_0 <= 1;
    else begin
      id_0 <= 1;
    end
endmodule
