<!DOCTYPE html>
<html lang="en">
<head>
<meta charset="UTF-8">
<title>Er. Pradeep Kumar Mohanty | PhD Scholar</title>
<meta name="viewport" content="width=device-width, initial-scale=1">

<style>
body {
    margin: 0;
    font-family: "Segoe UI", Arial, sans-serif;
    background: #f4f6f8;
    color: #222;
}

/* Layout */
.container {
    display: flex;
}

/* Sidebar */
.sidebar {
    width: 260px;
    background: #8b0000;
    color: white;
    min-height: 100vh;
    position: fixed;
    padding: 30px 20px;
}

.sidebar h2 {
    font-size: 1.4em;
    margin-bottom: 30px;
}

.sidebar a {
    display: block;
    color: white;
    text-decoration: none;
    margin: 12px 0;
    font-size: 0.95em;
}

.sidebar a:hover {
    text-decoration: underline;
}

/* Main */
.main {
    margin-left: 260px;
    width: calc(100% - 260px);
}

/* Hero */
.hero {
    background: linear-gradient(rgba(0,0,0,.6), rgba(0,0,0,.6)),
    url("https://images.unsplash.com/photo-1581092160607-ee22621dd758") center/cover;
    color: white;
    padding: 70px 40px;
}

.hero h1 {
    font-size: 2.4em;
    margin-bottom: 10px;
}

.hero p {
    color: #ffcc80;
    font-size: 1.05em;
}

/* Content */
.content {
    background: white;
    padding: 40px;
}

.section {
    margin-bottom: 50px;
}

.section h2 {
    color: #8b0000;
    border-bottom: 2px solid #ddd;
    padding-bottom: 6px;
}

/* Profile */
.profile {
    display: flex;
    gap: 30px;
    align-items: flex-start;
}

.profile img {
    width: 220px;
    border-radius: 6px;
    box-shadow: 0 4px 12px rgba(0,0,0,.2);
}

.info p {
    margin: 6px 0;
}

.quote {
    color: green;
    font-style: italic;
    margin-top: 20px;
}

/* Responsive */
@media(max-width:900px){
    .sidebar {
        position: relative;
        width: 100%;
        min-height: auto;
    }
    .main {
        margin-left: 0;
        width: 100%;
    }
    .profile {
        flex-direction: column;
        align-items: center;
    }
}
</style>
</head>

<body>

<div class="container">

<!-- SIDEBAR -->
<div class="sidebar">
    <h2>Er. P K Mohanty<br><small>PhD Scholar</small></h2>
    <a href="#home">Home</a>
    <a href="#experience">Experience</a>
    <a href="#education">Education</a>
    <a href="#research">Research</a>
    <a href="#projects">Projects</a>
    <a href="#skills">Technical Skills</a>
    <a href="#achievements">Achievements</a>
    <a href="#publications">Publications</a>
    <a href="#contact">Contact</a>
</div>

<!-- MAIN -->
<div class="main">

<section class="hero" id="home">
    <h1>Er. Pradeep Kumar Mohanty</h1>
    <p>Ph.D. | Research Scholar | VLSI Design & Cryptographic Hardware | Industrial IoT Security (TPM) | C2S Program</p>
</section>

<div class="content">

<section class="section">
<div class="profile">
    <img src="photo.jpg" alt="Pradeep Kumar Mohanty">
    <div class="info">
        <p><strong>Email:</strong> er.pkmohanty2022@gmail.com</p>
        <p><strong>Phone:</strong> +91 9668147292</p>
        <p><strong>Location:</strong> Rourkela, Odisha – 769008</p>
        <p><strong>Languages:</strong> English, Hindi, Odia</p>

        <div class="quote">
            “Mistakes are proof that you are trying.” <br>— Jennifer Lim
        </div>
    </div>
</div>
</section>

<section class="section" id="experience">
<h2>Experience</h2>
<ul>
<li><strong>Ph.D. Research Scholar</strong>, NIT Rourkela (2025–Present)</li>
<li><strong>Project Assistant</strong>, PMEC Berhampur (2023–2024)</li>
</ul>
</section>

<section class="section" id="education">
<h2>Education</h2>
<ul>
<li>Ph.D., NIT Rourkela (Pursuing)</li>
<li>B.Tech, E&TC, PMEC Berhampur – CGPA 8.61</li>
</ul>
</section>

<section class="section" id="research">
<h2>Research Interests</h2>
<ul>
<li>Hardware Security & Cryptography</li>
<li>ASIC & FPGA Design</li>
<li>Lightweight Cryptography (ASCON)</li>
<li>Secure Industrial IoT Systems</li>
</ul>
</section>

<section class="section" id="projects">
<h2>Projects</h2>
<ul>
<li>FIFO-enabled ASCON ASIC (SCL 180nm)</li>
<li>Energy-Efficient Approximate Multiplier (Fabricated)</li>
<li>Face Detection using PYNQ-Z2 FPGA</li>
</ul>
</section>

<section class="section" id="skills">
<h2>Technical Skills</h2>
<ul>
<li>Verilog, TCL, RTL Design</li>
<li>Cadence Virtuoso, Innovus</li>
<li>Synopsys VCS, Design Compiler</li>
<li>Calibre DRC/LVS</li>
</ul>
</section>

<section class="section" id="achievements">
<h2>Achievements</h2>
<ul>
<li>ASIC Chip Tape-Out – Semicon India 2025</li>
<li>IEEE Student Fellow (VDAT, ITC)</li>
<li>GATE 2024 – AIR 7458</li>
</ul>
</section>

<section class="section" id="publications">
<h2>Publications</h2>
<ul>
<li>FPGA Implementation of ASCON – IEEE iSES (Accepted)</li>
<li>ASIC KDF-based ASCON – VLSID 2026 (Under Review)</li>
</ul>
</section>

<section class="section" id="contact">
<h2>Contact</h2>
<p>Email: er.pkmohanty2022@gmail.com</p>
<p>GitHub: https://github.com/Erpradeep2022</p>
</section>

</div>
</div>
</div>

</body>
</html>
