

================================================================
== Vitis HLS Report for 'ChenIDct_1_Pipeline_VITIS_LOOP_312_3'
================================================================
* Date:           Tue Jun 18 12:24:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.801 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  0.655 us|  0.655 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_312_3  |      129|      129|         4|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     299|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     100|    -|
|Register             |        -|     -|      217|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      217|     399|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln313_fu_199_p2       |         +|   0|  0|  39|          32|          32|
    |aptr_fu_135_p2            |         +|   0|  0|  17|          10|          10|
    |i_11_fu_113_p2            |         +|   0|  0|  14|           7|           1|
    |sub_ln313_1_fu_242_p2     |         -|   0|  0|  36|           1|          29|
    |sub_ln313_fu_213_p2       |         -|   0|  0|  39|           1|          32|
    |addr_cmp_fu_158_p2        |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln312_fu_107_p2      |      icmp|   0|  0|  15|           7|           8|
    |reuse_select_fu_177_p3    |    select|   0|  0|  32|           1|          32|
    |select_ln313_1_fu_251_p3  |    select|   0|  0|  29|           1|          29|
    |select_ln313_fu_191_p3    |    select|   0|  0|   5|           1|           5|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 299|         126|         244|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |IDCTBuff_address0                 |  14|          3|    9|         27|
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |i_fu_66                           |   9|          2|    7|         14|
    |reuse_addr_reg_fu_58              |   9|          2|   64|        128|
    |reuse_reg_fu_62                   |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 100|         22|  118|        246|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |IDCTBuff_addr_reg_298                |   8|   0|    9|          1|
    |IDCTBuff_addr_reg_298_pp0_iter1_reg  |   8|   0|    9|          1|
    |IDCTBuff_load_reg_308                |  32|   0|   32|          0|
    |addr_cmp_reg_303                     |   1|   0|    1|          0|
    |ap_CS_fsm                            |   2|   0|    2|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |i_fu_66                              |   7|   0|    7|          0|
    |icmp_ln312_reg_294                   |   1|   0|    1|          0|
    |reuse_addr_reg_fu_58                 |  64|   0|   64|          0|
    |reuse_reg_fu_62                      |  32|   0|   32|          0|
    |tmp_12_reg_313                       |   1|   0|    1|          0|
    |tmp_1_reg_323                        |  28|   0|   28|          0|
    |tmp_s_reg_318                        |  28|   0|   28|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 217|   0|  219|          2|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_312_3|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_312_3|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_312_3|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_312_3|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_312_3|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  ChenIDct.1_Pipeline_VITIS_LOOP_312_3|  return value|
|y                  |   in|   10|     ap_none|                                     y|        scalar|
|IDCTBuff_address0  |  out|    9|   ap_memory|                              IDCTBuff|         array|
|IDCTBuff_ce0       |  out|    1|   ap_memory|                              IDCTBuff|         array|
|IDCTBuff_we0       |  out|    1|   ap_memory|                              IDCTBuff|         array|
|IDCTBuff_d0        |  out|   32|   ap_memory|                              IDCTBuff|         array|
|IDCTBuff_q0        |   in|   32|   ap_memory|                              IDCTBuff|         array|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

