# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:46 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins_valid \
 outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs_valid

.latch        n42 Memory[0][0]  2
.latch        n47 Memory[0][1]  2
.latch        n52 Memory[0][2]  2
.latch        n57 Memory[0][3]  2
.latch        n62 Memory[0][4]  2
.latch        n67 Memory[0][5]  2
.latch        n72 Memory[0][6]  2
.latch        n77 Memory[1][0]  2
.latch        n82 Memory[1][1]  2
.latch        n87 Memory[1][2]  2
.latch        n92 Memory[1][3]  2
.latch        n97 Memory[1][4]  2
.latch       n102 Memory[1][5]  2
.latch       n107 Memory[1][6]  2
.latch       n112 control.valid_reg[0]  2
.latch       n117 control.valid_reg[1]  2

.names outs_ready control.valid_reg[1] ins_ready
01 0
.names Memory[0][0] ins_ready new_n70
10 1
.names ins[0] ins_ready new_n71
11 1
.names new_n70 new_n71 n42
00 0
.names Memory[0][1] ins_ready new_n73
10 1
.names ins[1] ins_ready new_n74
11 1
.names new_n73 new_n74 n47
00 0
.names Memory[0][2] ins_ready new_n76
10 1
.names ins[2] ins_ready new_n77_1
11 1
.names new_n76 new_n77_1 n52
00 0
.names Memory[0][3] ins_ready new_n79
10 1
.names ins[3] ins_ready new_n80
11 1
.names new_n79 new_n80 n57
00 0
.names Memory[0][4] ins_ready new_n82_1
10 1
.names ins[4] ins_ready new_n83
11 1
.names new_n82_1 new_n83 n62
00 0
.names Memory[0][5] ins_ready new_n85
10 1
.names ins[5] ins_ready new_n86
11 1
.names new_n85 new_n86 n67
00 0
.names Memory[0][6] ins_ready new_n88
10 1
.names ins[6] ins_ready new_n89
11 1
.names new_n88 new_n89 n72
00 0
.names Memory[1][0] ins_ready new_n91
10 1
.names Memory[0][0] ins_ready new_n92_1
11 1
.names new_n91 new_n92_1 n77
00 0
.names Memory[1][1] ins_ready new_n94
10 1
.names Memory[0][1] ins_ready new_n95
11 1
.names new_n94 new_n95 n82
00 0
.names Memory[1][2] ins_ready new_n97_1
10 1
.names Memory[0][2] ins_ready new_n98
11 1
.names new_n97_1 new_n98 n87
00 0
.names Memory[1][3] ins_ready new_n100
10 1
.names Memory[0][3] ins_ready new_n101
11 1
.names new_n100 new_n101 n92
00 0
.names Memory[1][4] ins_ready new_n103
10 1
.names Memory[0][4] ins_ready new_n104
11 1
.names new_n103 new_n104 n97
00 0
.names Memory[1][5] ins_ready new_n106
10 1
.names Memory[0][5] ins_ready new_n107_1
11 1
.names new_n106 new_n107_1 n102
00 0
.names Memory[1][6] ins_ready new_n109
10 1
.names Memory[0][6] ins_ready new_n110
11 1
.names new_n109 new_n110 n107
00 0
.names control.valid_reg[0] ins_ready new_n112_1
10 1
.names ins_valid ins_ready new_n113
11 1
.names new_n112_1 new_n113 new_n114
00 1
.names rst new_n114 n112
00 1
.names control.valid_reg[0] ins_ready new_n116
01 1
.names rst new_n116 n117
00 1
.names Memory[1][0] outs[0]
1 1
.names Memory[1][1] outs[1]
1 1
.names Memory[1][2] outs[2]
1 1
.names Memory[1][3] outs[3]
1 1
.names Memory[1][4] outs[4]
1 1
.names Memory[1][5] outs[5]
1 1
.names Memory[1][6] outs[6]
1 1
.names control.valid_reg[1] outs_valid
1 1
.end
