*SPEF "IEEE 1481-1999"
*DESIGN "fp_mul"
*DATE "Tue Nov 12 13:34:59 2024"
*VENDOR "SYNOPSYS INC"
*PROGRAM "Synopsys Design Compiler"
*VERSION "V-2023.12-SP5"
*DESIGN_FLOW "SYNTHESIS"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1.0 NS
*C_UNIT 1.0 PF
*R_UNIT 1.0 KOHM
*L_UNIT 1.0 HENRY

*PORTS

clk I *L 0.000e+00 *S 0.000e+00 0.000e+00 
reset I *L 0.000e+00 *S 0.000e+00 0.000e+00 
enable I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[31\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[30\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[29\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[28\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[27\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[26\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[25\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[24\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[23\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[22\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[21\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[20\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[19\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[18\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[17\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[16\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[15\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[14\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[13\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[12\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[11\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[10\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[9\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[8\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[7\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[6\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[5\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[4\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[3\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[2\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[1\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataA\[0\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[31\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[30\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[29\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[28\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[27\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[26\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[25\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[24\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[23\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[22\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[21\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[20\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[19\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[18\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[17\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[16\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[15\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[14\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[13\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[12\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[11\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[10\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[9\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[8\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[7\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[6\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[5\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[4\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[3\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[2\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[1\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
idataB\[0\] I *L 0.000e+00 *S 0.000e+00 0.000e+00 
odata\[31\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[30\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[29\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[28\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[27\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[26\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[25\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[24\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[23\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[22\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[21\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[20\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[19\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[18\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[17\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[16\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[15\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[14\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[13\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[12\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[11\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[10\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[9\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[8\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[7\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[6\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[5\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[4\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[3\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[2\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[1\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
odata\[0\] O *L 3.000e-01 *S 0.000e+00 0.000e+00 
out_valid O *L 3.000e-01 *S 0.000e+00 0.000e+00 

*R_NET N0 0.000e+00
*DRIVER B_0:Z
*CELL GTECH_BUF
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C306:CONTROL1_0 0.000e+00
*RC C305:CONTROL1_0 0.000e+00
*RC C304:CONTROL1_0 0.000e+00
*RC C303:CONTROL1_0 0.000e+00
*RC C300:CONTROL1_0 0.000e+00
*RC C299:CONTROL1_0 0.000e+00
*RC C298:CONTROL1_0 0.000e+00
*RC C297:CONTROL1_0 0.000e+00
*RC C296:CONTROL1_0 0.000e+00
*RC C295:CONTROL1_0 0.000e+00
*RC C294:CONTROL1_0 0.000e+00
*RC C293:CONTROL1_0 0.000e+00
*RC C291:CONTROL1_0 0.000e+00
*RC C290:CONTROL1_0 0.000e+00
*END

*R_NET N1 0.000e+00
*DRIVER B_1:Z
*CELL GTECH_BUF
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:CONTROL1_0 0.000e+00
*RC C301:CONTROL1_0 0.000e+00
*END

*R_NET N2 0.000e+00
*DRIVER B_2:Z
*CELL GTECH_BUF
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:CONTROL1_0 0.000e+00
*END

*R_NET clk 0.000e+00
*DRIVER clk
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_0_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_1_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_2_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_3_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_4_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_5_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_6_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_7_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_8_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_9_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_10_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_11_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_12_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_13_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_14_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_15_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_16_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_17_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_18_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_19_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_20_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_21_:clocked_on 0.000e+00
*RC odata_mat_ff_reg_22_:clocked_on 0.000e+00
*RC odata_exp_ff_reg_0_:clocked_on 0.000e+00
*RC odata_exp_ff_reg_1_:clocked_on 0.000e+00
*RC odata_exp_ff_reg_2_:clocked_on 0.000e+00
*RC odata_exp_ff_reg_3_:clocked_on 0.000e+00
*RC odata_exp_ff_reg_4_:clocked_on 0.000e+00
*RC odata_exp_ff_reg_5_:clocked_on 0.000e+00
*RC odata_exp_ff_reg_6_:clocked_on 0.000e+00
*RC odata_exp_ff_reg_7_:clocked_on 0.000e+00
*RC odata_sig_ff_reg:clocked_on 0.000e+00
*RC out_valid_stage_3_reg:clocked_on 0.000e+00
*RC product_mat_ff_reg_23_:clocked_on 0.000e+00
*RC product_mat_ff_reg_24_:clocked_on 0.000e+00
*RC product_mat_ff_reg_25_:clocked_on 0.000e+00
*RC product_mat_ff_reg_26_:clocked_on 0.000e+00
*RC product_mat_ff_reg_27_:clocked_on 0.000e+00
*RC product_mat_ff_reg_28_:clocked_on 0.000e+00
*RC product_mat_ff_reg_29_:clocked_on 0.000e+00
*RC product_mat_ff_reg_30_:clocked_on 0.000e+00
*RC product_mat_ff_reg_31_:clocked_on 0.000e+00
*RC product_mat_ff_reg_32_:clocked_on 0.000e+00
*RC product_mat_ff_reg_33_:clocked_on 0.000e+00
*RC product_mat_ff_reg_34_:clocked_on 0.000e+00
*RC product_mat_ff_reg_35_:clocked_on 0.000e+00
*RC product_mat_ff_reg_36_:clocked_on 0.000e+00
*RC product_mat_ff_reg_37_:clocked_on 0.000e+00
*RC product_mat_ff_reg_38_:clocked_on 0.000e+00
*RC product_mat_ff_reg_39_:clocked_on 0.000e+00
*RC product_mat_ff_reg_40_:clocked_on 0.000e+00
*RC product_mat_ff_reg_41_:clocked_on 0.000e+00
*RC product_mat_ff_reg_42_:clocked_on 0.000e+00
*RC product_mat_ff_reg_43_:clocked_on 0.000e+00
*RC product_mat_ff_reg_44_:clocked_on 0.000e+00
*RC product_mat_ff_reg_45_:clocked_on 0.000e+00
*RC product_mat_ff_reg_46_:clocked_on 0.000e+00
*RC product_mat_ff_reg_47_:clocked_on 0.000e+00
*RC product_exp_ff_reg_0_:clocked_on 0.000e+00
*RC product_exp_ff_reg_1_:clocked_on 0.000e+00
*RC product_exp_ff_reg_2_:clocked_on 0.000e+00
*RC product_exp_ff_reg_3_:clocked_on 0.000e+00
*RC product_exp_ff_reg_4_:clocked_on 0.000e+00
*RC product_exp_ff_reg_5_:clocked_on 0.000e+00
*RC product_exp_ff_reg_6_:clocked_on 0.000e+00
*RC product_exp_ff_reg_7_:clocked_on 0.000e+00
*RC product_exp_ff_reg_8_:clocked_on 0.000e+00
*RC product_sig_ff_reg:clocked_on 0.000e+00
*RC out_valid_stage_2_reg:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_0_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_1_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_2_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_3_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_4_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_5_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_6_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_7_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_8_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_9_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_10_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_11_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_12_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_13_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_14_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_15_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_16_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_17_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_18_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_19_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_20_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_21_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_22_:clocked_on 0.000e+00
*RC idataB_mat_ff_reg_23_:clocked_on 0.000e+00
*RC idataB_exp_ff_reg_0_:clocked_on 0.000e+00
*RC idataB_exp_ff_reg_1_:clocked_on 0.000e+00
*RC idataB_exp_ff_reg_2_:clocked_on 0.000e+00
*RC idataB_exp_ff_reg_3_:clocked_on 0.000e+00
*RC idataB_exp_ff_reg_4_:clocked_on 0.000e+00
*RC idataB_exp_ff_reg_5_:clocked_on 0.000e+00
*RC idataB_exp_ff_reg_6_:clocked_on 0.000e+00
*RC idataB_exp_ff_reg_7_:clocked_on 0.000e+00
*RC idataB_sig_ff_reg:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_0_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_1_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_2_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_3_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_4_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_5_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_6_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_7_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_8_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_9_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_10_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_11_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_12_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_13_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_14_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_15_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_16_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_17_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_18_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_19_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_20_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_21_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_22_:clocked_on 0.000e+00
*RC idataA_mat_ff_reg_23_:clocked_on 0.000e+00
*RC idataA_exp_ff_reg_0_:clocked_on 0.000e+00
*RC idataA_exp_ff_reg_1_:clocked_on 0.000e+00
*RC idataA_exp_ff_reg_2_:clocked_on 0.000e+00
*RC idataA_exp_ff_reg_3_:clocked_on 0.000e+00
*RC idataA_exp_ff_reg_4_:clocked_on 0.000e+00
*RC idataA_exp_ff_reg_5_:clocked_on 0.000e+00
*RC idataA_exp_ff_reg_6_:clocked_on 0.000e+00
*RC idataA_exp_ff_reg_7_:clocked_on 0.000e+00
*RC idataA_sig_ff_reg:clocked_on 0.000e+00
*RC out_valid_stage_1_reg:clocked_on 0.000e+00
*END

*R_NET reset 0.000e+00
*DRIVER reset
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C310:A 0.000e+00
*END

*R_NET enable 0.000e+00
*DRIVER enable
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC I_3:A 0.000e+00
*END

*R_NET idataA\[31\] 0.000e+00
*DRIVER idataA\[31\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C290:DATA2_0 0.000e+00
*END

*R_NET idataA\[30\] 0.000e+00
*DRIVER idataA\[30\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C291:DATA2_7 0.000e+00
*END

*R_NET idataA\[29\] 0.000e+00
*DRIVER idataA\[29\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C291:DATA2_6 0.000e+00
*END

*R_NET idataA\[28\] 0.000e+00
*DRIVER idataA\[28\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C291:DATA2_5 0.000e+00
*END

*R_NET idataA\[27\] 0.000e+00
*DRIVER idataA\[27\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C291:DATA2_4 0.000e+00
*END

*R_NET idataA\[26\] 0.000e+00
*DRIVER idataA\[26\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C291:DATA2_3 0.000e+00
*END

*R_NET idataA\[25\] 0.000e+00
*DRIVER idataA\[25\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C291:DATA2_2 0.000e+00
*END

*R_NET idataA\[24\] 0.000e+00
*DRIVER idataA\[24\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C291:DATA2_1 0.000e+00
*END

*R_NET idataA\[23\] 0.000e+00
*DRIVER idataA\[23\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C291:DATA2_0 0.000e+00
*END

*R_NET idataA\[22\] 0.000e+00
*DRIVER idataA\[22\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_22 0.000e+00
*END

*R_NET idataA\[21\] 0.000e+00
*DRIVER idataA\[21\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_21 0.000e+00
*END

*R_NET idataA\[20\] 0.000e+00
*DRIVER idataA\[20\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_20 0.000e+00
*END

*R_NET idataA\[19\] 0.000e+00
*DRIVER idataA\[19\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_19 0.000e+00
*END

*R_NET idataA\[18\] 0.000e+00
*DRIVER idataA\[18\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_18 0.000e+00
*END

*R_NET idataA\[17\] 0.000e+00
*DRIVER idataA\[17\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_17 0.000e+00
*END

*R_NET idataA\[16\] 0.000e+00
*DRIVER idataA\[16\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_16 0.000e+00
*END

*R_NET idataA\[15\] 0.000e+00
*DRIVER idataA\[15\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_15 0.000e+00
*END

*R_NET idataA\[14\] 0.000e+00
*DRIVER idataA\[14\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_14 0.000e+00
*END

*R_NET idataA\[13\] 0.000e+00
*DRIVER idataA\[13\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_13 0.000e+00
*END

*R_NET idataA\[12\] 0.000e+00
*DRIVER idataA\[12\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_12 0.000e+00
*END

*R_NET idataA\[11\] 0.000e+00
*DRIVER idataA\[11\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_11 0.000e+00
*END

*R_NET idataA\[10\] 0.000e+00
*DRIVER idataA\[10\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_10 0.000e+00
*END

*R_NET idataA\[9\] 0.000e+00
*DRIVER idataA\[9\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_9 0.000e+00
*END

*R_NET idataA\[8\] 0.000e+00
*DRIVER idataA\[8\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_8 0.000e+00
*END

*R_NET idataA\[7\] 0.000e+00
*DRIVER idataA\[7\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_7 0.000e+00
*END

*R_NET idataA\[6\] 0.000e+00
*DRIVER idataA\[6\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_6 0.000e+00
*END

*R_NET idataA\[5\] 0.000e+00
*DRIVER idataA\[5\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_5 0.000e+00
*END

*R_NET idataA\[4\] 0.000e+00
*DRIVER idataA\[4\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_4 0.000e+00
*END

*R_NET idataA\[3\] 0.000e+00
*DRIVER idataA\[3\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_3 0.000e+00
*END

*R_NET idataA\[2\] 0.000e+00
*DRIVER idataA\[2\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_2 0.000e+00
*END

*R_NET idataA\[1\] 0.000e+00
*DRIVER idataA\[1\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_1 0.000e+00
*END

*R_NET idataA\[0\] 0.000e+00
*DRIVER idataA\[0\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C293:DATA2_0 0.000e+00
*END

*R_NET idataB\[31\] 0.000e+00
*DRIVER idataB\[31\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C294:DATA2_0 0.000e+00
*END

*R_NET idataB\[30\] 0.000e+00
*DRIVER idataB\[30\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C295:DATA2_7 0.000e+00
*END

*R_NET idataB\[29\] 0.000e+00
*DRIVER idataB\[29\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C295:DATA2_6 0.000e+00
*END

*R_NET idataB\[28\] 0.000e+00
*DRIVER idataB\[28\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C295:DATA2_5 0.000e+00
*END

*R_NET idataB\[27\] 0.000e+00
*DRIVER idataB\[27\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C295:DATA2_4 0.000e+00
*END

*R_NET idataB\[26\] 0.000e+00
*DRIVER idataB\[26\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C295:DATA2_3 0.000e+00
*END

*R_NET idataB\[25\] 0.000e+00
*DRIVER idataB\[25\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C295:DATA2_2 0.000e+00
*END

*R_NET idataB\[24\] 0.000e+00
*DRIVER idataB\[24\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C295:DATA2_1 0.000e+00
*END

*R_NET idataB\[23\] 0.000e+00
*DRIVER idataB\[23\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C295:DATA2_0 0.000e+00
*END

*R_NET idataB\[22\] 0.000e+00
*DRIVER idataB\[22\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_22 0.000e+00
*END

*R_NET idataB\[21\] 0.000e+00
*DRIVER idataB\[21\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_21 0.000e+00
*END

*R_NET idataB\[20\] 0.000e+00
*DRIVER idataB\[20\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_20 0.000e+00
*END

*R_NET idataB\[19\] 0.000e+00
*DRIVER idataB\[19\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_19 0.000e+00
*END

*R_NET idataB\[18\] 0.000e+00
*DRIVER idataB\[18\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_18 0.000e+00
*END

*R_NET idataB\[17\] 0.000e+00
*DRIVER idataB\[17\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_17 0.000e+00
*END

*R_NET idataB\[16\] 0.000e+00
*DRIVER idataB\[16\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_16 0.000e+00
*END

*R_NET idataB\[15\] 0.000e+00
*DRIVER idataB\[15\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_15 0.000e+00
*END

*R_NET idataB\[14\] 0.000e+00
*DRIVER idataB\[14\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_14 0.000e+00
*END

*R_NET idataB\[13\] 0.000e+00
*DRIVER idataB\[13\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_13 0.000e+00
*END

*R_NET idataB\[12\] 0.000e+00
*DRIVER idataB\[12\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_12 0.000e+00
*END

*R_NET idataB\[11\] 0.000e+00
*DRIVER idataB\[11\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_11 0.000e+00
*END

*R_NET idataB\[10\] 0.000e+00
*DRIVER idataB\[10\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_10 0.000e+00
*END

*R_NET idataB\[9\] 0.000e+00
*DRIVER idataB\[9\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_9 0.000e+00
*END

*R_NET idataB\[8\] 0.000e+00
*DRIVER idataB\[8\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_8 0.000e+00
*END

*R_NET idataB\[7\] 0.000e+00
*DRIVER idataB\[7\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_7 0.000e+00
*END

*R_NET idataB\[6\] 0.000e+00
*DRIVER idataB\[6\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_6 0.000e+00
*END

*R_NET idataB\[5\] 0.000e+00
*DRIVER idataB\[5\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_5 0.000e+00
*END

*R_NET idataB\[4\] 0.000e+00
*DRIVER idataB\[4\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_4 0.000e+00
*END

*R_NET idataB\[3\] 0.000e+00
*DRIVER idataB\[3\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_3 0.000e+00
*END

*R_NET idataB\[2\] 0.000e+00
*DRIVER idataB\[2\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_2 0.000e+00
*END

*R_NET idataB\[1\] 0.000e+00
*DRIVER idataB\[1\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_1 0.000e+00
*END

*R_NET idataB\[0\] 0.000e+00
*DRIVER idataB\[0\]
*CELL NULL
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C296:DATA2_0 0.000e+00
*END

*R_NET odata\[31\] 3.000e-01
*DRIVER C307:Z_31
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[31\] 0.000e+00
*END

*R_NET odata\[30\] 3.000e-01
*DRIVER C307:Z_30
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[30\] 0.000e+00
*END

*R_NET odata\[29\] 3.000e-01
*DRIVER C307:Z_29
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[29\] 0.000e+00
*END

*R_NET odata\[28\] 3.000e-01
*DRIVER C307:Z_28
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[28\] 0.000e+00
*END

*R_NET odata\[27\] 3.000e-01
*DRIVER C307:Z_27
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[27\] 0.000e+00
*END

*R_NET odata\[26\] 3.000e-01
*DRIVER C307:Z_26
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[26\] 0.000e+00
*END

*R_NET odata\[25\] 3.000e-01
*DRIVER C307:Z_25
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[25\] 0.000e+00
*END

*R_NET odata\[24\] 3.000e-01
*DRIVER C307:Z_24
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[24\] 0.000e+00
*END

*R_NET odata\[23\] 3.000e-01
*DRIVER C307:Z_23
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[23\] 0.000e+00
*END

*R_NET odata\[22\] 3.000e-01
*DRIVER C307:Z_22
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[22\] 0.000e+00
*END

*R_NET odata\[21\] 3.000e-01
*DRIVER C307:Z_21
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[21\] 0.000e+00
*END

*R_NET odata\[20\] 3.000e-01
*DRIVER C307:Z_20
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[20\] 0.000e+00
*END

*R_NET odata\[19\] 3.000e-01
*DRIVER C307:Z_19
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[19\] 0.000e+00
*END

*R_NET odata\[18\] 3.000e-01
*DRIVER C307:Z_18
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[18\] 0.000e+00
*END

*R_NET odata\[17\] 3.000e-01
*DRIVER C307:Z_17
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[17\] 0.000e+00
*END

*R_NET odata\[16\] 3.000e-01
*DRIVER C307:Z_16
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[16\] 0.000e+00
*END

*R_NET odata\[15\] 3.000e-01
*DRIVER C307:Z_15
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[15\] 0.000e+00
*END

*R_NET odata\[14\] 3.000e-01
*DRIVER C307:Z_14
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[14\] 0.000e+00
*END

*R_NET odata\[13\] 3.000e-01
*DRIVER C307:Z_13
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[13\] 0.000e+00
*END

*R_NET odata\[12\] 3.000e-01
*DRIVER C307:Z_12
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[12\] 0.000e+00
*END

*R_NET odata\[11\] 3.000e-01
*DRIVER C307:Z_11
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[11\] 0.000e+00
*END

*R_NET odata\[10\] 3.000e-01
*DRIVER C307:Z_10
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[10\] 0.000e+00
*END

*R_NET odata\[9\] 3.000e-01
*DRIVER C307:Z_9
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[9\] 0.000e+00
*END

*R_NET odata\[8\] 3.000e-01
*DRIVER C307:Z_8
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[8\] 0.000e+00
*END

*R_NET odata\[7\] 3.000e-01
*DRIVER C307:Z_7
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[7\] 0.000e+00
*END

*R_NET odata\[6\] 3.000e-01
*DRIVER C307:Z_6
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[6\] 0.000e+00
*END

*R_NET odata\[5\] 3.000e-01
*DRIVER C307:Z_5
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[5\] 0.000e+00
*END

*R_NET odata\[4\] 3.000e-01
*DRIVER C307:Z_4
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[4\] 0.000e+00
*END

*R_NET odata\[3\] 3.000e-01
*DRIVER C307:Z_3
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[3\] 0.000e+00
*END

*R_NET odata\[2\] 3.000e-01
*DRIVER C307:Z_2
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[2\] 0.000e+00
*END

*R_NET odata\[1\] 3.000e-01
*DRIVER C307:Z_1
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[1\] 0.000e+00
*END

*R_NET odata\[0\] 3.000e-01
*DRIVER C307:Z_0
*CELL \*SELECT_OP_4\.32_4\.1_32
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC odata\[0\] 0.000e+00
*END

*R_NET out_valid 3.000e-01
*DRIVER out_valid_stage_3_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.500e-01 0.000e+00 1.500e-01 
*LOADS
*RC out_valid 0.000e+00
*END

*R_NET N3 0.000e+00
*DRIVER C310:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC I_4:A 0.000e+00
*RC I_2:A 0.000e+00
*RC B_0:A 0.000e+00
*END

*R_NET N4 0.000e+00
*DRIVER I_4:Z
*CELL GTECH_NOT
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C306:CONTROL2_0 0.000e+00
*RC C305:CONTROL2_0 0.000e+00
*RC C304:CONTROL2_0 0.000e+00
*RC C303:CONTROL2_0 0.000e+00
*RC C300:CONTROL2_0 0.000e+00
*RC C299:CONTROL2_0 0.000e+00
*RC C298:CONTROL2_0 0.000e+00
*RC C297:CONTROL2_0 0.000e+00
*RC C296:CONTROL2_0 0.000e+00
*RC C295:CONTROL2_0 0.000e+00
*RC C294:CONTROL2_0 0.000e+00
*RC C293:CONTROL2_0 0.000e+00
*RC C291:CONTROL2_0 0.000e+00
*RC C290:CONTROL2_0 0.000e+00
*END

*R_NET idataA_sig_ff 0.000e+00
*DRIVER idataA_sig_ff_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C314:A 0.000e+00
*END

*R_NET idataA_exp_ff\[7\] 0.000e+00
*DRIVER idataA_exp_ff_reg_7_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:A_7 0.000e+00
*RC C282:B 0.000e+00
*END

*R_NET idataA_exp_ff\[6\] 0.000e+00
*DRIVER idataA_exp_ff_reg_6_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:A_6 0.000e+00
*RC C282:A 0.000e+00
*END

*R_NET idataA_exp_ff\[5\] 0.000e+00
*DRIVER idataA_exp_ff_reg_5_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:A_5 0.000e+00
*RC C283:A 0.000e+00
*END

*R_NET idataA_exp_ff\[4\] 0.000e+00
*DRIVER idataA_exp_ff_reg_4_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:A_4 0.000e+00
*RC C284:A 0.000e+00
*END

*R_NET idataA_exp_ff\[3\] 0.000e+00
*DRIVER idataA_exp_ff_reg_3_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:A_3 0.000e+00
*RC C285:A 0.000e+00
*END

*R_NET idataA_exp_ff\[2\] 0.000e+00
*DRIVER idataA_exp_ff_reg_2_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:A_2 0.000e+00
*RC C286:A 0.000e+00
*END

*R_NET idataA_exp_ff\[1\] 0.000e+00
*DRIVER idataA_exp_ff_reg_1_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:A_1 0.000e+00
*RC C287:A 0.000e+00
*END

*R_NET idataA_exp_ff\[0\] 0.000e+00
*DRIVER idataA_exp_ff_reg_0_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:A_0 0.000e+00
*RC C288:A 0.000e+00
*END

*R_NET idataA_mat_ff\[23\] 0.000e+00
*DRIVER idataA_mat_ff_reg_23_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_23 0.000e+00
*END

*R_NET idataA_mat_ff\[22\] 0.000e+00
*DRIVER idataA_mat_ff_reg_22_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_22 0.000e+00
*END

*R_NET idataA_mat_ff\[21\] 0.000e+00
*DRIVER idataA_mat_ff_reg_21_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_21 0.000e+00
*END

*R_NET idataA_mat_ff\[20\] 0.000e+00
*DRIVER idataA_mat_ff_reg_20_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_20 0.000e+00
*END

*R_NET idataA_mat_ff\[19\] 0.000e+00
*DRIVER idataA_mat_ff_reg_19_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_19 0.000e+00
*END

*R_NET idataA_mat_ff\[18\] 0.000e+00
*DRIVER idataA_mat_ff_reg_18_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_18 0.000e+00
*END

*R_NET idataA_mat_ff\[17\] 0.000e+00
*DRIVER idataA_mat_ff_reg_17_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_17 0.000e+00
*END

*R_NET idataA_mat_ff\[16\] 0.000e+00
*DRIVER idataA_mat_ff_reg_16_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_16 0.000e+00
*END

*R_NET idataA_mat_ff\[15\] 0.000e+00
*DRIVER idataA_mat_ff_reg_15_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_15 0.000e+00
*END

*R_NET idataA_mat_ff\[14\] 0.000e+00
*DRIVER idataA_mat_ff_reg_14_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_14 0.000e+00
*END

*R_NET idataA_mat_ff\[13\] 0.000e+00
*DRIVER idataA_mat_ff_reg_13_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_13 0.000e+00
*END

*R_NET idataA_mat_ff\[12\] 0.000e+00
*DRIVER idataA_mat_ff_reg_12_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_12 0.000e+00
*END

*R_NET idataA_mat_ff\[11\] 0.000e+00
*DRIVER idataA_mat_ff_reg_11_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_11 0.000e+00
*END

*R_NET idataA_mat_ff\[10\] 0.000e+00
*DRIVER idataA_mat_ff_reg_10_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_10 0.000e+00
*END

*R_NET idataA_mat_ff\[9\] 0.000e+00
*DRIVER idataA_mat_ff_reg_9_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_9 0.000e+00
*END

*R_NET idataA_mat_ff\[8\] 0.000e+00
*DRIVER idataA_mat_ff_reg_8_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_8 0.000e+00
*END

*R_NET idataA_mat_ff\[7\] 0.000e+00
*DRIVER idataA_mat_ff_reg_7_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_7 0.000e+00
*END

*R_NET idataA_mat_ff\[6\] 0.000e+00
*DRIVER idataA_mat_ff_reg_6_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_6 0.000e+00
*END

*R_NET idataA_mat_ff\[5\] 0.000e+00
*DRIVER idataA_mat_ff_reg_5_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_5 0.000e+00
*END

*R_NET idataA_mat_ff\[4\] 0.000e+00
*DRIVER idataA_mat_ff_reg_4_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_4 0.000e+00
*END

*R_NET idataA_mat_ff\[3\] 0.000e+00
*DRIVER idataA_mat_ff_reg_3_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_3 0.000e+00
*END

*R_NET idataA_mat_ff\[2\] 0.000e+00
*DRIVER idataA_mat_ff_reg_2_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_2 0.000e+00
*END

*R_NET idataA_mat_ff\[1\] 0.000e+00
*DRIVER idataA_mat_ff_reg_1_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_1 0.000e+00
*END

*R_NET idataA_mat_ff\[0\] 0.000e+00
*DRIVER idataA_mat_ff_reg_0_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:A_0 0.000e+00
*END

*R_NET idataB_sig_ff 0.000e+00
*DRIVER idataB_sig_ff_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C314:B 0.000e+00
*END

*R_NET idataB_exp_ff\[7\] 0.000e+00
*DRIVER idataB_exp_ff_reg_7_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:B_7 0.000e+00
*RC C274:B 0.000e+00
*END

*R_NET idataB_exp_ff\[6\] 0.000e+00
*DRIVER idataB_exp_ff_reg_6_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:B_6 0.000e+00
*RC C274:A 0.000e+00
*END

*R_NET idataB_exp_ff\[5\] 0.000e+00
*DRIVER idataB_exp_ff_reg_5_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:B_5 0.000e+00
*RC C275:A 0.000e+00
*END

*R_NET idataB_exp_ff\[4\] 0.000e+00
*DRIVER idataB_exp_ff_reg_4_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:B_4 0.000e+00
*RC C276:A 0.000e+00
*END

*R_NET idataB_exp_ff\[3\] 0.000e+00
*DRIVER idataB_exp_ff_reg_3_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:B_3 0.000e+00
*RC C277:A 0.000e+00
*END

*R_NET idataB_exp_ff\[2\] 0.000e+00
*DRIVER idataB_exp_ff_reg_2_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:B_2 0.000e+00
*RC C278:A 0.000e+00
*END

*R_NET idataB_exp_ff\[1\] 0.000e+00
*DRIVER idataB_exp_ff_reg_1_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:B_1 0.000e+00
*RC C279:A 0.000e+00
*END

*R_NET idataB_exp_ff\[0\] 0.000e+00
*DRIVER idataB_exp_ff_reg_0_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_67:B_0 0.000e+00
*RC C280:A 0.000e+00
*END

*R_NET idataB_mat_ff\[23\] 0.000e+00
*DRIVER idataB_mat_ff_reg_23_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_23 0.000e+00
*END

*R_NET idataB_mat_ff\[22\] 0.000e+00
*DRIVER idataB_mat_ff_reg_22_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_22 0.000e+00
*END

*R_NET idataB_mat_ff\[21\] 0.000e+00
*DRIVER idataB_mat_ff_reg_21_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_21 0.000e+00
*END

*R_NET idataB_mat_ff\[20\] 0.000e+00
*DRIVER idataB_mat_ff_reg_20_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_20 0.000e+00
*END

*R_NET idataB_mat_ff\[19\] 0.000e+00
*DRIVER idataB_mat_ff_reg_19_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_19 0.000e+00
*END

*R_NET idataB_mat_ff\[18\] 0.000e+00
*DRIVER idataB_mat_ff_reg_18_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_18 0.000e+00
*END

*R_NET idataB_mat_ff\[17\] 0.000e+00
*DRIVER idataB_mat_ff_reg_17_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_17 0.000e+00
*END

*R_NET idataB_mat_ff\[16\] 0.000e+00
*DRIVER idataB_mat_ff_reg_16_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_16 0.000e+00
*END

*R_NET idataB_mat_ff\[15\] 0.000e+00
*DRIVER idataB_mat_ff_reg_15_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_15 0.000e+00
*END

*R_NET idataB_mat_ff\[14\] 0.000e+00
*DRIVER idataB_mat_ff_reg_14_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_14 0.000e+00
*END

*R_NET idataB_mat_ff\[13\] 0.000e+00
*DRIVER idataB_mat_ff_reg_13_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_13 0.000e+00
*END

*R_NET idataB_mat_ff\[12\] 0.000e+00
*DRIVER idataB_mat_ff_reg_12_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_12 0.000e+00
*END

*R_NET idataB_mat_ff\[11\] 0.000e+00
*DRIVER idataB_mat_ff_reg_11_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_11 0.000e+00
*END

*R_NET idataB_mat_ff\[10\] 0.000e+00
*DRIVER idataB_mat_ff_reg_10_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_10 0.000e+00
*END

*R_NET idataB_mat_ff\[9\] 0.000e+00
*DRIVER idataB_mat_ff_reg_9_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_9 0.000e+00
*END

*R_NET idataB_mat_ff\[8\] 0.000e+00
*DRIVER idataB_mat_ff_reg_8_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_8 0.000e+00
*END

*R_NET idataB_mat_ff\[7\] 0.000e+00
*DRIVER idataB_mat_ff_reg_7_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_7 0.000e+00
*END

*R_NET idataB_mat_ff\[6\] 0.000e+00
*DRIVER idataB_mat_ff_reg_6_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_6 0.000e+00
*END

*R_NET idataB_mat_ff\[5\] 0.000e+00
*DRIVER idataB_mat_ff_reg_5_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_5 0.000e+00
*END

*R_NET idataB_mat_ff\[4\] 0.000e+00
*DRIVER idataB_mat_ff_reg_4_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_4 0.000e+00
*END

*R_NET idataB_mat_ff\[3\] 0.000e+00
*DRIVER idataB_mat_ff_reg_3_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_3 0.000e+00
*END

*R_NET idataB_mat_ff\[2\] 0.000e+00
*DRIVER idataB_mat_ff_reg_2_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_2 0.000e+00
*END

*R_NET idataB_mat_ff\[1\] 0.000e+00
*DRIVER idataB_mat_ff_reg_1_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_1 0.000e+00
*END

*R_NET idataB_mat_ff\[0\] 0.000e+00
*DRIVER idataB_mat_ff_reg_0_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC mult_68:B_0 0.000e+00
*END

*R_NET out_valid_stage_1 0.000e+00
*DRIVER out_valid_stage_1_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C300:DATA2_0 0.000e+00
*END

*R_NET N5 0.000e+00
*DRIVER C290:Z_0
*CELL \*SELECT_OP_2\.1_2\.1_1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_sig_ff_reg:next_state 0.000e+00
*END

*R_NET N6 0.000e+00
*DRIVER C291:Z_0
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_exp_ff_reg_0_:next_state 0.000e+00
*END

*R_NET N7 0.000e+00
*DRIVER C291:Z_1
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_exp_ff_reg_1_:next_state 0.000e+00
*END

*R_NET N8 0.000e+00
*DRIVER C291:Z_2
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_exp_ff_reg_2_:next_state 0.000e+00
*END

*R_NET N9 0.000e+00
*DRIVER C291:Z_3
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_exp_ff_reg_3_:next_state 0.000e+00
*END

*R_NET N10 0.000e+00
*DRIVER C291:Z_4
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_exp_ff_reg_4_:next_state 0.000e+00
*END

*R_NET N11 0.000e+00
*DRIVER C291:Z_5
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_exp_ff_reg_5_:next_state 0.000e+00
*END

*R_NET N12 0.000e+00
*DRIVER C291:Z_6
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_exp_ff_reg_6_:next_state 0.000e+00
*END

*R_NET N13 0.000e+00
*DRIVER C291:Z_7
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_exp_ff_reg_7_:next_state 0.000e+00
*END

*R_NET N14 0.000e+00
*DRIVER C293:Z_0
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_0_:next_state 0.000e+00
*END

*R_NET N15 0.000e+00
*DRIVER C293:Z_1
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_1_:next_state 0.000e+00
*END

*R_NET N16 0.000e+00
*DRIVER C293:Z_2
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_2_:next_state 0.000e+00
*END

*R_NET N17 0.000e+00
*DRIVER C293:Z_3
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_3_:next_state 0.000e+00
*END

*R_NET N18 0.000e+00
*DRIVER C293:Z_4
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_4_:next_state 0.000e+00
*END

*R_NET N19 0.000e+00
*DRIVER C293:Z_5
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_5_:next_state 0.000e+00
*END

*R_NET N20 0.000e+00
*DRIVER C293:Z_6
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_6_:next_state 0.000e+00
*END

*R_NET N21 0.000e+00
*DRIVER C293:Z_7
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_7_:next_state 0.000e+00
*END

*R_NET N22 0.000e+00
*DRIVER C293:Z_8
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_8_:next_state 0.000e+00
*END

*R_NET N23 0.000e+00
*DRIVER C293:Z_9
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_9_:next_state 0.000e+00
*END

*R_NET N24 0.000e+00
*DRIVER C293:Z_10
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_10_:next_state 0.000e+00
*END

*R_NET N25 0.000e+00
*DRIVER C293:Z_11
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_11_:next_state 0.000e+00
*END

*R_NET N26 0.000e+00
*DRIVER C293:Z_12
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_12_:next_state 0.000e+00
*END

*R_NET N27 0.000e+00
*DRIVER C293:Z_13
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_13_:next_state 0.000e+00
*END

*R_NET N28 0.000e+00
*DRIVER C293:Z_14
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_14_:next_state 0.000e+00
*END

*R_NET N29 0.000e+00
*DRIVER C293:Z_15
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_15_:next_state 0.000e+00
*END

*R_NET N30 0.000e+00
*DRIVER C293:Z_16
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_16_:next_state 0.000e+00
*END

*R_NET N31 0.000e+00
*DRIVER C293:Z_17
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_17_:next_state 0.000e+00
*END

*R_NET N32 0.000e+00
*DRIVER C293:Z_18
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_18_:next_state 0.000e+00
*END

*R_NET N33 0.000e+00
*DRIVER C293:Z_19
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_19_:next_state 0.000e+00
*END

*R_NET N34 0.000e+00
*DRIVER C293:Z_20
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_20_:next_state 0.000e+00
*END

*R_NET N35 0.000e+00
*DRIVER C293:Z_21
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_21_:next_state 0.000e+00
*END

*R_NET N36 0.000e+00
*DRIVER C293:Z_22
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataA_mat_ff_reg_22_:next_state 0.000e+00
*END

*R_NET N37 0.000e+00
*DRIVER I_2:Z
*CELL GTECH_NOT
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_23_:next_state 0.000e+00
*RC out_valid_stage_1_reg:next_state 0.000e+00
*RC idataA_mat_ff_reg_23_:next_state 0.000e+00
*END

*R_NET N38 0.000e+00
*DRIVER C294:Z_0
*CELL \*SELECT_OP_2\.1_2\.1_1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_sig_ff_reg:next_state 0.000e+00
*END

*R_NET N39 0.000e+00
*DRIVER C295:Z_0
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_exp_ff_reg_0_:next_state 0.000e+00
*END

*R_NET N40 0.000e+00
*DRIVER C295:Z_1
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_exp_ff_reg_1_:next_state 0.000e+00
*END

*R_NET N41 0.000e+00
*DRIVER C295:Z_2
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_exp_ff_reg_2_:next_state 0.000e+00
*END

*R_NET N42 0.000e+00
*DRIVER C295:Z_3
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_exp_ff_reg_3_:next_state 0.000e+00
*END

*R_NET N43 0.000e+00
*DRIVER C295:Z_4
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_exp_ff_reg_4_:next_state 0.000e+00
*END

*R_NET N44 0.000e+00
*DRIVER C295:Z_5
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_exp_ff_reg_5_:next_state 0.000e+00
*END

*R_NET N45 0.000e+00
*DRIVER C295:Z_6
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_exp_ff_reg_6_:next_state 0.000e+00
*END

*R_NET N46 0.000e+00
*DRIVER C295:Z_7
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_exp_ff_reg_7_:next_state 0.000e+00
*END

*R_NET N47 0.000e+00
*DRIVER C296:Z_0
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_0_:next_state 0.000e+00
*END

*R_NET N48 0.000e+00
*DRIVER C296:Z_1
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_1_:next_state 0.000e+00
*END

*R_NET N49 0.000e+00
*DRIVER C296:Z_2
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_2_:next_state 0.000e+00
*END

*R_NET N50 0.000e+00
*DRIVER C296:Z_3
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_3_:next_state 0.000e+00
*END

*R_NET N51 0.000e+00
*DRIVER C296:Z_4
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_4_:next_state 0.000e+00
*END

*R_NET N52 0.000e+00
*DRIVER C296:Z_5
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_5_:next_state 0.000e+00
*END

*R_NET N53 0.000e+00
*DRIVER C296:Z_6
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_6_:next_state 0.000e+00
*END

*R_NET N54 0.000e+00
*DRIVER C296:Z_7
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_7_:next_state 0.000e+00
*END

*R_NET N55 0.000e+00
*DRIVER C296:Z_8
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_8_:next_state 0.000e+00
*END

*R_NET N56 0.000e+00
*DRIVER C296:Z_9
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_9_:next_state 0.000e+00
*END

*R_NET N57 0.000e+00
*DRIVER C296:Z_10
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_10_:next_state 0.000e+00
*END

*R_NET N58 0.000e+00
*DRIVER C296:Z_11
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_11_:next_state 0.000e+00
*END

*R_NET N59 0.000e+00
*DRIVER C296:Z_12
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_12_:next_state 0.000e+00
*END

*R_NET N60 0.000e+00
*DRIVER C296:Z_13
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_13_:next_state 0.000e+00
*END

*R_NET N61 0.000e+00
*DRIVER C296:Z_14
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_14_:next_state 0.000e+00
*END

*R_NET N62 0.000e+00
*DRIVER C296:Z_15
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_15_:next_state 0.000e+00
*END

*R_NET N63 0.000e+00
*DRIVER C296:Z_16
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_16_:next_state 0.000e+00
*END

*R_NET N64 0.000e+00
*DRIVER C296:Z_17
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_17_:next_state 0.000e+00
*END

*R_NET N65 0.000e+00
*DRIVER C296:Z_18
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_18_:next_state 0.000e+00
*END

*R_NET N66 0.000e+00
*DRIVER C296:Z_19
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_19_:next_state 0.000e+00
*END

*R_NET N67 0.000e+00
*DRIVER C296:Z_20
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_20_:next_state 0.000e+00
*END

*R_NET N68 0.000e+00
*DRIVER C296:Z_21
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_21_:next_state 0.000e+00
*END

*R_NET N69 0.000e+00
*DRIVER C296:Z_22
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC idataB_mat_ff_reg_22_:next_state 0.000e+00
*END

*R_NET product_sig 0.000e+00
*DRIVER C314:Z
*CELL GTECH_XOR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C297:DATA2_0 0.000e+00
*END

*R_NET product_exp\[8\] 0.000e+00
*DRIVER add_67:Z_8
*CELL \*ADD_UNS_OP_8_8_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C298:DATA2_8 0.000e+00
*END

*R_NET product_exp\[7\] 0.000e+00
*DRIVER add_67:Z_7
*CELL \*ADD_UNS_OP_8_8_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C298:DATA2_7 0.000e+00
*END

*R_NET product_exp\[6\] 0.000e+00
*DRIVER add_67:Z_6
*CELL \*ADD_UNS_OP_8_8_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C298:DATA2_6 0.000e+00
*END

*R_NET product_exp\[5\] 0.000e+00
*DRIVER add_67:Z_5
*CELL \*ADD_UNS_OP_8_8_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C298:DATA2_5 0.000e+00
*END

*R_NET product_exp\[4\] 0.000e+00
*DRIVER add_67:Z_4
*CELL \*ADD_UNS_OP_8_8_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C298:DATA2_4 0.000e+00
*END

*R_NET product_exp\[3\] 0.000e+00
*DRIVER add_67:Z_3
*CELL \*ADD_UNS_OP_8_8_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C298:DATA2_3 0.000e+00
*END

*R_NET product_exp\[2\] 0.000e+00
*DRIVER add_67:Z_2
*CELL \*ADD_UNS_OP_8_8_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C298:DATA2_2 0.000e+00
*END

*R_NET product_exp\[1\] 0.000e+00
*DRIVER add_67:Z_1
*CELL \*ADD_UNS_OP_8_8_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C298:DATA2_1 0.000e+00
*END

*R_NET product_exp\[0\] 0.000e+00
*DRIVER add_67:Z_0
*CELL \*ADD_UNS_OP_8_8_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C298:DATA2_0 0.000e+00
*END

*R_NET product_mat\[47\] 0.000e+00
*DRIVER mult_68:Z_47
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_24 0.000e+00
*END

*R_NET product_mat\[46\] 0.000e+00
*DRIVER mult_68:Z_46
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_23 0.000e+00
*END

*R_NET product_mat\[45\] 0.000e+00
*DRIVER mult_68:Z_45
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_22 0.000e+00
*END

*R_NET product_mat\[44\] 0.000e+00
*DRIVER mult_68:Z_44
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_21 0.000e+00
*END

*R_NET product_mat\[43\] 0.000e+00
*DRIVER mult_68:Z_43
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_20 0.000e+00
*END

*R_NET product_mat\[42\] 0.000e+00
*DRIVER mult_68:Z_42
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_19 0.000e+00
*END

*R_NET product_mat\[41\] 0.000e+00
*DRIVER mult_68:Z_41
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_18 0.000e+00
*END

*R_NET product_mat\[40\] 0.000e+00
*DRIVER mult_68:Z_40
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_17 0.000e+00
*END

*R_NET product_mat\[39\] 0.000e+00
*DRIVER mult_68:Z_39
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_16 0.000e+00
*END

*R_NET product_mat\[38\] 0.000e+00
*DRIVER mult_68:Z_38
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_15 0.000e+00
*END

*R_NET product_mat\[37\] 0.000e+00
*DRIVER mult_68:Z_37
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_14 0.000e+00
*END

*R_NET product_mat\[36\] 0.000e+00
*DRIVER mult_68:Z_36
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_13 0.000e+00
*END

*R_NET product_mat\[35\] 0.000e+00
*DRIVER mult_68:Z_35
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_12 0.000e+00
*END

*R_NET product_mat\[34\] 0.000e+00
*DRIVER mult_68:Z_34
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_11 0.000e+00
*END

*R_NET product_mat\[33\] 0.000e+00
*DRIVER mult_68:Z_33
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_10 0.000e+00
*END

*R_NET product_mat\[32\] 0.000e+00
*DRIVER mult_68:Z_32
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_9 0.000e+00
*END

*R_NET product_mat\[31\] 0.000e+00
*DRIVER mult_68:Z_31
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_8 0.000e+00
*END

*R_NET product_mat\[30\] 0.000e+00
*DRIVER mult_68:Z_30
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_7 0.000e+00
*END

*R_NET product_mat\[29\] 0.000e+00
*DRIVER mult_68:Z_29
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_6 0.000e+00
*END

*R_NET product_mat\[28\] 0.000e+00
*DRIVER mult_68:Z_28
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_5 0.000e+00
*END

*R_NET product_mat\[27\] 0.000e+00
*DRIVER mult_68:Z_27
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_4 0.000e+00
*END

*R_NET product_mat\[26\] 0.000e+00
*DRIVER mult_68:Z_26
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_3 0.000e+00
*END

*R_NET product_mat\[25\] 0.000e+00
*DRIVER mult_68:Z_25
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_2 0.000e+00
*END

*R_NET product_mat\[24\] 0.000e+00
*DRIVER mult_68:Z_24
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_1 0.000e+00
*END

*R_NET product_mat\[23\] 0.000e+00
*DRIVER mult_68:Z_23
*CELL \*MULT_UNS_OP_24_24_48
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C299:DATA2_0 0.000e+00
*END

*R_NET product_sig_ff 0.000e+00
*DRIVER product_sig_ff_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C303:DATA2_0 0.000e+00
*END

*R_NET product_exp_ff\[8\] 0.000e+00
*DRIVER product_exp_ff_reg_8_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC lt_107:A_8 0.000e+00
*END

*R_NET product_exp_ff\[7\] 0.000e+00
*DRIVER product_exp_ff_reg_7_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC lt_107:A_7 0.000e+00
*RC sub_87_2:A_7 0.000e+00
*RC sub_87:A_7 0.000e+00
*END

*R_NET product_exp_ff\[6\] 0.000e+00
*DRIVER product_exp_ff_reg_6_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC lt_107:A_6 0.000e+00
*RC sub_87_2:A_6 0.000e+00
*RC sub_87:A_6 0.000e+00
*END

*R_NET product_exp_ff\[5\] 0.000e+00
*DRIVER product_exp_ff_reg_5_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC lt_107:A_5 0.000e+00
*RC sub_87_2:A_5 0.000e+00
*RC sub_87:A_5 0.000e+00
*END

*R_NET product_exp_ff\[4\] 0.000e+00
*DRIVER product_exp_ff_reg_4_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC lt_107:A_4 0.000e+00
*RC sub_87_2:A_4 0.000e+00
*RC sub_87:A_4 0.000e+00
*END

*R_NET product_exp_ff\[3\] 0.000e+00
*DRIVER product_exp_ff_reg_3_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC lt_107:A_3 0.000e+00
*RC sub_87_2:A_3 0.000e+00
*RC sub_87:A_3 0.000e+00
*END

*R_NET product_exp_ff\[2\] 0.000e+00
*DRIVER product_exp_ff_reg_2_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC lt_107:A_2 0.000e+00
*RC sub_87_2:A_2 0.000e+00
*RC sub_87:A_2 0.000e+00
*END

*R_NET product_exp_ff\[1\] 0.000e+00
*DRIVER product_exp_ff_reg_1_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC lt_107:A_1 0.000e+00
*RC sub_87_2:A_1 0.000e+00
*RC sub_87:A_1 0.000e+00
*END

*R_NET product_exp_ff\[0\] 0.000e+00
*DRIVER product_exp_ff_reg_0_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC lt_107:A_0 0.000e+00
*RC sub_87_2:A_0 0.000e+00
*RC sub_87:A_0 0.000e+00
*END

*R_NET product_mat_ff\[47\] 0.000e+00
*DRIVER product_mat_ff_reg_47_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC B_3:A 0.000e+00
*RC I_5:A 0.000e+00
*RC B_1:A 0.000e+00
*END

*R_NET product_mat_ff\[46\] 0.000e+00
*DRIVER product_mat_ff_reg_46_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA1_22 0.000e+00
*END

*R_NET product_mat_ff\[45\] 0.000e+00
*DRIVER product_mat_ff_reg_45_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_22 0.000e+00
*RC C302:DATA1_21 0.000e+00
*END

*R_NET product_mat_ff\[44\] 0.000e+00
*DRIVER product_mat_ff_reg_44_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_21 0.000e+00
*RC C302:DATA1_20 0.000e+00
*END

*R_NET product_mat_ff\[43\] 0.000e+00
*DRIVER product_mat_ff_reg_43_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_20 0.000e+00
*RC C302:DATA1_19 0.000e+00
*END

*R_NET product_mat_ff\[42\] 0.000e+00
*DRIVER product_mat_ff_reg_42_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_19 0.000e+00
*RC C302:DATA1_18 0.000e+00
*END

*R_NET product_mat_ff\[41\] 0.000e+00
*DRIVER product_mat_ff_reg_41_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_18 0.000e+00
*RC C302:DATA1_17 0.000e+00
*END

*R_NET product_mat_ff\[40\] 0.000e+00
*DRIVER product_mat_ff_reg_40_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_17 0.000e+00
*RC C302:DATA1_16 0.000e+00
*END

*R_NET product_mat_ff\[39\] 0.000e+00
*DRIVER product_mat_ff_reg_39_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_16 0.000e+00
*RC C302:DATA1_15 0.000e+00
*END

*R_NET product_mat_ff\[38\] 0.000e+00
*DRIVER product_mat_ff_reg_38_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_15 0.000e+00
*RC C302:DATA1_14 0.000e+00
*END

*R_NET product_mat_ff\[37\] 0.000e+00
*DRIVER product_mat_ff_reg_37_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_14 0.000e+00
*RC C302:DATA1_13 0.000e+00
*END

*R_NET product_mat_ff\[36\] 0.000e+00
*DRIVER product_mat_ff_reg_36_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_13 0.000e+00
*RC C302:DATA1_12 0.000e+00
*END

*R_NET product_mat_ff\[35\] 0.000e+00
*DRIVER product_mat_ff_reg_35_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_12 0.000e+00
*RC C302:DATA1_11 0.000e+00
*END

*R_NET product_mat_ff\[34\] 0.000e+00
*DRIVER product_mat_ff_reg_34_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_11 0.000e+00
*RC C302:DATA1_10 0.000e+00
*END

*R_NET product_mat_ff\[33\] 0.000e+00
*DRIVER product_mat_ff_reg_33_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_10 0.000e+00
*RC C302:DATA1_9 0.000e+00
*END

*R_NET product_mat_ff\[32\] 0.000e+00
*DRIVER product_mat_ff_reg_32_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_9 0.000e+00
*RC C302:DATA1_8 0.000e+00
*END

*R_NET product_mat_ff\[31\] 0.000e+00
*DRIVER product_mat_ff_reg_31_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_8 0.000e+00
*RC C302:DATA1_7 0.000e+00
*END

*R_NET product_mat_ff\[30\] 0.000e+00
*DRIVER product_mat_ff_reg_30_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_7 0.000e+00
*RC C302:DATA1_6 0.000e+00
*END

*R_NET product_mat_ff\[29\] 0.000e+00
*DRIVER product_mat_ff_reg_29_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_6 0.000e+00
*RC C302:DATA1_5 0.000e+00
*END

*R_NET product_mat_ff\[28\] 0.000e+00
*DRIVER product_mat_ff_reg_28_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_5 0.000e+00
*RC C302:DATA1_4 0.000e+00
*END

*R_NET product_mat_ff\[27\] 0.000e+00
*DRIVER product_mat_ff_reg_27_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_4 0.000e+00
*RC C302:DATA1_3 0.000e+00
*END

*R_NET product_mat_ff\[26\] 0.000e+00
*DRIVER product_mat_ff_reg_26_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_3 0.000e+00
*RC C302:DATA1_2 0.000e+00
*END

*R_NET product_mat_ff\[25\] 0.000e+00
*DRIVER product_mat_ff_reg_25_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_2 0.000e+00
*RC C302:DATA1_1 0.000e+00
*END

*R_NET product_mat_ff\[24\] 0.000e+00
*DRIVER product_mat_ff_reg_24_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_1 0.000e+00
*RC C302:DATA1_0 0.000e+00
*END

*R_NET product_mat_ff\[23\] 0.000e+00
*DRIVER product_mat_ff_reg_23_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:DATA2_0 0.000e+00
*END

*R_NET out_valid_stage_2 0.000e+00
*DRIVER out_valid_stage_2_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C306:DATA2_0 0.000e+00
*END

*R_NET N70 0.000e+00
*DRIVER C297:Z_0
*CELL \*SELECT_OP_2\.1_2\.1_1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_sig_ff_reg:next_state 0.000e+00
*END

*R_NET N71 0.000e+00
*DRIVER C298:Z_0
*CELL \*SELECT_OP_2\.9_2\.1_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_exp_ff_reg_0_:next_state 0.000e+00
*END

*R_NET N72 0.000e+00
*DRIVER C298:Z_1
*CELL \*SELECT_OP_2\.9_2\.1_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_exp_ff_reg_1_:next_state 0.000e+00
*END

*R_NET N73 0.000e+00
*DRIVER C298:Z_2
*CELL \*SELECT_OP_2\.9_2\.1_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_exp_ff_reg_2_:next_state 0.000e+00
*END

*R_NET N74 0.000e+00
*DRIVER C298:Z_3
*CELL \*SELECT_OP_2\.9_2\.1_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_exp_ff_reg_3_:next_state 0.000e+00
*END

*R_NET N75 0.000e+00
*DRIVER C298:Z_4
*CELL \*SELECT_OP_2\.9_2\.1_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_exp_ff_reg_4_:next_state 0.000e+00
*END

*R_NET N76 0.000e+00
*DRIVER C298:Z_5
*CELL \*SELECT_OP_2\.9_2\.1_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_exp_ff_reg_5_:next_state 0.000e+00
*END

*R_NET N77 0.000e+00
*DRIVER C298:Z_6
*CELL \*SELECT_OP_2\.9_2\.1_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_exp_ff_reg_6_:next_state 0.000e+00
*END

*R_NET N78 0.000e+00
*DRIVER C298:Z_7
*CELL \*SELECT_OP_2\.9_2\.1_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_exp_ff_reg_7_:next_state 0.000e+00
*END

*R_NET N79 0.000e+00
*DRIVER C298:Z_8
*CELL \*SELECT_OP_2\.9_2\.1_9
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_exp_ff_reg_8_:next_state 0.000e+00
*END

*R_NET N80 0.000e+00
*DRIVER C299:Z_0
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_23_:next_state 0.000e+00
*END

*R_NET N81 0.000e+00
*DRIVER C299:Z_1
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_24_:next_state 0.000e+00
*END

*R_NET N82 0.000e+00
*DRIVER C299:Z_2
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_25_:next_state 0.000e+00
*END

*R_NET N83 0.000e+00
*DRIVER C299:Z_3
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_26_:next_state 0.000e+00
*END

*R_NET N84 0.000e+00
*DRIVER C299:Z_4
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_27_:next_state 0.000e+00
*END

*R_NET N85 0.000e+00
*DRIVER C299:Z_5
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_28_:next_state 0.000e+00
*END

*R_NET N86 0.000e+00
*DRIVER C299:Z_6
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_29_:next_state 0.000e+00
*END

*R_NET N87 0.000e+00
*DRIVER C299:Z_7
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_30_:next_state 0.000e+00
*END

*R_NET N88 0.000e+00
*DRIVER C299:Z_8
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_31_:next_state 0.000e+00
*END

*R_NET N89 0.000e+00
*DRIVER C299:Z_9
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_32_:next_state 0.000e+00
*END

*R_NET N90 0.000e+00
*DRIVER C299:Z_10
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_33_:next_state 0.000e+00
*END

*R_NET N91 0.000e+00
*DRIVER C299:Z_11
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_34_:next_state 0.000e+00
*END

*R_NET N92 0.000e+00
*DRIVER C299:Z_12
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_35_:next_state 0.000e+00
*END

*R_NET N93 0.000e+00
*DRIVER C299:Z_13
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_36_:next_state 0.000e+00
*END

*R_NET N94 0.000e+00
*DRIVER C299:Z_14
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_37_:next_state 0.000e+00
*END

*R_NET N95 0.000e+00
*DRIVER C299:Z_15
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_38_:next_state 0.000e+00
*END

*R_NET N96 0.000e+00
*DRIVER C299:Z_16
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_39_:next_state 0.000e+00
*END

*R_NET N97 0.000e+00
*DRIVER C299:Z_17
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_40_:next_state 0.000e+00
*END

*R_NET N98 0.000e+00
*DRIVER C299:Z_18
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_41_:next_state 0.000e+00
*END

*R_NET N99 0.000e+00
*DRIVER C299:Z_19
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_42_:next_state 0.000e+00
*END

*R_NET N100 0.000e+00
*DRIVER C299:Z_20
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_43_:next_state 0.000e+00
*END

*R_NET N101 0.000e+00
*DRIVER C299:Z_21
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_44_:next_state 0.000e+00
*END

*R_NET N102 0.000e+00
*DRIVER C299:Z_22
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_45_:next_state 0.000e+00
*END

*R_NET N103 0.000e+00
*DRIVER C299:Z_23
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_46_:next_state 0.000e+00
*END

*R_NET N104 0.000e+00
*DRIVER C299:Z_24
*CELL \*SELECT_OP_2\.25_2\.1_25
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC product_mat_ff_reg_47_:next_state 0.000e+00
*END

*R_NET N105 0.000e+00
*DRIVER C300:Z_0
*CELL \*SELECT_OP_2\.1_2\.1_1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC out_valid_stage_2_reg:next_state 0.000e+00
*END

*R_NET N106 0.000e+00
*DRIVER I_5:Z
*CELL GTECH_NOT
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C302:CONTROL2_0 0.000e+00
*RC B_4:A 0.000e+00
*RC C301:CONTROL2_0 0.000e+00
*END

*R_NET N107 0.000e+00
*DRIVER sub_87:Z_0
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_87:A_0 0.000e+00
*END

*R_NET N108 0.000e+00
*DRIVER sub_87:Z_1
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_87:A_1 0.000e+00
*END

*R_NET N109 0.000e+00
*DRIVER sub_87:Z_2
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_87:A_2 0.000e+00
*END

*R_NET N110 0.000e+00
*DRIVER sub_87:Z_3
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_87:A_3 0.000e+00
*END

*R_NET N111 0.000e+00
*DRIVER sub_87:Z_4
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_87:A_4 0.000e+00
*END

*R_NET N112 0.000e+00
*DRIVER sub_87:Z_5
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_87:A_5 0.000e+00
*END

*R_NET N113 0.000e+00
*DRIVER sub_87:Z_6
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_87:A_6 0.000e+00
*END

*R_NET N114 0.000e+00
*DRIVER sub_87:Z_7
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC add_87:A_7 0.000e+00
*END

*R_NET N115 0.000e+00
*DRIVER add_87:Z_0
*CELL \*ADD_UNS_OP_8_1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA1_0 0.000e+00
*END

*R_NET N116 0.000e+00
*DRIVER add_87:Z_1
*CELL \*ADD_UNS_OP_8_1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA1_1 0.000e+00
*END

*R_NET N117 0.000e+00
*DRIVER add_87:Z_2
*CELL \*ADD_UNS_OP_8_1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA1_2 0.000e+00
*END

*R_NET N118 0.000e+00
*DRIVER add_87:Z_3
*CELL \*ADD_UNS_OP_8_1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA1_3 0.000e+00
*END

*R_NET N119 0.000e+00
*DRIVER add_87:Z_4
*CELL \*ADD_UNS_OP_8_1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA1_4 0.000e+00
*END

*R_NET N120 0.000e+00
*DRIVER add_87:Z_5
*CELL \*ADD_UNS_OP_8_1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA1_5 0.000e+00
*END

*R_NET N121 0.000e+00
*DRIVER add_87:Z_6
*CELL \*ADD_UNS_OP_8_1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA1_6 0.000e+00
*END

*R_NET N122 0.000e+00
*DRIVER add_87:Z_7
*CELL \*ADD_UNS_OP_8_1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA1_7 0.000e+00
*END

*R_NET odata_exp\[7\] 0.000e+00
*DRIVER C301:Z_7
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C304:DATA2_7 0.000e+00
*END

*R_NET odata_exp\[6\] 0.000e+00
*DRIVER C301:Z_6
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C304:DATA2_6 0.000e+00
*END

*R_NET odata_exp\[5\] 0.000e+00
*DRIVER C301:Z_5
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C304:DATA2_5 0.000e+00
*END

*R_NET odata_exp\[4\] 0.000e+00
*DRIVER C301:Z_4
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C304:DATA2_4 0.000e+00
*END

*R_NET odata_exp\[3\] 0.000e+00
*DRIVER C301:Z_3
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C304:DATA2_3 0.000e+00
*END

*R_NET odata_exp\[2\] 0.000e+00
*DRIVER C301:Z_2
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C304:DATA2_2 0.000e+00
*END

*R_NET odata_exp\[1\] 0.000e+00
*DRIVER C301:Z_1
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C304:DATA2_1 0.000e+00
*END

*R_NET odata_exp\[0\] 0.000e+00
*DRIVER C301:Z_0
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C304:DATA2_0 0.000e+00
*END

*R_NET N123 0.000e+00
*DRIVER sub_87_2:Z_0
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA2_0 0.000e+00
*END

*R_NET N124 0.000e+00
*DRIVER sub_87_2:Z_1
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA2_1 0.000e+00
*END

*R_NET N125 0.000e+00
*DRIVER sub_87_2:Z_2
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA2_2 0.000e+00
*END

*R_NET N126 0.000e+00
*DRIVER sub_87_2:Z_3
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA2_3 0.000e+00
*END

*R_NET N127 0.000e+00
*DRIVER sub_87_2:Z_4
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA2_4 0.000e+00
*END

*R_NET N128 0.000e+00
*DRIVER sub_87_2:Z_5
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA2_5 0.000e+00
*END

*R_NET N129 0.000e+00
*DRIVER sub_87_2:Z_6
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA2_6 0.000e+00
*END

*R_NET N130 0.000e+00
*DRIVER sub_87_2:Z_7
*CELL \*SUB_UNS_OP_8_7_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C301:DATA2_7 0.000e+00
*END

*R_NET odata_mat\[22\] 0.000e+00
*DRIVER C302:Z_22
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_22 0.000e+00
*END

*R_NET odata_mat\[21\] 0.000e+00
*DRIVER C302:Z_21
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_21 0.000e+00
*END

*R_NET odata_mat\[20\] 0.000e+00
*DRIVER C302:Z_20
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_20 0.000e+00
*END

*R_NET odata_mat\[19\] 0.000e+00
*DRIVER C302:Z_19
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_19 0.000e+00
*END

*R_NET odata_mat\[18\] 0.000e+00
*DRIVER C302:Z_18
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_18 0.000e+00
*END

*R_NET odata_mat\[17\] 0.000e+00
*DRIVER C302:Z_17
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_17 0.000e+00
*END

*R_NET odata_mat\[16\] 0.000e+00
*DRIVER C302:Z_16
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_16 0.000e+00
*END

*R_NET odata_mat\[15\] 0.000e+00
*DRIVER C302:Z_15
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_15 0.000e+00
*END

*R_NET odata_mat\[14\] 0.000e+00
*DRIVER C302:Z_14
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_14 0.000e+00
*END

*R_NET odata_mat\[13\] 0.000e+00
*DRIVER C302:Z_13
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_13 0.000e+00
*END

*R_NET odata_mat\[12\] 0.000e+00
*DRIVER C302:Z_12
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_12 0.000e+00
*END

*R_NET odata_mat\[11\] 0.000e+00
*DRIVER C302:Z_11
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_11 0.000e+00
*END

*R_NET odata_mat\[10\] 0.000e+00
*DRIVER C302:Z_10
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_10 0.000e+00
*END

*R_NET odata_mat\[9\] 0.000e+00
*DRIVER C302:Z_9
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_9 0.000e+00
*END

*R_NET odata_mat\[8\] 0.000e+00
*DRIVER C302:Z_8
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_8 0.000e+00
*END

*R_NET odata_mat\[7\] 0.000e+00
*DRIVER C302:Z_7
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_7 0.000e+00
*END

*R_NET odata_mat\[6\] 0.000e+00
*DRIVER C302:Z_6
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_6 0.000e+00
*END

*R_NET odata_mat\[5\] 0.000e+00
*DRIVER C302:Z_5
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_5 0.000e+00
*END

*R_NET odata_mat\[4\] 0.000e+00
*DRIVER C302:Z_4
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_4 0.000e+00
*END

*R_NET odata_mat\[3\] 0.000e+00
*DRIVER C302:Z_3
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_3 0.000e+00
*END

*R_NET odata_mat\[2\] 0.000e+00
*DRIVER C302:Z_2
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_2 0.000e+00
*END

*R_NET odata_mat\[1\] 0.000e+00
*DRIVER C302:Z_1
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_1 0.000e+00
*END

*R_NET odata_mat\[0\] 0.000e+00
*DRIVER C302:Z_0
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C305:DATA2_0 0.000e+00
*END

*R_NET odata_sig_ff 0.000e+00
*DRIVER odata_sig_ff_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_31 0.000e+00
*END

*R_NET odata_exp_ff\[7\] 0.000e+00
*DRIVER odata_exp_ff_reg_7_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_30 0.000e+00
*END

*R_NET odata_exp_ff\[6\] 0.000e+00
*DRIVER odata_exp_ff_reg_6_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_29 0.000e+00
*END

*R_NET odata_exp_ff\[5\] 0.000e+00
*DRIVER odata_exp_ff_reg_5_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_28 0.000e+00
*END

*R_NET odata_exp_ff\[4\] 0.000e+00
*DRIVER odata_exp_ff_reg_4_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_27 0.000e+00
*END

*R_NET odata_exp_ff\[3\] 0.000e+00
*DRIVER odata_exp_ff_reg_3_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_26 0.000e+00
*END

*R_NET odata_exp_ff\[2\] 0.000e+00
*DRIVER odata_exp_ff_reg_2_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_25 0.000e+00
*END

*R_NET odata_exp_ff\[1\] 0.000e+00
*DRIVER odata_exp_ff_reg_1_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_24 0.000e+00
*END

*R_NET odata_exp_ff\[0\] 0.000e+00
*DRIVER odata_exp_ff_reg_0_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_23 0.000e+00
*END

*R_NET odata_mat_ff\[22\] 0.000e+00
*DRIVER odata_mat_ff_reg_22_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_22 0.000e+00
*END

*R_NET odata_mat_ff\[21\] 0.000e+00
*DRIVER odata_mat_ff_reg_21_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_21 0.000e+00
*END

*R_NET odata_mat_ff\[20\] 0.000e+00
*DRIVER odata_mat_ff_reg_20_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_20 0.000e+00
*END

*R_NET odata_mat_ff\[19\] 0.000e+00
*DRIVER odata_mat_ff_reg_19_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_19 0.000e+00
*END

*R_NET odata_mat_ff\[18\] 0.000e+00
*DRIVER odata_mat_ff_reg_18_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_18 0.000e+00
*END

*R_NET odata_mat_ff\[17\] 0.000e+00
*DRIVER odata_mat_ff_reg_17_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_17 0.000e+00
*END

*R_NET odata_mat_ff\[16\] 0.000e+00
*DRIVER odata_mat_ff_reg_16_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_16 0.000e+00
*END

*R_NET odata_mat_ff\[15\] 0.000e+00
*DRIVER odata_mat_ff_reg_15_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_15 0.000e+00
*END

*R_NET odata_mat_ff\[14\] 0.000e+00
*DRIVER odata_mat_ff_reg_14_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_14 0.000e+00
*END

*R_NET odata_mat_ff\[13\] 0.000e+00
*DRIVER odata_mat_ff_reg_13_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_13 0.000e+00
*END

*R_NET odata_mat_ff\[12\] 0.000e+00
*DRIVER odata_mat_ff_reg_12_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_12 0.000e+00
*END

*R_NET odata_mat_ff\[11\] 0.000e+00
*DRIVER odata_mat_ff_reg_11_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_11 0.000e+00
*END

*R_NET odata_mat_ff\[10\] 0.000e+00
*DRIVER odata_mat_ff_reg_10_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_10 0.000e+00
*END

*R_NET odata_mat_ff\[9\] 0.000e+00
*DRIVER odata_mat_ff_reg_9_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_9 0.000e+00
*END

*R_NET odata_mat_ff\[8\] 0.000e+00
*DRIVER odata_mat_ff_reg_8_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_8 0.000e+00
*END

*R_NET odata_mat_ff\[7\] 0.000e+00
*DRIVER odata_mat_ff_reg_7_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_7 0.000e+00
*END

*R_NET odata_mat_ff\[6\] 0.000e+00
*DRIVER odata_mat_ff_reg_6_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_6 0.000e+00
*END

*R_NET odata_mat_ff\[5\] 0.000e+00
*DRIVER odata_mat_ff_reg_5_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_5 0.000e+00
*END

*R_NET odata_mat_ff\[4\] 0.000e+00
*DRIVER odata_mat_ff_reg_4_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_4 0.000e+00
*END

*R_NET odata_mat_ff\[3\] 0.000e+00
*DRIVER odata_mat_ff_reg_3_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_3 0.000e+00
*END

*R_NET odata_mat_ff\[2\] 0.000e+00
*DRIVER odata_mat_ff_reg_2_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_2 0.000e+00
*END

*R_NET odata_mat_ff\[1\] 0.000e+00
*DRIVER odata_mat_ff_reg_1_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_1 0.000e+00
*END

*R_NET odata_mat_ff\[0\] 0.000e+00
*DRIVER odata_mat_ff_reg_0_:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:DATA4_0 0.000e+00
*END

*R_NET N131 0.000e+00
*DRIVER C303:Z_0
*CELL \*SELECT_OP_2\.1_2\.1_1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_sig_ff_reg:next_state 0.000e+00
*END

*R_NET N132 0.000e+00
*DRIVER C304:Z_0
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_exp_ff_reg_0_:next_state 0.000e+00
*END

*R_NET N133 0.000e+00
*DRIVER C304:Z_1
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_exp_ff_reg_1_:next_state 0.000e+00
*END

*R_NET N134 0.000e+00
*DRIVER C304:Z_2
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_exp_ff_reg_2_:next_state 0.000e+00
*END

*R_NET N135 0.000e+00
*DRIVER C304:Z_3
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_exp_ff_reg_3_:next_state 0.000e+00
*END

*R_NET N136 0.000e+00
*DRIVER C304:Z_4
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_exp_ff_reg_4_:next_state 0.000e+00
*END

*R_NET N137 0.000e+00
*DRIVER C304:Z_5
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_exp_ff_reg_5_:next_state 0.000e+00
*END

*R_NET N138 0.000e+00
*DRIVER C304:Z_6
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_exp_ff_reg_6_:next_state 0.000e+00
*END

*R_NET N139 0.000e+00
*DRIVER C304:Z_7
*CELL \*SELECT_OP_2\.8_2\.1_8
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_exp_ff_reg_7_:next_state 0.000e+00
*END

*R_NET N140 0.000e+00
*DRIVER C305:Z_0
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_0_:next_state 0.000e+00
*END

*R_NET N141 0.000e+00
*DRIVER C305:Z_1
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_1_:next_state 0.000e+00
*END

*R_NET N142 0.000e+00
*DRIVER C305:Z_2
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_2_:next_state 0.000e+00
*END

*R_NET N143 0.000e+00
*DRIVER C305:Z_3
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_3_:next_state 0.000e+00
*END

*R_NET N144 0.000e+00
*DRIVER C305:Z_4
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_4_:next_state 0.000e+00
*END

*R_NET N145 0.000e+00
*DRIVER C305:Z_5
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_5_:next_state 0.000e+00
*END

*R_NET N146 0.000e+00
*DRIVER C305:Z_6
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_6_:next_state 0.000e+00
*END

*R_NET N147 0.000e+00
*DRIVER C305:Z_7
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_7_:next_state 0.000e+00
*END

*R_NET N148 0.000e+00
*DRIVER C305:Z_8
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_8_:next_state 0.000e+00
*END

*R_NET N149 0.000e+00
*DRIVER C305:Z_9
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_9_:next_state 0.000e+00
*END

*R_NET N150 0.000e+00
*DRIVER C305:Z_10
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_10_:next_state 0.000e+00
*END

*R_NET N151 0.000e+00
*DRIVER C305:Z_11
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_11_:next_state 0.000e+00
*END

*R_NET N152 0.000e+00
*DRIVER C305:Z_12
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_12_:next_state 0.000e+00
*END

*R_NET N153 0.000e+00
*DRIVER C305:Z_13
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_13_:next_state 0.000e+00
*END

*R_NET N154 0.000e+00
*DRIVER C305:Z_14
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_14_:next_state 0.000e+00
*END

*R_NET N155 0.000e+00
*DRIVER C305:Z_15
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_15_:next_state 0.000e+00
*END

*R_NET N156 0.000e+00
*DRIVER C305:Z_16
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_16_:next_state 0.000e+00
*END

*R_NET N157 0.000e+00
*DRIVER C305:Z_17
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_17_:next_state 0.000e+00
*END

*R_NET N158 0.000e+00
*DRIVER C305:Z_18
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_18_:next_state 0.000e+00
*END

*R_NET N159 0.000e+00
*DRIVER C305:Z_19
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_19_:next_state 0.000e+00
*END

*R_NET N160 0.000e+00
*DRIVER C305:Z_20
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_20_:next_state 0.000e+00
*END

*R_NET N161 0.000e+00
*DRIVER C305:Z_21
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_21_:next_state 0.000e+00
*END

*R_NET N162 0.000e+00
*DRIVER C305:Z_22
*CELL \*SELECT_OP_2\.23_2\.1_23
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC odata_mat_ff_reg_22_:next_state 0.000e+00
*END

*R_NET N163 0.000e+00
*DRIVER C306:Z_0
*CELL \*SELECT_OP_2\.1_2\.1_1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC out_valid_stage_3_reg:next_state 0.000e+00
*END

*R_NET N164 0.000e+00
*DRIVER lt_107:Z_0
*CELL \*LT_UNS_OP_9_7_1
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC I_7:A 0.000e+00
*RC C326:B 0.000e+00
*RC B_2:A 0.000e+00
*END

*R_NET N165 0.000e+00
*DRIVER C326:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C327:B 0.000e+00
*END

*R_NET N166 0.000e+00
*DRIVER C327:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC I_6:A 0.000e+00
*END

*R_NET N167 0.000e+00
*DRIVER I_6:Z
*CELL GTECH_NOT
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:CONTROL4_0 0.000e+00
*END

*R_NET N168 0.000e+00
*DRIVER I_7:Z
*CELL GTECH_NOT
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C332:A 0.000e+00
*RC C330:B 0.000e+00
*END

*R_NET N169 0.000e+00
*DRIVER C330:Z
*CELL GTECH_AND2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:CONTROL2_0 0.000e+00
*END

*R_NET N170 0.000e+00
*DRIVER C332:Z
*CELL GTECH_AND2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C333:B 0.000e+00
*END

*R_NET N171 0.000e+00
*DRIVER C333:Z
*CELL GTECH_AND2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C307:CONTROL3_0 0.000e+00
*END

*R_NET N172 0.000e+00
*DRIVER C274:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C275:B 0.000e+00
*END

*R_NET N173 0.000e+00
*DRIVER C275:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C276:B 0.000e+00
*END

*R_NET N174 0.000e+00
*DRIVER C276:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C277:B 0.000e+00
*END

*R_NET N175 0.000e+00
*DRIVER C277:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C278:B 0.000e+00
*END

*R_NET N176 0.000e+00
*DRIVER C278:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C279:B 0.000e+00
*END

*R_NET N177 0.000e+00
*DRIVER C279:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C280:B 0.000e+00
*END

*R_NET N178 0.000e+00
*DRIVER C280:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC I_0:A 0.000e+00
*END

*R_NET N179 0.000e+00
*DRIVER I_0:Z
*CELL GTECH_NOT
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C333:A 0.000e+00
*RC C327:A 0.000e+00
*END

*R_NET N180 0.000e+00
*DRIVER C282:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C283:B 0.000e+00
*END

*R_NET N181 0.000e+00
*DRIVER C283:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C284:B 0.000e+00
*END

*R_NET N182 0.000e+00
*DRIVER C284:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C285:B 0.000e+00
*END

*R_NET N183 0.000e+00
*DRIVER C285:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C286:B 0.000e+00
*END

*R_NET N184 0.000e+00
*DRIVER C286:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C287:B 0.000e+00
*END

*R_NET N185 0.000e+00
*DRIVER C287:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C288:B 0.000e+00
*END

*R_NET N186 0.000e+00
*DRIVER C288:Z
*CELL GTECH_OR2
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C332:B 0.000e+00
*RC I_1:A 0.000e+00
*END

*R_NET N187 0.000e+00
*DRIVER I_1:Z
*CELL GTECH_NOT
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C330:A 0.000e+00
*RC C326:A 0.000e+00
*END

*R_NET N188 0.000e+00
*DRIVER I_3:Z
*CELL GTECH_NOT
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC C310:B 0.000e+00
*END
