{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614366804343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614366804343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 16:13:24 2021 " "Processing started: Fri Feb 26 16:13:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614366804343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614366804343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614366804343 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1614366804722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcount.v 1 1 " "Found 1 design units, including 1 entities, in source file upcount.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Found entity 1: upcount" {  } { { "upcount.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/upcount.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftlog.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftlog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftlog " "Found entity 1: Shiftlog" {  } { { "Shiftlog.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Shiftlog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setlessthan.v 1 1 " "Found 1 design units, including 1 entities, in source file setlessthan.v" { { "Info" "ISGN_ENTITY_NAME" "1 Setlessthan " "Found entity 1: Setlessthan" {  } { { "Setlessthan.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Setlessthan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regn " "Found entity 1: regn" {  } { { "regn.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/regn.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "orunit.v 1 1 " "Found 1 design units, including 1 entities, in source file orunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Orunit " "Found entity 1: Orunit" {  } { { "Orunit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Orunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804782 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I ControlUnit.v(8) " "Verilog HDL Declaration information at ControlUnit.v(8): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "ControlUnit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1614366804786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Addsub " "Found entity 1: Addsub" {  } { { "Addsub.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366804797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366804797 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614366804838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:count " "Elaborating entity \"Counter\" for hierarchy \"Counter:count\"" {  } { { "Processor.v" "count" { Text "C:/Users/eduar/Desktop/Git/Processor/Processor.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804840 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "Counter.v(17) " "Verilog HDL warning at Counter.v(17): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "Counter.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Counter.v" 17 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1614366804841 "|Processor|Counter:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:Mem " "Elaborating entity \"Memory\" for hierarchy \"Memory:Mem\"" {  } { { "Processor.v" "Mem" { Text "C:/Users/eduar/Desktop/Git/Processor/Processor.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804855 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.data_a 0 Memory.v(8) " "Net \"Mem.data_a\" at Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Memory.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1614366804855 "|Processor|Memory:Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.waddr_a 0 Memory.v(8) " "Net \"Mem.waddr_a\" at Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Memory.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1614366804855 "|Processor|Memory:Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Mem.we_a 0 Memory.v(8) " "Net \"Mem.we_a\" at Memory.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Memory.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Memory.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1614366804855 "|Processor|Memory:Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:Control " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:Control\"" {  } { { "Processor.v" "Control" { Text "C:/Users/eduar/Desktop/Git/Processor/Processor.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804856 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run ControlUnit.v(117) " "Verilog HDL Always Construct warning at ControlUnit.v(117): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ControlUnit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614366804858 "|Processor|ControlUnit:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Fin ControlUnit.v(100) " "Verilog HDL Always Construct warning at ControlUnit.v(100): inferring latch(es) for variable \"Fin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614366804858 "|Processor|ControlUnit:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Cin ControlUnit.v(100) " "Verilog HDL Always Construct warning at ControlUnit.v(100): inferring latch(es) for variable \"Cin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614366804859 "|Processor|ControlUnit:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Bin ControlUnit.v(100) " "Verilog HDL Always Construct warning at ControlUnit.v(100): inferring latch(es) for variable \"Bin\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614366804859 "|Processor|ControlUnit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Bin ControlUnit.v(100) " "Inferred latch for \"Bin\" at ControlUnit.v(100)" {  } { { "ControlUnit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614366804859 "|Processor|ControlUnit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin ControlUnit.v(100) " "Inferred latch for \"Cin\" at ControlUnit.v(100)" {  } { { "ControlUnit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614366804859 "|Processor|ControlUnit:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Fin ControlUnit.v(100) " "Inferred latch for \"Fin\" at ControlUnit.v(100)" {  } { { "ControlUnit.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614366804859 "|Processor|ControlUnit:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount ControlUnit:Control\|upcount:Tstrp " "Elaborating entity \"upcount\" for hierarchy \"ControlUnit:Control\|upcount:Tstrp\"" {  } { { "ControlUnit.v" "Tstrp" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn ControlUnit:Control\|regn:reg_IR " "Elaborating entity \"regn\" for hierarchy \"ControlUnit:Control\|regn:reg_IR\"" {  } { { "ControlUnit.v" "reg_IR" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn ControlUnit:Control\|regn:reg_A " "Elaborating entity \"regn\" for hierarchy \"ControlUnit:Control\|regn:reg_A\"" {  } { { "ControlUnit.v" "reg_A" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Addsub ControlUnit:Control\|Addsub:addSub " "Elaborating entity \"Addsub\" for hierarchy \"ControlUnit:Control\|Addsub:addSub\"" {  } { { "ControlUnit.v" "addSub" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Orunit ControlUnit:Control\|Orunit:Orunit " "Elaborating entity \"Orunit\" for hierarchy \"ControlUnit:Control\|Orunit:Orunit\"" {  } { { "ControlUnit.v" "Orunit" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Setlessthan ControlUnit:Control\|Setlessthan:Sltunit " "Elaborating entity \"Setlessthan\" for hierarchy \"ControlUnit:Control\|Setlessthan:Sltunit\"" {  } { { "ControlUnit.v" "Sltunit" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shiftlog ControlUnit:Control\|Shiftlog:Shiftunit " "Elaborating entity \"Shiftlog\" for hierarchy \"ControlUnit:Control\|Shiftlog:Shiftunit\"" {  } { { "ControlUnit.v" "Shiftunit" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer ControlUnit:Control\|Multiplexer:mux " "Elaborating entity \"Multiplexer\" for hierarchy \"ControlUnit:Control\|Multiplexer:mux\"" {  } { { "ControlUnit.v" "mux" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804887 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Multiplexer.v(10) " "Verilog HDL Case Statement information at Multiplexer.v(10): all case item expressions in this case statement are onehot" {  } { { "Multiplexer.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Multiplexer.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1614366804888 "|Processor|ControlUnit:Control|Multiplexer:mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 ControlUnit:Control\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"ControlUnit:Control\|dec3to8:decX\"" {  } { { "ControlUnit.v" "decX" { Text "C:/Users/eduar/Desktop/Git/Processor/ControlUnit.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366804889 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Memory:Mem\|Mem " "RAM logic \"Memory:Mem\|Mem\" is uninferred due to inappropriate RAM size" {  } { { "Memory.v" "Mem" { Text "C:/Users/eduar/Desktop/Git/Processor/Memory.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1614366805074 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1614366805074 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "ControlUnit:Control\|Addsub:addSub\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"ControlUnit:Control\|Addsub:addSub\|Add0\"" {  } { { "Addsub.v" "Add0" { Text "C:/Users/eduar/Desktop/Git/Processor/Addsub.v" 5 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614366805297 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1614366805297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:Control\|Addsub:addSub\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"ControlUnit:Control\|Addsub:addSub\|lpm_add_sub:Add0\"" {  } { { "Addsub.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Addsub.v" 5 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614366805336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:Control\|Addsub:addSub\|lpm_add_sub:Add0 " "Instantiated megafunction \"ControlUnit:Control\|Addsub:addSub\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366805336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366805336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366805336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614366805336 ""}  } { { "Addsub.v" "" { Text "C:/Users/eduar/Desktop/Git/Processor/Addsub.v" 5 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614366805336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ri " "Found entity 1: add_sub_9ri" {  } { { "db/add_sub_9ri.tdf" "" { Text "C:/Users/eduar/Desktop/Git/Processor/db/add_sub_9ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614366805393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614366805393 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/eduar/Desktop/Git/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/eduar/Desktop/Git/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614366806232 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614366806416 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614366806416 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "492 " "Implemented 492 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614366806502 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614366806502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "472 " "Implemented 472 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614366806502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614366806502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614366806536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 16:13:26 2021 " "Processing ended: Fri Feb 26 16:13:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614366806536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614366806536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614366806536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614366806536 ""}
