#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Wed Apr 13 12:35:55 2016
# Process ID: 6584
# Log file: C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper.rdi
# Journal file: C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Finished Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/U0'
Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0.xdc] for cell 'system_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0.xdc] for cell 'system_i/fifo_generator_0/U0'
Parsing XDC File [C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/constrs_1/new/constraints.xdc]
Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0_clocks.xdc] for cell 'system_i/fifo_generator_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0_clocks.xdc:53]
Finished Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_fifo_generator_0_0/system_fifo_generator_0_0/system_fifo_generator_0_0_clocks.xdc] for cell 'system_i/fifo_generator_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_auto_cc_5'. The XDC file c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_5_0/system_auto_cc_5_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_auto_cc_148'. The XDC file c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_148/system_auto_cc_148_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_auto_cc_150'. The XDC file c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_150/system_auto_cc_150_clocks.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'system_auto_cc_152'. The XDC file c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_152/system_auto_cc_152_clocks.xdc will not be read for any cell of this module.
Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_173/system_auto_cc_173_clocks.xdc] for cell 'system_i/axi_interconnect_0/m14_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m14_couplers/auto_cc/inst/m_axi_aclk]'. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_173/system_auto_cc_173_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_173/system_auto_cc_173_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_173/system_auto_cc_173_clocks.xdc:20]
Finished Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_173/system_auto_cc_173_clocks.xdc] for cell 'system_i/axi_interconnect_0/m14_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_174/system_auto_cc_174_clocks.xdc] for cell 'system_i/axi_interconnect_0/m16_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m16_couplers/auto_cc/inst/m_axi_aclk]'. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_174/system_auto_cc_174_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_174/system_auto_cc_174_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_174/system_auto_cc_174_clocks.xdc:20]
Finished Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_174/system_auto_cc_174_clocks.xdc] for cell 'system_i/axi_interconnect_0/m16_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_175/system_auto_cc_175_clocks.xdc] for cell 'system_i/axi_interconnect_0/m17_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m17_couplers/auto_cc/inst/m_axi_aclk]'. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_175/system_auto_cc_175_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_175/system_auto_cc_175_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_175/system_auto_cc_175_clocks.xdc:20]
Finished Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_175/system_auto_cc_175_clocks.xdc] for cell 'system_i/axi_interconnect_0/m17_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_176/system_auto_cc_176_clocks.xdc] for cell 'system_i/axi_interconnect_0/m19_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m19_couplers/auto_cc/inst/m_axi_aclk]'. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_176/system_auto_cc_176_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_176/system_auto_cc_176_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_176/system_auto_cc_176_clocks.xdc:20]
Finished Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_176/system_auto_cc_176_clocks.xdc] for cell 'system_i/axi_interconnect_0/m19_couplers/auto_cc/inst'
Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_177/system_auto_cc_177_clocks.xdc] for cell 'system_i/axi_interconnect_0/m21_couplers/auto_cc/inst'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins system_i/axi_interconnect_0/m21_couplers/auto_cc/inst/m_axi_aclk]'. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_177/system_auto_cc_177_clocks.xdc:17]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_177/system_auto_cc_177_clocks.xdc:17]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_177/system_auto_cc_177_clocks.xdc:20]
Finished Parsing XDC File [c:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.srcs/sources_1/bd/system/ip/system_auto_cc_177/system_auto_cc_177_clocks.xdc] for cell 'system_i/axi_interconnect_0/m21_couplers/auto_cc/inst'
Parsing XDC File [C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/.Xil/Vivado-6584-Ian-Penn/dcp/system_wrapper.xdc]
Finished Parsing XDC File [C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/.Xil/Vivado-6584-Ian-Penn/dcp/system_wrapper.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  RAM16X1D => RAM16X1D (RAMD32, RAMD32, GND): 10 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 120 instances

link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:53 . Memory (MB): peak = 978.453 ; gain = 789.906
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.850 . Memory (MB): peak = 983.523 ; gain = 3.961

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1da815c6a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 983.523 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 2289 cells.
Phase 2 Constant Propagation | Checksum: 1d7559a02

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 983.523 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 6171 unconnected nets.
INFO: [Opt 31-11] Eliminated 118 unconnected cells.
Phase 3 Sweep | Checksum: 1ff4e81d0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 983.523 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ff4e81d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 983.523 ; gain = 0.000
Implement Debug Cores | Checksum: 20177b888
Logic Optimization | Checksum: 20177b888

Starting Power Optimization Task

Starting PowerOpt TimerUpdates Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending PowerOpt TimerUpdates Task | Checksum: 1ff4e81d0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 986.480 ; gain = 2.957
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 43 BRAM(s) out of a total of 43 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 43 newly gated: 0 Total Ports: 86
Ending Power Optimization Task | Checksum: 1e14b372b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 1117.254 ; gain = 133.730
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 5 Warnings, 9 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1117.254 ; gain = 138.801
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.630 . Memory (MB): peak = 1117.254 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1117.254 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: d1202f30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: d1202f30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: d1202f30

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 15b6c526c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 15b6c526c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 15b6c526c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ac3e4dd4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 20475955c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 1.1.8.1 Place Init Design | Checksum: 27a44d014

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 1.1.8 Build Placer Netlist Model | Checksum: 27a44d014

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 27a44d014

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 27a44d014

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 1.1 Placer Initialization Core | Checksum: 27a44d014

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 27a44d014

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 20ac077c9

Time (s): cpu = 00:01:48 ; elapsed = 00:01:27 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 20ac077c9

Time (s): cpu = 00:01:48 ; elapsed = 00:01:27 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2fe28cac8

Time (s): cpu = 00:01:57 ; elapsed = 00:01:34 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2cbbe6cce

Time (s): cpu = 00:01:58 ; elapsed = 00:01:34 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 274cc28c3

Time (s): cpu = 00:02:00 ; elapsed = 00:01:36 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 185f62d7e

Time (s): cpu = 00:02:09 ; elapsed = 00:01:45 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 185f62d7e

Time (s): cpu = 00:02:11 ; elapsed = 00:01:46 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 185f62d7e

Time (s): cpu = 00:02:11 ; elapsed = 00:01:46 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 1508d69f5

Time (s): cpu = 00:02:11 ; elapsed = 00:01:47 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 137f50389

Time (s): cpu = 00:02:19 ; elapsed = 00:01:51 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 4.2 Post Placement Optimization | Checksum: 137f50389

Time (s): cpu = 00:02:19 ; elapsed = 00:01:52 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 137f50389

Time (s): cpu = 00:02:19 ; elapsed = 00:01:52 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 137f50389

Time (s): cpu = 00:02:19 ; elapsed = 00:01:52 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1d1c304ca

Time (s): cpu = 00:02:23 ; elapsed = 00:01:54 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1d1c304ca

Time (s): cpu = 00:02:24 ; elapsed = 00:01:55 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1d1c304ca

Time (s): cpu = 00:02:24 ; elapsed = 00:01:55 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=0.558  | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1d1c304ca

Time (s): cpu = 00:02:34 ; elapsed = 00:02:01 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 4.4 Placer Reporting | Checksum: 1d1c304ca

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1117.254 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 2171fc01b

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1117.254 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2171fc01b

Time (s): cpu = 00:02:35 ; elapsed = 00:02:02 . Memory (MB): peak = 1117.254 ; gain = 0.000
Ending Placer Task | Checksum: 15c7ebc08

Time (s): cpu = 00:00:00 ; elapsed = 00:02:02 . Memory (MB): peak = 1117.254 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 5 Warnings, 9 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:37 ; elapsed = 00:02:04 . Memory (MB): peak = 1117.254 ; gain = 0.000
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.510 . Memory (MB): peak = 1117.254 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1117.254 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1117.254 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 15c7ebc08

Time (s): cpu = 00:01:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1247.656 ; gain = 116.234
Phase 1 Build RT Design | Checksum: 115d62984

Time (s): cpu = 00:01:21 ; elapsed = 00:00:38 . Memory (MB): peak = 1247.656 ; gain = 116.234

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 115d62984

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1247.656 ; gain = 116.234

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 115d62984

Time (s): cpu = 00:01:22 ; elapsed = 00:00:38 . Memory (MB): peak = 1250.703 ; gain = 119.281

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: ff6cb349

Time (s): cpu = 00:01:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1268.199 ; gain = 136.777

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 100e7dd98

Time (s): cpu = 00:01:23 ; elapsed = 00:00:40 . Memory (MB): peak = 1268.199 ; gain = 136.777

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 100e7dd98

Time (s): cpu = 00:01:36 ; elapsed = 00:00:48 . Memory (MB): peak = 1276.766 ; gain = 145.344
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 100e7dd98

Time (s): cpu = 00:01:36 ; elapsed = 00:00:48 . Memory (MB): peak = 1276.766 ; gain = 145.344
Phase 2.5 Update Timing | Checksum: 100e7dd98

Time (s): cpu = 00:01:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1276.766 ; gain = 145.344
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.88   | TNS=0      | WHS=-0.332 | THS=-320   |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 100e7dd98

Time (s): cpu = 00:01:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1276.766 ; gain = 145.344
Phase 2 Router Initialization | Checksum: 100e7dd98

Time (s): cpu = 00:01:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1276.766 ; gain = 145.344

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 130c18b39

Time (s): cpu = 00:01:51 ; elapsed = 00:00:57 . Memory (MB): peak = 1282.379 ; gain = 150.957

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 1595
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: d7e8fdfe

Time (s): cpu = 00:02:04 ; elapsed = 00:01:05 . Memory (MB): peak = 1282.379 ; gain = 150.957

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: d7e8fdfe

Time (s): cpu = 00:02:10 ; elapsed = 00:01:09 . Memory (MB): peak = 1282.379 ; gain = 150.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.139  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 2f6743bc

Time (s): cpu = 00:02:11 ; elapsed = 00:01:09 . Memory (MB): peak = 1282.379 ; gain = 150.957
Phase 4.1 Global Iteration 0 | Checksum: 2f6743bc

Time (s): cpu = 00:02:11 ; elapsed = 00:01:09 . Memory (MB): peak = 1282.379 ; gain = 150.957

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 7db9cb76

Time (s): cpu = 00:02:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1282.379 ; gain = 150.957

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 7db9cb76

Time (s): cpu = 00:02:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1282.379 ; gain = 150.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.139  | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 7db9cb76

Time (s): cpu = 00:02:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1282.379 ; gain = 150.957
Phase 4.2 Global Iteration 1 | Checksum: 7db9cb76

Time (s): cpu = 00:02:12 ; elapsed = 00:01:10 . Memory (MB): peak = 1282.379 ; gain = 150.957
Phase 4 Rip-up And Reroute | Checksum: 7db9cb76

Time (s): cpu = 00:02:13 ; elapsed = 00:01:11 . Memory (MB): peak = 1282.379 ; gain = 150.957

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 7db9cb76

Time (s): cpu = 00:02:15 ; elapsed = 00:01:12 . Memory (MB): peak = 1282.379 ; gain = 150.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.153  | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 7db9cb76

Time (s): cpu = 00:02:15 ; elapsed = 00:01:12 . Memory (MB): peak = 1282.379 ; gain = 150.957

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 7db9cb76

Time (s): cpu = 00:02:18 ; elapsed = 00:01:14 . Memory (MB): peak = 1282.379 ; gain = 150.957
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.153  | TNS=0      | WHS=0.051  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: 7db9cb76

Time (s): cpu = 00:02:18 ; elapsed = 00:01:14 . Memory (MB): peak = 1282.379 ; gain = 150.957
Phase 6 Post Hold Fix | Checksum: 7db9cb76

Time (s): cpu = 00:02:18 ; elapsed = 00:01:14 . Memory (MB): peak = 1282.379 ; gain = 150.957

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.00797 %
  Global Horizontal Routing Utilization  = 6.05612 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 7db9cb76

Time (s): cpu = 00:02:18 ; elapsed = 00:01:14 . Memory (MB): peak = 1282.379 ; gain = 150.957

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 8353c008

Time (s): cpu = 00:02:22 ; elapsed = 00:01:18 . Memory (MB): peak = 1282.379 ; gain = 150.957

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.154  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 8353c008

Time (s): cpu = 00:02:36 ; elapsed = 00:01:26 . Memory (MB): peak = 1282.379 ; gain = 150.957
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 8353c008

Time (s): cpu = 00:00:00 ; elapsed = 00:01:26 . Memory (MB): peak = 1282.379 ; gain = 150.957

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:01:27 . Memory (MB): peak = 1282.379 ; gain = 150.957
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 5 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:41 ; elapsed = 00:01:31 . Memory (MB): peak = 1282.379 ; gain = 165.125
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Ian/Documents/GitHub/project_tubii_7020/project_tubii_7020.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.379 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:59 ; elapsed = 00:00:44 . Memory (MB): peak = 1282.379 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1282.379 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1282.379 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 12:42:12 2016...
