

================================================================
== Vivado HLS Report for 'DigitRec'
================================================================
* Date:           Mon May  7 01:22:44 2018

* Version:        2017.1 (Build 1846317 on Fri Jul 14 12:21:14 MDT 2017)
* Project:        DigitRec
* Solution:       solution_OCL_REGION_0
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.92|        1.08|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  12985921|  12985921|  12985922|  12985922|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |                       |            |  Latency  |  Interval | Pipeline |
        |        Instance       |   Module   | min | max | min | max |   Type   |
        +-----------------------+------------+-----+-----+-----+-----+----------+
        |grp_knn_vote_fu_272    |knn_vote    |   76|   76|   76|   76|   none   |
        |grp_update_knn_fu_277  |update_knn  |    3|    3|    4|    4| function |
        +-----------------------+------------+-----+-----+-----+-----+----------+

        * Loop: 
        +--------------+----------+----------+----------+-----------+-----------+-------+----------+
        |              |       Latency       | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+----------+----------+----------+-----------+-----------+-------+----------+
        |- L180        |  12985920|  12985920|     72144|          -|          -|    180|    no    |
        | + L180.1     |        30|        30|         1|          1|          1|     30|    yes   |
        | + L1800_L10  |     72010|     72010|        15|          4|          1|  18000|    yes   |
        +--------------+----------+----------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      1|        -|        -|    -|
|Expression       |        -|      -|      326|     1003|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        4|      -|     1337|     3297|    -|
|Memory           |        1|      -|        0|        0|    -|
|Multiplexer      |        -|      -|        -|      443|    -|
|Register         |        0|      -|      969|       64|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        5|      1|     2632|     4807|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+-----+------+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF |  LUT |
    +--------------------------+------------------------+---------+-------+-----+------+
    |DigitRec_control_s_axi_U  |DigitRec_control_s_axi  |        0|      0|  246|   424|
    |DigitRec_gmem_m_axi_U     |DigitRec_gmem_m_axi     |        4|      0|  566|   766|
    |grp_knn_vote_fu_272       |knn_vote                |        0|      0|  298|  1459|
    |grp_update_knn_fu_277     |update_knn              |        0|      0|  227|   648|
    +--------------------------+------------------------+---------+-------+-----+------+
    |Total                     |                        |        4|      0| 1337|  3297|
    +--------------------------+------------------------+---------+-------+-----+------+

    * DSP48: 
    +-------------------------------------------+----------------------------------------+--------------+
    |                  Instance                 |                 Module                 |  Expression  |
    +-------------------------------------------+----------------------------------------+--------------+
    |DigitRec_mac_muladd_4ns_12ns_11ns_15_1_U7  |DigitRec_mac_muladd_4ns_12ns_11ns_15_1  | i0 + i1 * i2 |
    +-------------------------------------------+----------------------------------------+--------------+

    * Memory: 
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |knn_set_V_U  |DigitRec_knn_set_V  |        1|  0|   0|    30|    6|     1|          180|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                    |        1|  0|   0|    30|    6|     1|          180|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+-----+-----+------------+------------+
    |           Variable Name           | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+-----+-----+------------+------------+
    |i_3_fu_364_p2                      |     +    |      0|    0|   15|           5|           1|
    |i_s_fu_401_p2                      |     +    |      0|    0|   18|          11|           1|
    |indvar_flatten_next_fu_381_p2      |     +    |      0|    0|   22|          15|           1|
    |j_1_fu_439_p2                      |     +    |      0|    0|   12|           4|           1|
    |k_2_fu_333_p2                      |     +    |      0|    0|   15|           8|           1|
    |results_V6_sum_fu_486_p2           |     +    |      0|    0|   69|          62|          62|
    |testing_data_V4_sum_fu_343_p2      |     +    |      0|    0|   69|          62|          62|
    |training_data_V2_sum_fu_424_p2     |     +    |      0|    0|   69|          62|          62|
    |tmp_6_fu_458_p2                    |     -    |      0|    0|   15|           7|           7|
    |ap_block_pp1_stage2_11001          |    and   |      0|    0|    9|           1|           1|
    |ap_block_pp1_stage3_11001          |    and   |      0|    0|    9|           1|           1|
    |ap_block_state16_io                |    and   |      0|    0|    9|           1|           1|
    |ap_block_state23_pp1_stage2_iter2  |    and   |      0|    0|    9|           1|           1|
    |ap_condition_615                   |    and   |      0|    0|    9|           1|           1|
    |tmp_62_fu_528_p2                   |    and   |      0|    0|   71|          64|          64|
    |exitcond6_fu_327_p2                |   icmp   |      0|    0|   11|           8|           8|
    |exitcond7_fu_358_p2                |   icmp   |      0|    0|   11|           5|           3|
    |exitcond_flatten_fu_375_p2         |   icmp   |      0|    0|   13|          15|          15|
    |exitcond_fu_387_p2                 |   icmp   |      0|    0|    9|           4|           4|
    |tmp_65_fu_543_p2                   |    or    |      0|    0|   71|          64|          64|
    |i1_cast4_mid2_v_fu_407_p3          |  select  |      0|    0|   11|           1|          11|
    |j_mid2_fu_393_p3                   |  select  |      0|    0|    4|           1|           1|
    |tmp_60_fu_516_p2                   |    shl   |      0|  163|  182|           4|          64|
    |tmp_64_fu_537_p2                   |    shl   |      0|  163|  182|          64|          64|
    |ap_enable_pp1                      |    xor   |      0|    0|    9|           1|           2|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|    0|    9|           1|           2|
    |tmp_61_fu_522_p2                   |    xor   |      0|    0|   71|          64|           2|
    +-----------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                              |          |      0|  326| 1003|         537|         507|
    +-----------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  149|         33|    1|         33|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3       |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_ARREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY   |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY    |    9|          2|    1|          2|
    |gmem_ARADDR                   |   21|          4|   64|        256|
    |gmem_blk_n_AR                 |    9|          2|    1|          2|
    |gmem_blk_n_AW                 |    9|          2|    1|          2|
    |gmem_blk_n_B                  |    9|          2|    1|          2|
    |gmem_blk_n_R                  |    9|          2|    1|          2|
    |gmem_blk_n_W                  |    9|          2|    1|          2|
    |i1_phi_fu_254_p4              |    9|          2|   11|         22|
    |i1_reg_250                    |    9|          2|   11|         22|
    |i_reg_228                     |    9|          2|    5|         10|
    |indvar_flatten_phi_fu_243_p4  |    9|          2|   15|         30|
    |indvar_flatten_reg_239        |    9|          2|   15|         30|
    |j_phi_fu_265_p4               |    9|          2|    4|          8|
    |j_reg_261                     |    9|          2|    4|          8|
    |k_reg_216                     |    9|          2|    8|         16|
    |knn_set_V_address0            |   21|          4|    5|         20|
    |knn_set_V_address1            |   15|          3|    5|         15|
    |knn_set_V_ce0                 |   21|          4|    1|          4|
    |knn_set_V_ce1                 |   15|          3|    1|          3|
    |knn_set_V_d0                  |   15|          3|    6|         18|
    |knn_set_V_we0                 |   15|          3|    1|          3|
    |knn_set_V_we1                 |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  443|         95|  168|        520|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  32|   0|   32|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                |   1|   0|    1|          0|
    |ap_reg_grp_knn_vote_fu_272_ap_start    |   1|   0|    1|          0|
    |ap_reg_grp_update_knn_fu_277_ap_start  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY             |   1|   0|    1|          0|
    |ap_rst_n_inv                           |   1|   0|    1|          0|
    |exitcond_flatten_reg_604               |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_675               |  64|   0|   64|          0|
    |gmem_addr_1_reg_668                    |  62|   0|   64|          2|
    |i1_cast4_mid2_v_reg_621                |  11|   0|   11|          0|
    |i1_reg_250                             |  11|   0|   11|          0|
    |i_reg_228                              |   5|   0|    5|          0|
    |indvar_flatten_next_reg_608            |  15|   0|   15|          0|
    |indvar_flatten_reg_239                 |  15|   0|   15|          0|
    |j_1_reg_643                            |   4|   0|    4|          0|
    |j_mid2_reg_613                         |   4|   0|    4|          0|
    |j_reg_261                              |   4|   0|    4|          0|
    |k_2_reg_575                            |   8|   0|    8|          0|
    |k_reg_216                              |   8|   0|    8|          0|
    |results_V6_sum_reg_658                 |  62|   0|   62|          0|
    |testing_data_V4_sum_reg_580            |  62|   0|   62|          0|
    |testing_instance_V_reg_591             |  64|   0|   64|          0|
    |tmp_47_cast_reg_557                    |  61|   0|   62|          1|
    |tmp_48_cast_reg_562                    |  61|   0|   62|          1|
    |tmp_49_cast_reg_567                    |  61|   0|   62|          1|
    |tmp_4_reg_627                          |  15|   0|   15|          0|
    |tmp_57_reg_663                         |   4|   0|    4|          0|
    |tmp_65_reg_680                         |  64|   0|   64|          0|
    |tmp_6_reg_653                          |   7|   0|    7|          0|
    |training_data_V2_sum_reg_632           |  62|   0|   62|          0|
    |training_instance_V_reg_648            |  64|   0|   64|          0|
    |exitcond_flatten_reg_604               |  64|  32|    1|          0|
    |j_mid2_reg_613                         |  64|  32|    4|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 969|  64|  851|          5|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |   DigitRec   | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |   DigitRec   | return value |
|interrupt              | out |    1| ap_ctrl_hs |   DigitRec   | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   64|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

