Classic Timing Analyzer report for full_adder_four_bit
Wed Apr 13 05:36:13 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 11.241 ns   ; A1   ; S3 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 11.241 ns       ; A1   ; S3 ;
; N/A   ; None              ; 11.143 ns       ; B1   ; S3 ;
; N/A   ; None              ; 10.770 ns       ; A1   ; C4 ;
; N/A   ; None              ; 10.672 ns       ; B1   ; C4 ;
; N/A   ; None              ; 10.571 ns       ; A3   ; S3 ;
; N/A   ; None              ; 10.530 ns       ; B0   ; S3 ;
; N/A   ; None              ; 10.485 ns       ; A1   ; S2 ;
; N/A   ; None              ; 10.390 ns       ; B1   ; S2 ;
; N/A   ; None              ; 10.375 ns       ; A0   ; S3 ;
; N/A   ; None              ; 10.100 ns       ; A3   ; C4 ;
; N/A   ; None              ; 10.059 ns       ; B0   ; C4 ;
; N/A   ; None              ; 10.056 ns       ; B2   ; S3 ;
; N/A   ; None              ; 10.035 ns       ; B3   ; S3 ;
; N/A   ; None              ; 9.910 ns        ; B2   ; S2 ;
; N/A   ; None              ; 9.904 ns        ; A0   ; C4 ;
; N/A   ; None              ; 9.774 ns        ; B0   ; S2 ;
; N/A   ; None              ; 9.648 ns        ; A2   ; S3 ;
; N/A   ; None              ; 9.565 ns        ; B3   ; C4 ;
; N/A   ; None              ; 9.523 ns        ; A0   ; S2 ;
; N/A   ; None              ; 9.520 ns        ; A2   ; S2 ;
; N/A   ; None              ; 9.424 ns        ; B2   ; C4 ;
; N/A   ; None              ; 9.176 ns        ; A2   ; C4 ;
; N/A   ; None              ; 9.026 ns        ; A1   ; S1 ;
; N/A   ; None              ; 8.874 ns        ; B1   ; S1 ;
; N/A   ; None              ; 8.784 ns        ; B0   ; S1 ;
; N/A   ; None              ; 8.500 ns        ; B0   ; S0 ;
; N/A   ; None              ; 8.353 ns        ; A0   ; S1 ;
; N/A   ; None              ; 8.069 ns        ; A0   ; S0 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Apr 13 05:36:13 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off full_adder_four_bit -c full_adder_four_bit --timing_analysis_only
Info: Longest tpd from source pin "A1" to destination pin "S3" is 11.241 ns
    Info: 1: + IC(0.000 ns) + CELL(0.809 ns) = 0.809 ns; Loc. = PIN_B12; Fanout = 3; PIN Node = 'A1'
    Info: 2: + IC(4.627 ns) + CELL(0.378 ns) = 5.814 ns; Loc. = LCCOMB_X22_Y1_N20; Fanout = 2; COMB Node = 'full_adder:inst1|inst4~0'
    Info: 3: + IC(0.260 ns) + CELL(0.366 ns) = 6.440 ns; Loc. = LCCOMB_X22_Y1_N28; Fanout = 1; COMB Node = 'full_adder:inst3|inst1'
    Info: 4: + IC(2.819 ns) + CELL(1.982 ns) = 11.241 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'S3'
    Info: Total cell delay = 3.535 ns ( 31.45 % )
    Info: Total interconnect delay = 7.706 ns ( 68.55 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Wed Apr 13 05:36:13 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


