

================================================================
== Vitis HLS Report for 'operator_2_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Tue Feb  8 15:34:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.975 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |        3|        3|         1|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.97>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 4 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%agg_result_num2_6 = alloca i32 1"   --->   Operation 5 'alloca' 'agg_result_num2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%agg_result_num16_6 = alloca i32 1"   --->   Operation 6 'alloca' 'agg_result_num16_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%agg_result_num_6 = alloca i32 1"   --->   Operation 7 'alloca' 'agg_result_num_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%num_res_2_01_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_2_01_reload"   --->   Operation 8 'read' 'num_res_2_01_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%num_res_1_02_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %num_res_1_02_reload"   --->   Operation 9 'read' 'num_res_1_02_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %n"   --->   Operation 10 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i_5"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3Ban22sum_infinitesimal_realEPff.exit"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i2 %i_5" [../src/ban.cpp:21]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.44ns)   --->   "%icmp_ln21 = icmp_eq  i2 %i, i2 3" [../src/ban.cpp:21]   --->   Operation 15 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.54ns)   --->   "%add_ln21 = add i2 %i, i2 1" [../src/ban.cpp:21]   --->   Operation 17 'add' 'add_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split7, void %_ZN3BanC2EiPKf.57.exit.loopexit.exitStub" [../src/ban.cpp:21]   --->   Operation 18 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [../src/ban.cpp:21]   --->   Operation 19 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.47ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %n_read, i32 %num_res_1_02_reload_read, i32 %num_res_2_01_reload_read, i2 %i" [../src/ban.cpp:22]   --->   Operation 20 'mux' 'tmp_s' <Predicate = (!icmp_ln21)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.58ns)   --->   "%switch_ln22 = switch i2 %i, void %branch218, i2 0, void %.split7..split715_crit_edge, i2 1, void %.split7..split715_crit_edge4" [../src/ban.cpp:22]   --->   Operation 21 'switch' 'switch_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_s, i32 %agg_result_num16_6" [../src/ban.cpp:22]   --->   Operation 22 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i == 1)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split715" [../src/ban.cpp:22]   --->   Operation 23 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i == 1)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_s, i32 %agg_result_num_6" [../src/ban.cpp:22]   --->   Operation 24 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i == 0)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split715" [../src/ban.cpp:22]   --->   Operation 25 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i == 0)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln22 = store i32 %tmp_s, i32 %agg_result_num2_6" [../src/ban.cpp:22]   --->   Operation 26 'store' 'store_ln22' <Predicate = (!icmp_ln21 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln22 = br void %.split715" [../src/ban.cpp:22]   --->   Operation 27 'br' 'br_ln22' <Predicate = (!icmp_ln21 & i != 0 & i != 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %add_ln21, i2 %i_5" [../src/ban.cpp:21]   --->   Operation 28 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK3Ban22sum_infinitesimal_realEPff.exit"   --->   Operation 29 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%agg_result_num2_6_load = load i32 %agg_result_num2_6"   --->   Operation 30 'load' 'agg_result_num2_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%agg_result_num16_6_load = load i32 %agg_result_num16_6"   --->   Operation 31 'load' 'agg_result_num16_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%agg_result_num_6_load = load i32 %agg_result_num_6"   --->   Operation 32 'load' 'agg_result_num_6_load' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num_6_out, i32 %agg_result_num_6_load"   --->   Operation 33 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num16_6_out, i32 %agg_result_num16_6_load"   --->   Operation 34 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %agg_result_num2_6_out, i32 %agg_result_num2_6_load"   --->   Operation 35 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 36 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.975ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i', ../src/ban.cpp:21) on local variable 'i' [17]  (0 ns)
	'add' operation ('add_ln21', ../src/ban.cpp:21) [21]  (0.548 ns)
	'store' operation ('store_ln21', ../src/ban.cpp:21) of variable 'add_ln21', ../src/ban.cpp:21 on local variable 'i' [37]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
