-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
-- Date        : Sat Jul 24 19:20:01 2021
-- Host        : ad2039 running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ad2039/G00StereoCamera/SCAM/SCAM.srcs/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsystem_0_0/bd_0/ip/ip_1/bd_bf15_rx_0_sim_netlist.vhdl
-- Design      : bd_bf15_rx_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of bd_bf15_rx_0_xpm_cdc_async_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_bf15_rx_0_xpm_cdc_async_rst : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_bf15_rx_0_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of bd_bf15_rx_0_xpm_cdc_async_rst : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_xpm_cdc_async_rst : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of bd_bf15_rx_0_xpm_cdc_async_rst : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of bd_bf15_rx_0_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_bf15_rx_0_xpm_cdc_async_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_bf15_rx_0_xpm_cdc_async_rst : entity is "ASYNC_RST";
end bd_bf15_rx_0_xpm_cdc_async_rst;

architecture STRUCTURE of bd_bf15_rx_0_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__10\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__10\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__10\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__11\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__11\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__11\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__5\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__5\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__5\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__6\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__6\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__6\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__7\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__7\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__7\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__8\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__8\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__8\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__9\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ : entity is "1'b1";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__9\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__9\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => '0',
      PRE => src_arst,
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => arststages_ff(0),
      PRE => src_arst,
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__1\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__2\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "xpm_cdc_async_rst";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ : entity is "ASYNC_RST";
end \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0__3\ is
  signal arststages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(1);
\arststages_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_bf15_rx_0_xpm_cdc_gray : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_bf15_rx_0_xpm_cdc_gray : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_xpm_cdc_gray : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_bf15_rx_0_xpm_cdc_gray : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_bf15_rx_0_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of bd_bf15_rx_0_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_bf15_rx_0_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_bf15_rx_0_xpm_cdc_gray : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_bf15_rx_0_xpm_cdc_gray : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_bf15_rx_0_xpm_cdc_gray : entity is "GRAY";
end bd_bf15_rx_0_xpm_cdc_gray;

architecture STRUCTURE of bd_bf15_rx_0_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(1),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_gray__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_gray__2\ : entity is "GRAY";
end \bd_bf15_rx_0_xpm_cdc_gray__2\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_gray__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(1),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_gray__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_gray__3\ : entity is "GRAY";
end \bd_bf15_rx_0_xpm_cdc_gray__3\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_gray__3\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(1),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_gray__4\ : entity is "GRAY";
end \bd_bf15_rx_0_xpm_cdc_gray__4\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal binval : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal gray_enc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
begin
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_out_bin_ff[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(1),
      I2 => \dest_graysync_ff[1]\(0),
      I3 => \dest_graysync_ff[1]\(3),
      I4 => \dest_graysync_ff[1]\(2),
      O => binval(0)
    );
\dest_out_bin_ff[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(3),
      I1 => \dest_graysync_ff[1]\(4),
      I2 => \dest_graysync_ff[1]\(1),
      I3 => \dest_graysync_ff[1]\(2),
      O => binval(1)
    );
\dest_out_bin_ff[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(2),
      I2 => \dest_graysync_ff[1]\(3),
      O => binval(2)
    );
\dest_out_bin_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[1]\(4),
      I1 => \dest_graysync_ff[1]\(3),
      O => binval(3)
    );
\dest_out_bin_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(0),
      Q => dest_out_bin(0),
      R => '0'
    );
\dest_out_bin_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(1),
      Q => dest_out_bin(1),
      R => '0'
    );
\dest_out_bin_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(2),
      Q => dest_out_bin(2),
      R => '0'
    );
\dest_out_bin_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => binval(3),
      Q => dest_out_bin(3),
      R => '0'
    );
\dest_out_bin_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => dest_out_bin(4),
      R => '0'
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(0),
      I1 => src_in_bin(1),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(2),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(3),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(4),
      O => gray_enc(3)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(4),
      Q => async_path(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_bf15_rx_0_xpm_cdc_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_bf15_rx_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_bf15_rx_0_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of bd_bf15_rx_0_xpm_cdc_single : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_bf15_rx_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_bf15_rx_0_xpm_cdc_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_bf15_rx_0_xpm_cdc_single : entity is "SINGLE";
end bd_bf15_rx_0_xpm_cdc_single;

architecture STRUCTURE of bd_bf15_rx_0_xpm_cdc_single is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__100\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__100\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__100\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__100\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__100\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__100\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__100\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__100\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__101\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__101\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__101\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__101\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__101\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__101\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__101\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__101\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__102\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__102\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__102\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__102\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__102\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__102\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__102\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__102\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__103\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__103\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__103\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__103\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__103\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__103\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__103\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__103\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__103\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__103\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__103\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__104\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__104\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__104\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__104\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__104\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__104\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__104\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__104\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__104\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__104\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__104\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__105\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__105\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__105\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__105\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__105\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__105\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__105\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__105\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__105\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__105\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__105\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__106\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__106\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__106\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__106\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__106\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__106\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__106\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__106\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__106\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__106\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__106\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__107\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__107\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__107\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__107\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__107\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__107\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__107\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__107\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__107\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__107\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__107\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__108\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__108\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__108\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__108\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__108\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__108\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__108\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__108\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__108\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__108\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__108\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__109\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__109\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__109\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__109\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__109\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__109\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__109\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__109\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__109\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__109\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__109\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__110\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__110\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__110\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__110\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__110\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__110\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__110\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__110\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__110\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__110\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__110\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__27\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__27\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__27\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__27\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__27\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__27\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__27\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__27\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__28\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__28\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__28\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__28\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__28\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__28\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__28\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__28\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__29\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__29\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__29\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__29\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__29\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__29\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__29\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__29\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__30\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__30\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__30\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__30\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__30\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__30\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__30\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__30\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__31\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__31\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__31\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__31\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__31\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__31\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__31\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__31\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__32\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__32\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__32\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__32\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__32\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__32\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__32\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__32\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__33\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__33\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__33\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__33\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__33\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__33\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__33\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__33\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__34\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__34\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__34\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__34\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__34\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__34\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__34\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__34\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__35\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__35\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__35\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__35\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__35\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__35\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__35\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__35\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__36\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__36\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__36\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__36\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__36\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__36\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__36\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__36\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__37\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__37\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__37\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__37\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__37\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__37\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__37\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__37\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__38\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__38\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__38\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__38\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__38\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__38\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__38\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__38\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__39\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__39\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__39\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__39\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__39\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__39\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__39\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__39\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__40\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__40\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__40\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__40\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__40\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__40\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__40\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__40\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__41\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__41\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__41\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__41\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__41\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__41\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__41\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__41\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__42\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__42\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__42\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__42\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__42\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__42\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__42\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__42\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__43\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__43\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__43\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__43\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__43\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__43\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__43\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__43\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__44\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__44\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__44\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__44\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__44\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__44\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__44\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__44\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__45\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__45\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__45\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__45\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__45\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__45\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__45\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__45\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__46\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__46\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__46\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__46\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__46\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__46\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__46\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__46\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__47\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__47\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__47\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__47\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__47\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__47\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__47\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__47\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__48\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__48\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__48\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__48\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__48\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__48\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__48\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__48\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__49\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__49\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__49\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__49\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__49\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__49\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__49\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__49\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__50\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__50\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__50\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__50\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__50\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__50\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__50\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__50\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__51\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__51\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__51\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__51\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__51\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__51\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__51\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__51\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__52\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__52\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__52\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__52\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__52\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__52\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__52\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__52\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__53\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__53\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__53\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__53\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__53\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__53\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__53\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__53\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__54\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__54\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__54\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__54\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__54\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__54\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__54\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__54\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__55\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__55\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__55\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__55\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__55\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__55\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__55\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__55\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__56\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__56\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__56\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__56\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__56\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__56\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__56\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__56\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__57\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__57\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__57\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__57\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__57\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__57\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__57\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__57\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__58\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__58\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__58\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__58\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__58\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__58\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__58\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__58\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__59\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__59\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__59\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__59\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__59\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__59\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__59\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__59\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__60\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__60\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__60\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__60\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__60\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__60\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__60\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__60\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__61\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__61\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__61\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__61\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__61\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__61\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__61\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__61\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__62\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__62\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__62\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__62\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__62\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__62\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__62\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__62\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__63\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__63\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__63\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__63\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__63\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__63\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__63\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__63\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__64\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__64\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__64\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__64\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__64\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__64\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__64\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__64\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__65\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__65\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__65\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__65\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__65\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__65\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__65\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__65\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__66\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__66\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__66\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__66\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__66\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__66\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__66\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__66\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__67\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__67\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__67\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__67\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__67\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__67\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__67\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__67\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__68\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__68\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__68\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__68\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__68\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__68\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__68\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__68\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__69\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__69\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__69\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__69\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__69\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__69\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__69\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__69\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__70\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__70\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__70\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__70\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__70\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__70\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__70\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__70\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__71\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__71\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__71\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__71\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__71\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__71\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__71\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__71\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__72\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__72\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__72\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__72\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__72\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__72\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__72\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__72\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__73\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__73\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__73\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__73\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__73\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__73\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__73\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__73\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__74\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__74\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__74\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__74\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__74\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__74\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__74\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__74\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__75\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__75\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__75\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__75\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__75\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__75\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__75\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__75\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__76\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__76\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__76\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__76\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__76\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__76\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__76\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__76\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__77\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__77\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__77\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__77\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__77\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__77\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__77\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__77\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__78\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__78\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__78\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__78\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__78\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__78\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__78\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__78\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__79\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__79\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__79\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__79\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__79\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__79\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__79\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__79\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__80\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__80\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__80\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__80\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__80\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__80\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__80\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__80\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__81\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__81\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__81\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__81\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__81\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__81\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__81\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__81\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__82\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__82\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__82\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__82\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__82\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__82\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__82\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__82\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__83\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__83\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__83\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__83\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__83\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__83\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__83\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__83\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__84\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__84\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__84\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__84\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__84\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__84\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__84\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__84\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__85\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__85\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__85\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__85\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__85\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__85\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__85\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__85\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__86\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__86\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__86\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__86\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__86\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__86\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__86\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__86\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__87\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__87\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__87\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__87\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__87\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__87\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__87\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__87\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__88\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__88\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__88\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__88\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__88\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__88\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__88\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__88\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__89\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__89\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__89\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__89\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__89\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__89\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__89\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__89\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__90\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__90\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__90\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__90\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__90\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__90\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__90\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__90\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__91\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__91\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__91\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__91\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__91\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__91\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__91\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__91\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__92\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__92\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__92\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__92\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__92\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__92\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__92\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__92\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__93\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__93\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__93\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__93\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__93\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__93\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__93\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__93\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__94\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__94\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__94\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__94\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__94\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__94\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__94\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__94\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__95\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__95\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__95\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__95\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__95\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__95\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__95\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__95\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__96\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__96\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__96\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__96\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__96\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__96\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__96\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__96\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__97\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__97\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__97\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__97\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__97\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__97\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__97\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__97\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__98\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__98\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__98\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__98\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__98\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__98\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__98\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__98\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__99\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__99\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__99\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__99\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__99\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__99\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__99\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__99\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized0\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_in,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ : entity is "SINGLE";
end \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\ is
  signal src_ff : STD_LOGIC;
  signal syncstages_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(1);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => src_ff,
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => src_ff,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_blk_mem_gen_prim_wrapper is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end bd_bf15_rx_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of bd_bf15_rx_0_blk_mem_gen_prim_wrapper is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => din(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 1) => B"000",
      DINPADINP(0) => din(8),
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7 downto 0) => dout(7 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => dout(8),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_126\ : STD_LOGIC;
  signal \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 3) => \gc0.count_d1_reg[11]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => clk,
      CLKBWRCLK => clk,
      DBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 5) => B"000000000000000000000000000",
      DINADIN(4 downto 0) => din(4 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTADOUT_UNCONNECTED\(31 downto 0),
      DOUTBDOUT(31 downto 8) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTBDOUT_UNCONNECTED\(31 downto 8),
      DOUTBDOUT(7) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_124\,
      DOUTBDOUT(6) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_125\,
      DOUTBDOUT(5) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_126\,
      DOUTBDOUT(4 downto 0) => dout(4 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 1) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOUTPBDOUTP_UNCONNECTED\(3 downto 1),
      DOUTPBDOUTP(0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_n_147\,
      ECCPARITY(7 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '0',
      ENARDEN => mem_wen_reg,
      ENBWREN => tmp_ram_rd_en,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp_ram_regout_en,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => srst_full_ff_i,
      SBITERR => \NLW_DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3 downto 1) => B"000",
      WEA(0) => mem_wen_reg,
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_bram_fifo_rstlogic is
  port (
    wr_rst_reg_reg_0 : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_bram_fifo_rstlogic : entity is "bram_fifo_rstlogic";
end bd_bf15_rx_0_bram_fifo_rstlogic;

architecture STRUCTURE of bd_bf15_rx_0_bram_fifo_rstlogic is
  signal d_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of d_asreg : signal is "true";
  signal rd_rst_reg : STD_LOGIC;
  attribute async_reg of rd_rst_reg : signal is "true";
  signal rdrst_q1 : STD_LOGIC;
  attribute async_reg of rdrst_q1 : signal is "true";
  signal rdrst_q2 : STD_LOGIC;
  attribute async_reg of rdrst_q2 : signal is "true";
  signal rdrst_q3 : STD_LOGIC;
  attribute async_reg of rdrst_q3 : signal is "true";
  signal rst_d1 : STD_LOGIC;
  attribute async_reg of rst_d1 : signal is "true";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  signal wr_rst_reg_i_1_n_0 : STD_LOGIC;
  signal \^wr_rst_reg_reg_0\ : STD_LOGIC;
  signal wrrst_q1 : STD_LOGIC;
  attribute async_reg of wrrst_q1 : signal is "true";
  signal wrrst_q2 : STD_LOGIC;
  attribute async_reg of wrrst_q2 : signal is "true";
  signal wrrst_q3 : STD_LOGIC;
  attribute async_reg of wrrst_q3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_d1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_d2_reg : label is std.standard.true;
  attribute KEEP of rst_d2_reg : label is "yes";
begin
  wr_rst_reg_reg_0 <= \^wr_rst_reg_reg_0\;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => srst_full_ff_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => d_asreg
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rd_rst_reg
    );
i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q1
    );
i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q2
    );
i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => wrrst_q3
    );
i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q1
    );
i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q2
    );
i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => rdrst_q3
    );
rst_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => srst,
      Q => rst_d1,
      R => '0'
    );
rst_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
wr_rst_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => srst,
      I1 => \^wr_rst_reg_reg_0\,
      O => wr_rst_reg_i_1_n_0
    );
wr_rst_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => wr_rst_reg_i_1_n_0,
      Q => \^wr_rst_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_compare__parameterized1\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_compare__parameterized1\ : entity is "compare";
end \bd_bf15_rx_0_compare__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_compare__parameterized1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_compare__parameterized1_3\ is
  port (
    comp1 : out STD_LOGIC;
    ram_full_fb_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_compare__parameterized1_3\ : entity is "compare";
end \bd_bf15_rx_0_compare__parameterized1_3\;

architecture STRUCTURE of \bd_bf15_rx_0_compare__parameterized1_3\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \^comp1\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
  comp1 <= \^comp1\;
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \^comp1\,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg_0(5 downto 0)
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => \^comp1\,
      I1 => wr_en,
      I2 => comp0,
      I3 => p_7_out,
      I4 => \out\,
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_compare__parameterized1_4\ is
  port (
    \gaf.gaf0.ram_afull_i_reg\ : out STD_LOGIC;
    v1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    almost_full : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_compare__parameterized1_4\ : entity is "compare";
end \bd_bf15_rx_0_compare__parameterized1_4\;

architecture STRUCTURE of \bd_bf15_rx_0_compare__parameterized1_4\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gaf.gaf0.ram_afull_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30FFFFFF00200020"
    )
        port map (
      I0 => p_0_in,
      I1 => \out\,
      I2 => wr_en,
      I3 => p_7_out,
      I4 => comp1,
      I5 => almost_full,
      O => \gaf.gaf0.ram_afull_i_reg\
    );
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => p_0_in,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg_1(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_compare__parameterized1_5\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[0]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[2]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[4]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[10]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_compare__parameterized1_5\ : entity is "compare";
end \bd_bf15_rx_0_compare__parameterized1_5\;

architecture STRUCTURE of \bd_bf15_rx_0_compare__parameterized1_5\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp0,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5) => \gcc0.gc1.gsym.count_d2_reg[10]\,
      S(4) => \gcc0.gc1.gsym.count_d2_reg[8]\,
      S(3) => \gcc0.gc1.gsym.count_d2_reg[6]\,
      S(2) => \gcc0.gc1.gsym.count_d2_reg[4]\,
      S(1) => \gcc0.gc1.gsym.count_d2_reg[2]\,
      S(0) => \gcc0.gc1.gsym.count_d2_reg[0]\
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFCCC4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => E(0),
      I3 => comp1,
      I4 => wr_en,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_compare__parameterized1_6\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_compare__parameterized1_6\ : entity is "compare";
end \bd_bf15_rx_0_compare__parameterized1_6\;

architecture STRUCTURE of \bd_bf15_rx_0_compare__parameterized1_6\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "(CARRY4)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4_CARRY8\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4_CARRY8\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(7 downto 6),
      CO(5) => comp1,
      CO(4) => carrynet_4,
      CO(3) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_CO_UNCONNECTED\(3),
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      DI(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => \NLW_gmux.gm[0].gm1.m1_CARRY4_CARRY8_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => v1_reg(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_dmem is
  port (
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_dmem : entity is "dmem";
end bd_bf15_rx_0_dmem;

architecture STRUCTURE of bd_bf15_rx_0_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => \goreg_dm.dout_i_reg[11]\(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => \goreg_dm.dout_i_reg[11]\(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => \goreg_dm.dout_i_reg[11]\(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => \goreg_dm.dout_i_reg[11]\(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => \goreg_dm.dout_i_reg[11]\(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => \goreg_dm.dout_i_reg[11]\(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => \goreg_dm.dout_i_reg[11]\(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => \goreg_dm.dout_i_reg[11]\(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => \goreg_dm.dout_i_reg[11]\(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => \goreg_dm.dout_i_reg[11]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => \goreg_dm.dout_i_reg[11]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_dmem_16 is
  port (
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_dmem_16 : entity is "dmem";
end bd_bf15_rx_0_dmem_16;

architecture STRUCTURE of bd_bf15_rx_0_dmem_16 is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => \goreg_dm.dout_i_reg[11]\(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => \goreg_dm.dout_i_reg[11]\(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => \goreg_dm.dout_i_reg[11]\(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => \goreg_dm.dout_i_reg[11]\(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => \goreg_dm.dout_i_reg[11]\(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => \goreg_dm.dout_i_reg[11]\(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => \goreg_dm.dout_i_reg[11]\(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => \goreg_dm.dout_i_reg[11]\(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => \goreg_dm.dout_i_reg[11]\(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => \goreg_dm.dout_i_reg[11]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => \goreg_dm.dout_i_reg[11]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_dmem_25 is
  port (
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_dmem_25 : entity is "dmem";
end bd_bf15_rx_0_dmem_25;

architecture STRUCTURE of bd_bf15_rx_0_dmem_25 is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => \goreg_dm.dout_i_reg[11]\(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => \goreg_dm.dout_i_reg[11]\(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => \goreg_dm.dout_i_reg[11]\(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => \goreg_dm.dout_i_reg[11]\(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => \goreg_dm.dout_i_reg[11]\(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => \goreg_dm.dout_i_reg[11]\(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => \goreg_dm.dout_i_reg[11]\(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => \goreg_dm.dout_i_reg[11]\(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => \goreg_dm.dout_i_reg[11]\(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => \goreg_dm.dout_i_reg[11]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => \goreg_dm.dout_i_reg[11]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_dmem_34 is
  port (
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_dmem_34 : entity is "dmem";
end bd_bf15_rx_0_dmem_34;

architecture STRUCTURE of bd_bf15_rx_0_dmem_34 is
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRE(4) => '0',
      ADDRE(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRF(4) => '0',
      ADDRF(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRG(4) => '0',
      ADDRG(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRH(4) => '0',
      ADDRH(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => clk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => \goreg_dm.dout_i_reg[11]\(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => \goreg_dm.dout_i_reg[11]\(11)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => \goreg_dm.dout_i_reg[11]\(1)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => \goreg_dm.dout_i_reg[11]\(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => \goreg_dm.dout_i_reg[11]\(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => \goreg_dm.dout_i_reg[11]\(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => \goreg_dm.dout_i_reg[11]\(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => \goreg_dm.dout_i_reg[11]\(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => \goreg_dm.dout_i_reg[11]\(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => \goreg_dm.dout_i_reg[11]\(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => \goreg_dm.dout_i_reg[11]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_dmem__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_dmem__parameterized0\ : entity is "dmem";
end \bd_bf15_rx_0_dmem__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_dmem__parameterized0\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_31_12_17: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(29 downto 28),
      DIB(1 downto 0) => din(31 downto 30),
      DIC(1 downto 0) => din(33 downto 32),
      DID(1 downto 0) => din(35 downto 34),
      DIE(1 downto 0) => din(37 downto 36),
      DIF(1 downto 0) => din(39 downto 38),
      DIG(1 downto 0) => din(41 downto 40),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(29 downto 28),
      DOB(1 downto 0) => p_0_out(31 downto 30),
      DOC(1 downto 0) => p_0_out(33 downto 32),
      DOD(1 downto 0) => p_0_out(35 downto 34),
      DOE(1 downto 0) => p_0_out(37 downto 36),
      DOF(1 downto 0) => p_0_out(39 downto 38),
      DOG(1 downto 0) => p_0_out(41 downto 40),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_12_17_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => din(25 downto 24),
      DIG(1 downto 0) => din(27 downto 26),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1 downto 0) => p_0_out(25 downto 24),
      DOG(1 downto 0) => p_0_out(27 downto 26),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => dout(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => dout(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => dout(11)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(12),
      Q => dout(12)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(13),
      Q => dout(13)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(14),
      Q => dout(14)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(15),
      Q => dout(15)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(16),
      Q => dout(16)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(17),
      Q => dout(17)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(18),
      Q => dout(18)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(19),
      Q => dout(19)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => dout(1)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(20),
      Q => dout(20)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(21),
      Q => dout(21)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(22),
      Q => dout(22)
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(23),
      Q => dout(23)
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(24),
      Q => dout(24)
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(25),
      Q => dout(25)
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(26),
      Q => dout(26)
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(27),
      Q => dout(27)
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(28),
      Q => dout(28)
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(29),
      Q => dout(29)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => dout(2)
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(30),
      Q => dout(30)
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(31),
      Q => dout(31)
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(32),
      Q => dout(32)
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(33),
      Q => dout(33)
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(34),
      Q => dout(34)
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(35),
      Q => dout(35)
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(36),
      Q => dout(36)
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(37),
      Q => dout(37)
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(38),
      Q => dout(38)
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(39),
      Q => dout(39)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => dout(3)
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(40),
      Q => dout(40)
    );
\gpr1.dout_i_reg[41]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(41),
      Q => dout(41)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => dout(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => dout(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => dout(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => dout(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => dout(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_dmem__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_dmem__parameterized1\ : entity is "dmem";
end \bd_bf15_rx_0_dmem__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_dmem__parameterized1\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOF_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOG_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_31_6_11 : label is "";
begin
RAM_reg_0_31_0_5: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => count_d2(4 downto 0),
      DIA(1 downto 0) => din(1 downto 0),
      DIB(1 downto 0) => din(3 downto 2),
      DIC(1 downto 0) => din(5 downto 4),
      DID(1 downto 0) => din(7 downto 6),
      DIE(1 downto 0) => din(9 downto 8),
      DIF(1 downto 0) => din(11 downto 10),
      DIG(1 downto 0) => din(13 downto 12),
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => p_0_out(7 downto 6),
      DOE(1 downto 0) => p_0_out(9 downto 8),
      DOF(1 downto 0) => p_0_out(11 downto 10),
      DOG(1 downto 0) => p_0_out(13 downto 12),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_0_5_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
RAM_reg_0_31_6_11: unisim.vcomponents.RAM32M16
     port map (
      ADDRA(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRB(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRC(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRD(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRE(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRF(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRG(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      ADDRH(4 downto 0) => count_d2(4 downto 0),
      DIA(1 downto 0) => din(15 downto 14),
      DIB(1 downto 0) => din(17 downto 16),
      DIC(1 downto 0) => din(19 downto 18),
      DID(1 downto 0) => din(21 downto 20),
      DIE(1 downto 0) => din(23 downto 22),
      DIF(1 downto 0) => B"00",
      DIG(1 downto 0) => B"00",
      DIH(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(15 downto 14),
      DOB(1 downto 0) => p_0_out(17 downto 16),
      DOC(1 downto 0) => p_0_out(19 downto 18),
      DOD(1 downto 0) => p_0_out(21 downto 20),
      DOE(1 downto 0) => p_0_out(23 downto 22),
      DOF(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOF_UNCONNECTED(1 downto 0),
      DOG(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOG_UNCONNECTED(1 downto 0),
      DOH(1 downto 0) => NLW_RAM_reg_0_31_6_11_DOH_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => EN
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(0),
      Q => dout(0)
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(10),
      Q => dout(10)
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(11),
      Q => dout(11)
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(12),
      Q => dout(12)
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(13),
      Q => dout(13)
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(14),
      Q => dout(14)
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(15),
      Q => dout(15)
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(16),
      Q => dout(16)
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(17),
      Q => dout(17)
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(18),
      Q => dout(18)
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(19),
      Q => dout(19)
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(1),
      Q => dout(1)
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(20),
      Q => dout(20)
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(21),
      Q => dout(21)
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(22),
      Q => dout(22)
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(23),
      Q => dout(23)
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(2),
      Q => dout(2)
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(3),
      Q => dout(3)
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(4),
      Q => dout(4)
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(5),
      Q => dout(5)
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(6),
      Q => dout(6)
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(7),
      Q => dout(7)
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(8),
      Q => dout(8)
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_0_out(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_control is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pkt_valid : out STD_LOGIC;
    \errframedata_d1_reg[0]_0\ : out STD_LOGIC;
    \errframedata_d1_reg[1]_0\ : out STD_LOGIC;
    \errframedata_d1_reg[2]_0\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 9 downto 0 );
    crc_rst : out STD_LOGIC;
    lp_wc0 : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    src_ff_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ERR_FRAME_DATA[1].errframedata_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_start : out STD_LOGIC;
    crc_partial0 : out STD_LOGIC;
    data_wip : out STD_LOGIC;
    \LINE_BUF_WR_64.str_fwd_reg\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    fsm_wip_reg_reg : out STD_LOGIC;
    crc_en : out STD_LOGIC;
    phecc_start_d1_reg : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty : in STD_LOGIC;
    p_63_out : in STD_LOGIC;
    p_61_out : in STD_LOGIC;
    p_59_out : in STD_LOGIC;
    p_57_out : in STD_LOGIC;
    p_75_out : in STD_LOGIC;
    p_74_out : in STD_LOGIC;
    p_73_out : in STD_LOGIC;
    p_72_out : in STD_LOGIC;
    \diwc_corrected_reg[4]\ : in STD_LOGIC;
    crc_done : in STD_LOGIC;
    phecc_done : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_men_r2c : in STD_LOGIC;
    err_sot_sync : in STD_LOGIC;
    diwc_valid_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wc_gt_pload : in STD_LOGIC;
    data_done : in STD_LOGIC;
    nxt_state0 : in STD_LOGIC;
    pkt_rdvld_reg_0 : in STD_LOGIC;
    nxt_state1114_out : in STD_LOGIC;
    nxt_state1 : in STD_LOGIC;
    \phecc_status_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cur_state_reg[2]_0\ : in STD_LOGIC;
    phecc_start : in STD_LOGIC;
    rstn_i : in STD_LOGIC;
    fsfe_errframesync : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reg_ppi_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    crcdone_reg : in STD_LOGIC;
    crcdone_reg_0 : in STD_LOGIC;
    data_wip_reg_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_wip_reg : in STD_LOGIC;
    \LINE_BUF_WR_64.str_fwd_reg_0\ : in STD_LOGIC;
    fsm_wip_reg : in STD_LOGIC;
    diwc_valid_reg_0 : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_valid_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_valid : in STD_LOGIC;
    phecc_done_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_control : entity is "mipi_csi2_rx_ctrl_v1_0_6_control";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_control;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_control is
  signal \^err_frame_data[1].errframedata_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg_n_0_[0]\ : STD_LOGIC;
  signal \FE_DETECT[0].fe_detect_reg_n_0_[0]\ : STD_LOGIC;
  signal \FE_DETECT[1].fe_detect_reg_n_0_[1]\ : STD_LOGIC;
  signal \FE_DETECT[2].fe_detect_reg_n_0_[2]\ : STD_LOGIC;
  signal \FE_DETECT[3].fe_detect_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[2]_i_2_n_0\ : STD_LOGIC;
  signal crc_rst0 : STD_LOGIC;
  signal cur_lp_vc : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cur_state : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of cur_state : signal is "yes";
  signal cur_state_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal data_wip_reg_i_10_n_0 : STD_LOGIC;
  signal data_wip_reg_i_11_n_0 : STD_LOGIC;
  signal data_wip_reg_i_2_n_0 : STD_LOGIC;
  signal data_wip_reg_i_4_n_0 : STD_LOGIC;
  signal data_wip_reg_i_8_n_0 : STD_LOGIC;
  signal \^errframedata_d1_reg[0]_0\ : STD_LOGIC;
  signal \^errframedata_d1_reg[1]_0\ : STD_LOGIC;
  signal \^errframedata_d1_reg[2]_0\ : STD_LOGIC;
  signal latest_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nxt_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal \^p_0_in\ : STD_LOGIC;
  signal p_0_in82_in : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_19_out : STD_LOGIC;
  signal p_1_in12_in : STD_LOGIC;
  signal p_1_in14_in : STD_LOGIC;
  signal p_1_in17_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_21_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_34_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal pkt_fifo_empty_reg : STD_LOGIC;
  signal pkt_fifo_i_2_n_0 : STD_LOGIC;
  signal pkt_fifo_i_3_n_0 : STD_LOGIC;
  signal pkt_fifo_ren_reg : STD_LOGIC;
  signal pkt_rdvld0 : STD_LOGIC;
  signal \^pkt_valid\ : STD_LOGIC;
  signal prv_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \prv_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \prv_state[1]_i_1_n_0\ : STD_LOGIC;
  signal reg_ecc_status_i : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^src_ff_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[1].errframedata[1]_i_2\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[2].errframedata[2]_i_2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ERR_FRAME_DATA[3].errframedata[3]_i_2\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[0]\ : label is "iSTATE:000,iSTATE0:001,iSTATE1:011,iSTATE2:010,iSTATE3:100";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_cur_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[1]\ : label is "iSTATE:000,iSTATE0:001,iSTATE1:011,iSTATE2:010,iSTATE3:100";
  attribute KEEP of \FSM_sequential_cur_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cur_state_reg[2]\ : label is "iSTATE:000,iSTATE0:001,iSTATE1:011,iSTATE2:010,iSTATE3:100";
  attribute KEEP of \FSM_sequential_cur_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \HSC2R_CDC[4].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.str_fwd_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of pkt_fifo_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of pkt_rdvld_i_1 : label is "soft_lutpair22";
begin
  \ERR_FRAME_DATA[1].errframedata_reg[1]_0\(0) <= \^err_frame_data[1].errframedata_reg[1]_0\(0);
  \errframedata_d1_reg[0]_0\ <= \^errframedata_d1_reg[0]_0\;
  \errframedata_d1_reg[1]_0\ <= \^errframedata_d1_reg[1]_0\;
  \errframedata_d1_reg[2]_0\ <= \^errframedata_d1_reg[2]_0\;
  \out\(1 downto 0) <= \^out\(1 downto 0);
  p_0_in <= \^p_0_in\;
  pkt_valid <= \^pkt_valid\;
  src_ff_reg(3 downto 0) <= \^src_ff_reg\(3 downto 0);
\ERR_FRAME_DATA[0].errframedata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF202020"
    )
        port map (
      I0 => crcdone_reg,
      I1 => cur_lp_vc(0),
      I2 => crcdone_reg_0,
      I3 => rstn_i,
      I4 => \^errframedata_d1_reg[0]_0\,
      I5 => \FE_DETECT[0].fe_detect_reg_n_0_[0]\,
      O => p_11_out
    );
\ERR_FRAME_DATA[0].errframedata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_11_out,
      Q => \^errframedata_d1_reg[0]_0\,
      R => '0'
    );
\ERR_FRAME_DATA[1].errframedata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => crcdone_reg,
      I1 => p_34_in,
      I2 => \FE_DETECT[1].fe_detect_reg_n_0_[1]\,
      I3 => \^errframedata_d1_reg[1]_0\,
      I4 => rstn_i,
      O => p_8_out
    );
\ERR_FRAME_DATA[1].errframedata[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^errframedata_d1_reg[1]_0\,
      I1 => cur_lp_vc(0),
      I2 => \^err_frame_data[1].errframedata_reg[1]_0\(0),
      I3 => crc_done,
      O => p_34_in
    );
\ERR_FRAME_DATA[1].errframedata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_8_out,
      Q => \^errframedata_d1_reg[1]_0\,
      R => '0'
    );
\ERR_FRAME_DATA[2].errframedata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => crcdone_reg,
      I1 => p_21_in,
      I2 => \FE_DETECT[2].fe_detect_reg_n_0_[2]\,
      I3 => \^errframedata_d1_reg[2]_0\,
      I4 => rstn_i,
      O => p_5_out
    );
\ERR_FRAME_DATA[2].errframedata[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => cur_lp_vc(0),
      I1 => \^errframedata_d1_reg[2]_0\,
      I2 => crc_done,
      I3 => \^err_frame_data[1].errframedata_reg[1]_0\(0),
      O => p_21_in
    );
\ERR_FRAME_DATA[2].errframedata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_5_out,
      Q => \^errframedata_d1_reg[2]_0\,
      R => '0'
    );
\ERR_FRAME_DATA[3].errframedata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080808"
    )
        port map (
      I0 => crcdone_reg,
      I1 => p_8_in,
      I2 => \FE_DETECT[3].fe_detect_reg_n_0_[3]\,
      I3 => \^p_0_in\,
      I4 => rstn_i,
      O => p_2_out
    );
\ERR_FRAME_DATA[3].errframedata[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => cur_lp_vc(0),
      I2 => crc_done,
      I3 => \^err_frame_data[1].errframedata_reg[1]_0\(0),
      O => p_8_in
    );
\ERR_FRAME_DATA[3].errframedata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_2_out,
      Q => \^p_0_in\,
      R => '0'
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEFE"
    )
        port map (
      I0 => \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg_n_0_[0]\,
      I1 => fsfe_errframesync(0),
      I2 => reg_ppi_status(0),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      O => p_21_out
    );
\ERR_FRAME_SYNC_ALL[0].errframesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_21_out,
      Q => reg_status(1),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => p_1_in17_in,
      I1 => fsfe_errframesync(1),
      I2 => reg_ppi_status(0),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      O => p_19_out
    );
\ERR_FRAME_SYNC_ALL[1].errframesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_19_out,
      Q => reg_status(3),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEFEEE"
    )
        port map (
      I0 => p_1_in14_in,
      I1 => fsfe_errframesync(2),
      I2 => reg_ppi_status(0),
      I3 => latest_vc(1),
      I4 => latest_vc(0),
      O => p_16_out
    );
\ERR_FRAME_SYNC_ALL[2].errframesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_16_out,
      Q => reg_status(5),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => p_1_in12_in,
      I1 => fsfe_errframesync(3),
      I2 => reg_ppi_status(0),
      I3 => latest_vc(0),
      I4 => latest_vc(1),
      O => p_13_out
    );
\ERR_FRAME_SYNC_ALL[3].errframesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_13_out,
      Q => reg_status(7),
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_75_out,
      Q => \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync_reg_n_0_[0]\,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_74_out,
      Q => p_1_in17_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_73_out,
      Q => p_1_in14_in,
      R => SR(0)
    );
\ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_72_out,
      Q => p_1_in12_in,
      R => SR(0)
    );
\FE_DETECT[0].fe_detect_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_63_out,
      Q => \FE_DETECT[0].fe_detect_reg_n_0_[0]\,
      R => SR(0)
    );
\FE_DETECT[1].fe_detect_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_61_out,
      Q => \FE_DETECT[1].fe_detect_reg_n_0_[1]\,
      R => SR(0)
    );
\FE_DETECT[2].fe_detect_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_59_out,
      Q => \FE_DETECT[2].fe_detect_reg_n_0_[2]\,
      R => SR(0)
    );
\FE_DETECT[3].fe_detect_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_57_out,
      Q => \FE_DETECT[3].fe_detect_reg_n_0_[3]\,
      R => SR(0)
    );
\FSM_sequential_cur_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00045504"
    )
        port map (
      I0 => \^out\(1),
      I1 => nxt_state0,
      I2 => \^out\(0),
      I3 => cur_state(0),
      I4 => pkt_rdvld_reg_0,
      O => \FSM_sequential_cur_state[0]_i_1_n_0\
    );
\FSM_sequential_cur_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000FD"
    )
        port map (
      I0 => nxt_state1114_out,
      I1 => \^out\(0),
      I2 => nxt_state1,
      I3 => \^out\(1),
      I4 => \FSM_sequential_cur_state[1]_i_4_n_0\,
      O => \FSM_sequential_cur_state[1]_i_1_n_0\
    );
\FSM_sequential_cur_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAA00CFFFCFFF"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => \phecc_status_reg[2]\(0),
      I2 => phecc_done,
      I3 => cur_state(0),
      I4 => data_done,
      I5 => \^out\(0),
      O => \FSM_sequential_cur_state[1]_i_4_n_0\
    );
\FSM_sequential_cur_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3000B8003033B800"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => cur_state(0),
      I2 => \FSM_sequential_cur_state_reg[2]_0\,
      I3 => \^out\(0),
      I4 => \^out\(1),
      I5 => crc_done,
      O => \FSM_sequential_cur_state[2]_i_2_n_0\
    );
\FSM_sequential_cur_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[0]_i_1_n_0\,
      Q => cur_state(0),
      R => \syncstages_ff_reg[1]\(0)
    );
\FSM_sequential_cur_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[1]_i_1_n_0\,
      Q => \^out\(0),
      R => \syncstages_ff_reg[1]\(0)
    );
\FSM_sequential_cur_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FSM_sequential_cur_state[2]_i_2_n_0\,
      Q => \^out\(1),
      R => \syncstages_ff_reg[1]\(0)
    );
\HSC2R_CDC[0].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg\(0),
      I1 => \^errframedata_d1_reg[0]_0\,
      O => reg_status(0)
    );
\HSC2R_CDC[2].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg\(1),
      I1 => \^errframedata_d1_reg[1]_0\,
      O => reg_status(2)
    );
\HSC2R_CDC[4].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg\(2),
      I1 => \^errframedata_d1_reg[2]_0\,
      O => reg_status(4)
    );
\HSC2R_CDC[6].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^src_ff_reg\(3),
      I1 => \^p_0_in\,
      O => reg_status(6)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => \LINE_BUF_WR_64.str_fwd_reg_0\,
      O => E(0)
    );
\LINE_BUF_WR_64.str_fwd_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => data_wip_reg,
      O => \LINE_BUF_WR_64.str_fwd_reg\
    );
c_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888A888888"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => data_wip_reg_reg,
      I2 => nxt_state(0),
      I3 => p_0_in82_in,
      I4 => nxt_state(1),
      I5 => data_wip_reg_i_2_n_0,
      O => crc_en
    );
crc_partial_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAA00000000"
    )
        port map (
      I0 => data_wip_reg_reg,
      I1 => nxt_state(0),
      I2 => p_0_in82_in,
      I3 => nxt_state(1),
      I4 => data_wip_reg_i_2_n_0,
      I5 => D(0),
      O => crc_partial0
    );
crc_partial_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => cur_state(0),
      I1 => \^out\(1),
      I2 => \^out\(0),
      O => p_0_in82_in
    );
crc_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => prv_state(0),
      I1 => prv_state(1),
      I2 => prv_state(2),
      I3 => \^out\(1),
      I4 => \^out\(0),
      I5 => cur_state(0),
      O => crc_rst0
    );
crc_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_rst0,
      Q => crc_rst,
      R => SR(0)
    );
crc_start_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => nxt_state(0),
      I1 => nxt_state(1),
      I2 => data_wip_reg_i_2_n_0,
      I3 => \^out\(1),
      I4 => \^out\(0),
      O => crc_start
    );
\cur_lp_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_reg_1(0),
      D => Q(2),
      Q => cur_lp_vc(0),
      R => SR(0)
    );
\cur_lp_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_reg_1(0),
      D => Q(3),
      Q => \^err_frame_data[1].errframedata_reg[1]_0\(0),
      R => SR(0)
    );
data_wip_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00004000"
    )
        port map (
      I0 => data_wip_reg_i_2_n_0,
      I1 => nxt_state(1),
      I2 => cur_state(0),
      I3 => data_wip_reg_i_4_n_0,
      I4 => nxt_state(0),
      I5 => data_wip_reg_reg,
      O => data_wip
    );
data_wip_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888B8B8B888"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => cur_state(0),
      I2 => data_done,
      I3 => Q(1),
      I4 => Q(0),
      I5 => wc_gt_pload,
      O => data_wip_reg_i_10_n_0
    );
data_wip_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444474444444"
    )
        port map (
      I0 => phecc_done,
      I1 => cur_state(0),
      I2 => dout(0),
      I3 => \^pkt_valid\,
      I4 => core_men_r2c,
      I5 => err_sot_sync,
      O => data_wip_reg_i_11_n_0
    );
data_wip_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008C8"
    )
        port map (
      I0 => diwc_valid_reg_0,
      I1 => cur_state(0),
      I2 => \^out\(0),
      I3 => \^pkt_valid\,
      I4 => \^out\(1),
      O => data_wip_reg_i_2_n_0
    );
data_wip_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7477744474447444"
    )
        port map (
      I0 => crc_done,
      I1 => \^out\(1),
      I2 => data_wip_reg_i_8_n_0,
      I3 => \^out\(0),
      I4 => cur_state(0),
      I5 => diwc_valid_reg,
      O => nxt_state(1)
    );
data_wip_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => data_wip_reg_i_4_n_0
    );
data_wip_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74777444"
    )
        port map (
      I0 => crc_done,
      I1 => \^out\(1),
      I2 => data_wip_reg_i_10_n_0,
      I3 => \^out\(0),
      I4 => data_wip_reg_i_11_n_0,
      O => nxt_state(0)
    );
data_wip_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBB8BBBBBBBB"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => cur_state(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => wc_gt_pload,
      I5 => data_done,
      O => data_wip_reg_i_8_n_0
    );
\errframedata_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^errframedata_d1_reg[0]_0\,
      Q => \^src_ff_reg\(0),
      R => \syncstages_ff_reg[1]\(0)
    );
\errframedata_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^errframedata_d1_reg[1]_0\,
      Q => \^src_ff_reg\(1),
      R => \syncstages_ff_reg[1]\(0)
    );
\errframedata_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^errframedata_d1_reg[2]_0\,
      Q => \^src_ff_reg\(2),
      R => \syncstages_ff_reg[1]\(0)
    );
\errframedata_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^p_0_in\,
      Q => \^src_ff_reg\(3),
      R => \syncstages_ff_reg[1]\(0)
    );
fsm_wip_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040FFFF00400040"
    )
        port map (
      I0 => data_wip_reg_i_2_n_0,
      I1 => nxt_state(1),
      I2 => p_0_in82_in,
      I3 => nxt_state(0),
      I4 => data_done,
      I5 => fsm_wip_reg,
      O => fsm_wip_reg_reg
    );
\latest_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid,
      D => Q(2),
      Q => latest_vc(0),
      R => \syncstages_ff_reg[1]\(0)
    );
\latest_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid,
      D => Q(3),
      Q => latest_vc(1),
      R => \syncstages_ff_reg[1]\(0)
    );
lp_wc0_i_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \diwc_corrected_reg[4]\,
      Q => lp_wc0,
      R => SR(0)
    );
phecc_start_d1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => cur_state(0),
      O => phecc_start_d1_reg
    );
pkt_fifo_empty_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => empty,
      Q => pkt_fifo_empty_reg,
      R => SR(0)
    );
pkt_fifo_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => pkt_fifo_i_2_n_0,
      I1 => phecc_start,
      I2 => pkt_fifo_ren_reg,
      I3 => pkt_fifo_i_3_n_0,
      O => rd_en
    );
pkt_fifo_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030303AB030300"
    )
        port map (
      I0 => \^pkt_valid\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \^out\(0),
      I4 => cur_state(0),
      I5 => \^out\(1),
      O => pkt_fifo_i_2_n_0
    );
pkt_fifo_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF31FF30"
    )
        port map (
      I0 => cur_state(0),
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => phecc_done,
      I4 => rstn_i,
      I5 => pkt_fifo_empty_reg,
      O => pkt_fifo_i_3_n_0
    );
pkt_fifo_ren_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_rdvld0,
      Q => pkt_fifo_ren_reg,
      R => SR(0)
    );
pkt_rdvld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001110"
    )
        port map (
      I0 => pkt_fifo_i_2_n_0,
      I1 => phecc_start,
      I2 => pkt_fifo_ren_reg,
      I3 => pkt_fifo_i_3_n_0,
      I4 => empty,
      O => pkt_rdvld0
    );
pkt_rdvld_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_rdvld0,
      Q => \^pkt_valid\,
      R => '0'
    );
\prv_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^out\(1),
      I1 => cur_state(0),
      I2 => \^out\(0),
      O => \prv_state[0]_i_1_n_0\
    );
\prv_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^out\(1),
      I1 => \^out\(0),
      I2 => cur_state(0),
      O => \prv_state[1]_i_1_n_0\
    );
\prv_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^out\(1),
      I1 => cur_state(0),
      I2 => \^out\(0),
      O => cur_state_reg(2)
    );
\prv_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[0]_i_1_n_0\,
      Q => prv_state(0),
      R => SR(0)
    );
\prv_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \prv_state[1]_i_1_n_0\,
      Q => prv_state(1),
      R => SR(0)
    );
\prv_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => cur_state_reg(2),
      Q => prv_state(2),
      R => SR(0)
    );
\reg_ecc_status_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => phecc_done_reg(0),
      Q => reg_ecc_status_i(1),
      R => SR(0)
    );
\reg_ecc_status_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => phecc_done_reg(1),
      Q => reg_ecc_status_i(2),
      R => SR(0)
    );
\reg_ecc_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => reg_ecc_status_i(1),
      Q => reg_status(8),
      R => SR(0)
    );
\reg_ecc_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => reg_ecc_status_i(2),
      Q => reg_status(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0 is
  port (
    rstart_reg : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ERR_FRAME_DATA[0].errframedata_reg[0]\ : out STD_LOGIC;
    \ERR_FRAME_DATA[0].errframedata_reg[0]_0\ : out STD_LOGIC;
    rstart_reg_0 : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    crc_blk_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstn_i : in STD_LOGIC;
    \cur_lp_vc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstart : in STD_LOGIC;
    c_en : in STD_LOGIC;
    \c_data_reg[5]\ : in STD_LOGIC;
    \c_data_reg[1]\ : in STD_LOGIC;
    \c_data_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \c_data_reg[15]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    crc_start_d1 : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_men_r2c : in STD_LOGIC;
    aresetn_d1 : in STD_LOGIC;
    aresetn_d2 : in STD_LOGIC;
    crc_rst : in STD_LOGIC;
    lp_wc0 : in STD_LOGIC;
    \exp_crc_i_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_crc0";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0 is
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_10_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_11_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_12_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_13_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_14_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_15_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_16_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_17_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_2_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_3_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_4_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_5_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_6_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_7_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_8_n_0\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_bus_cdc_i_9_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \crc_reg_out[9]_i_4_n_0\ : STD_LOGIC;
  signal crc_reg_out_n_0 : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \crc_reg_out_reg_n_0_[9]\ : STD_LOGIC;
  signal crcdone_i_1_n_0 : STD_LOGIC;
  signal nxt_crc_24bit : STD_LOGIC_VECTOR ( 3 to 3 );
  signal nxt_crc_8bit : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \nxt_crc_8bit0114_out__0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in160_in : STD_LOGIC;
  signal p_0_in171_in : STD_LOGIC;
  signal p_0_in75_in : STD_LOGIC;
  signal p_11_in95_in : STD_LOGIC;
  signal p_121_in : STD_LOGIC;
  signal p_13_in97_in : STD_LOGIC;
  signal p_153_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_164_in : STD_LOGIC;
  signal p_165_in : STD_LOGIC;
  signal p_168_in : STD_LOGIC;
  signal p_16_in100_in : STD_LOGIC;
  signal p_172_in : STD_LOGIC;
  signal p_174_in : STD_LOGIC;
  signal p_17_in103_in : STD_LOGIC;
  signal p_184_in : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_186_in : STD_LOGIC;
  signal p_190_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in76_in : STD_LOGIC;
  signal p_203_in : STD_LOGIC;
  signal p_204_in : STD_LOGIC;
  signal p_205_in : STD_LOGIC;
  signal p_209_in : STD_LOGIC;
  signal p_20_in107_in : STD_LOGIC;
  signal p_216_in : STD_LOGIC;
  signal p_218_in : STD_LOGIC;
  signal p_219_in : STD_LOGIC;
  signal p_222_in : STD_LOGIC;
  signal p_228_in : STD_LOGIC;
  signal p_229_in : STD_LOGIC;
  signal p_230_in : STD_LOGIC;
  signal p_231_in : STD_LOGIC;
  signal p_232_in : STD_LOGIC;
  signal p_241_in : STD_LOGIC;
  signal p_261_in : STD_LOGIC;
  signal p_262_in : STD_LOGIC;
  signal p_267_in : STD_LOGIC;
  signal p_268_in : STD_LOGIC;
  signal p_26_in82_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_287_in : STD_LOGIC;
  signal p_289_in : STD_LOGIC;
  signal p_291_in : STD_LOGIC;
  signal p_298_in : STD_LOGIC;
  signal p_299_in : STD_LOGIC;
  signal p_300_in : STD_LOGIC;
  signal p_301_in : STD_LOGIC;
  signal p_305_in : STD_LOGIC;
  signal p_306_in : STD_LOGIC;
  signal p_307_in : STD_LOGIC;
  signal p_308_in : STD_LOGIC;
  signal p_309_in : STD_LOGIC;
  signal p_310_in : STD_LOGIC;
  signal p_314_in : STD_LOGIC;
  signal p_317_in : STD_LOGIC;
  signal p_318_in : STD_LOGIC;
  signal p_320_in : STD_LOGIC;
  signal p_321_in : STD_LOGIC;
  signal p_322_in : STD_LOGIC;
  signal p_323_in : STD_LOGIC;
  signal p_325_in : STD_LOGIC;
  signal p_327_in : STD_LOGIC;
  signal p_328_in : STD_LOGIC;
  signal p_330_in : STD_LOGIC;
  signal p_332_in : STD_LOGIC;
  signal p_333_in : STD_LOGIC;
  signal p_335_in : STD_LOGIC;
  signal p_336_in : STD_LOGIC;
  signal p_337_in : STD_LOGIC;
  signal p_338_in : STD_LOGIC;
  signal p_56_in : STD_LOGIC;
  signal p_5_in88_in : STD_LOGIC;
  signal p_60_in : STD_LOGIC;
  signal p_64_in : STD_LOGIC;
  signal p_66_in : STD_LOGIC;
  signal prv_crc_cr0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \prv_crc_cr0[0]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[10]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[11]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_11_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_15_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_16_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_17_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[12]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_12_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_13_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_14_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[13]_i_7_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_10_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_13_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_14_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_16_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_19_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_20_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_21_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[14]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_1_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[15]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[1]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_5_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[2]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[3]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[4]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[5]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[6]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[6]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[7]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_10_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_3_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_4_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_8_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[8]_i_9_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_2_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_6_n_0\ : STD_LOGIC;
  signal \prv_crc_cr0[9]_i_7_n_0\ : STD_LOGIC;
  signal prv_crc_cr1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^rstart_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \crc_reg_out[10]_i_4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \crc_reg_out[10]_i_5\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \crc_reg_out[11]_i_3\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \crc_reg_out[11]_i_5\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \crc_reg_out[12]_i_7\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_3\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_4\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \crc_reg_out[13]_i_6\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \crc_reg_out[14]_i_4\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \crc_reg_out[15]_i_6\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \crc_reg_out[15]_i_7\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \crc_reg_out[1]_i_4\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \crc_reg_out[2]_i_4\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \crc_reg_out[3]_i_5\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \crc_reg_out[3]_i_6\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \crc_reg_out[7]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \crc_reg_out[7]_i_5\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \crc_reg_out[7]_i_6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \crc_reg_out[8]_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \crc_reg_out[8]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \crc_reg_out[9]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \crc_reg_out[9]_i_5\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \prv_crc_cr0[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_6\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \prv_crc_cr0[10]_i_7\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \prv_crc_cr0[11]_i_5\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_10\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_11\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_12\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_13\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_14\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_17\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_18\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \prv_crc_cr0[12]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_10\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_11\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \prv_crc_cr0[13]_i_8\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_10\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_12\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_13\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_14\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_15\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_16\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_17\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_3\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \prv_crc_cr0[14]_i_9\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prv_crc_cr0[15]_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \prv_crc_cr0[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_4\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \prv_crc_cr0[2]_i_5\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \prv_crc_cr0[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \prv_crc_cr0[3]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \prv_crc_cr0[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \prv_crc_cr0[5]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \prv_crc_cr0[6]_i_5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_10\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_11\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_7\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \prv_crc_cr0[8]_i_9\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_5\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \prv_crc_cr0[9]_i_7\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \prv_crc_cr1[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \prv_crc_cr1[12]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \prv_crc_cr1[14]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \prv_crc_cr1[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \prv_crc_cr1[6]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \prv_crc_cr1[7]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \prv_crc_cr1[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \prv_crc_cr1[9]_i_1\ : label is "soft_lutpair47";
begin
  rstart_reg <= \^rstart_reg\;
\ERR_FRAME_DATA[0].errframedata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_2_n_0\,
      I1 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_3_n_0\,
      I2 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_4_n_0\,
      I3 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_5_n_0\,
      I4 => \^rstart_reg\,
      I5 => rstn_i,
      O => \ERR_FRAME_DATA[0].errframedata_reg[0]\
    );
\ERR_FRAME_DATA[0].errframedata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rstart_reg\,
      I1 => \cur_lp_vc_reg[1]\(0),
      O => \ERR_FRAME_DATA[0].errframedata_reg[0]_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_2_n_0\,
      I1 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_3_n_0\,
      I2 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_4_n_0\,
      I3 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_5_n_0\,
      I4 => \^rstart_reg\,
      O => reg_status(0)
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[7]\,
      I1 => dout(7),
      I2 => \exp_crc_i_reg[15]\(7),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_15_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_10_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[9]\,
      I1 => dout(9),
      I2 => \exp_crc_i_reg[15]\(9),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_16_n_0\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_17_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_11_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(2),
      I2 => dout(2),
      I3 => \crc_reg_out_reg_n_0_[2]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_12_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(5),
      I2 => dout(5),
      I3 => \crc_reg_out_reg_n_0_[5]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_13_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(4),
      I2 => dout(4),
      I3 => \crc_reg_out_reg_n_0_[4]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_14_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(8),
      I2 => dout(8),
      I3 => \crc_reg_out_reg_n_0_[8]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_15_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(11),
      I2 => dout(11),
      I3 => \crc_reg_out_reg_n_0_[11]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_16_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(10),
      I2 => dout(10),
      I3 => \crc_reg_out_reg_n_0_[10]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_17_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[12]\,
      I1 => dout(12),
      I2 => \exp_crc_i_reg[15]\(12),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_6_n_0\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_7_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_2_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABEFFEBA"
    )
        port map (
      I0 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_8_n_0\,
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(0),
      I3 => dout(0),
      I4 => \crc_reg_out_reg_n_0_[0]\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_9_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_3_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABEFFEBA"
    )
        port map (
      I0 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_10_n_0\,
      I1 => lp_wc0,
      I2 => \exp_crc_i_reg[15]\(6),
      I3 => dout(6),
      I4 => \crc_reg_out_reg_n_0_[6]\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_11_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_4_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(15),
      I2 => dout(15),
      I3 => \crc_reg_out_reg_n_0_[15]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_5_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(14),
      I2 => dout(14),
      I3 => \crc_reg_out_reg_n_0_[14]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_6_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => lp_wc0,
      I1 => \exp_crc_i_reg[15]\(13),
      I2 => dout(13),
      I3 => \crc_reg_out_reg_n_0_[13]\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_7_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[1]\,
      I1 => dout(1),
      I2 => \exp_crc_i_reg[15]\(1),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_12_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_8_n_0\
    );
\HSC2R_CDC[9].hsc2r_bus_cdc_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF665A"
    )
        port map (
      I0 => \crc_reg_out_reg_n_0_[3]\,
      I1 => dout(3),
      I2 => \exp_crc_i_reg[15]\(3),
      I3 => lp_wc0,
      I4 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_13_n_0\,
      I5 => \HSC2R_CDC[9].hsc2r_bus_cdc_i_14_n_0\,
      O => \HSC2R_CDC[9].hsc2r_bus_cdc_i_9_n_0\
    );
crc_reg_out: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => crc_blk_sel(1),
      I2 => crc_blk_sel(2),
      I3 => crc_blk_sel(3),
      O => crc_reg_out_n_0
    );
\crc_reg_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[0]_i_2_n_0\,
      I1 => \crc_reg_out[0]_i_3_n_0\,
      I2 => \prv_crc_cr0[0]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[0]_i_1_n_0\
    );
\crc_reg_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEEBC33CAAAA0000"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => p_56_in,
      I2 => p_291_in,
      I3 => p_305_in,
      I4 => p_314_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[0]_i_2_n_0\
    );
\crc_reg_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \crc_reg_out[7]_i_6_n_0\,
      I2 => p_153_in,
      I3 => \c_data_reg[0]\,
      I4 => \c_data_reg[15]\(2),
      O => \crc_reg_out[0]_i_3_n_0\
    );
\crc_reg_out[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(8),
      I1 => prv_crc_cr0(8),
      I2 => c_en,
      I3 => prv_crc_cr1(4),
      I4 => prv_crc_cr0(4),
      O => p_153_in
    );
\crc_reg_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[10]_i_2_n_0\,
      I1 => \crc_reg_out[10]_i_3_n_0\,
      I2 => \prv_crc_cr0[10]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[10]_i_1_n_0\
    );
\crc_reg_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_309_in,
      I1 => crc_blk_sel(1),
      I2 => p_332_in,
      I3 => p_306_in,
      I4 => \crc_reg_out[10]_i_4_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[10]_i_2_n_0\
    );
\crc_reg_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_204_in,
      I2 => \c_data_reg[15]\(1),
      I3 => \c_data_reg[15]\(0),
      I4 => \c_data_reg[15]\(4),
      I5 => p_1_in76_in,
      O => \crc_reg_out[10]_i_3_n_0\
    );
\crc_reg_out[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(7),
      O => \crc_reg_out[10]_i_4_n_0\
    );
\crc_reg_out[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(2),
      I1 => prv_crc_cr0(2),
      I2 => c_en,
      I3 => prv_crc_cr1(3),
      I4 => prv_crc_cr0(3),
      O => p_204_in
    );
\crc_reg_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[11]_i_2_n_0\,
      I1 => \prv_crc_cr0[11]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[11]_i_1_n_0\
    );
\crc_reg_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEAAEEAAEEA"
    )
        port map (
      I0 => \crc_reg_out[11]_i_3_n_0\,
      I1 => crc_blk_sel(2),
      I2 => Q(3),
      I3 => p_317_in,
      I4 => crc_blk_sel(1),
      I5 => p_307_in,
      O => \crc_reg_out[11]_i_2_n_0\
    );
\crc_reg_out[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28282288"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(1),
      I2 => prv_crc_cr0(3),
      I3 => prv_crc_cr1(3),
      I4 => c_en,
      O => \crc_reg_out[11]_i_3_n_0\
    );
\crc_reg_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_222_in,
      I1 => \crc_reg_out[7]_i_6_n_0\,
      I2 => p_0_in75_in,
      I3 => p_230_in,
      I4 => \c_data_reg[15]\(4),
      I5 => \c_data_reg[15]\(8),
      O => p_307_in
    );
\crc_reg_out[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[0]\,
      I1 => \c_data_reg[15]\(1),
      O => p_222_in
    );
\crc_reg_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEAA0000"
    )
        port map (
      I0 => \crc_reg_out[12]_i_2_n_0\,
      I1 => \crc_reg_out[12]_i_3_n_0\,
      I2 => \crc_reg_out[12]_i_4_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[12]_i_1_n_0\
    );
\crc_reg_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAEEAAEEAAEEA"
    )
        port map (
      I0 => \crc_reg_out[12]_i_5_n_0\,
      I1 => crc_blk_sel(2),
      I2 => \crc_reg_out[12]_i_6_n_0\,
      I3 => p_56_in,
      I4 => crc_blk_sel(1),
      I5 => p_241_in,
      O => \crc_reg_out[12]_i_2_n_0\
    );
\crc_reg_out[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_241_in,
      I1 => Q(12),
      I2 => p_305_in,
      I3 => p_291_in,
      O => \crc_reg_out[12]_i_3_n_0\
    );
\crc_reg_out[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_2_n_0\,
      I1 => Q(8),
      I2 => Q(4),
      O => \crc_reg_out[12]_i_4_n_0\
    );
\crc_reg_out[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[0]\,
      I2 => \c_data_reg[15]\(2),
      I3 => p_15_in,
      I4 => \crc_reg_out[7]_i_6_n_0\,
      O => \crc_reg_out[12]_i_5_n_0\
    );
\crc_reg_out[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_305_in,
      I1 => p_314_in,
      O => \crc_reg_out[12]_i_6_n_0\
    );
\crc_reg_out[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      O => p_56_in
    );
\crc_reg_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[13]_i_2_n_0\,
      I1 => \prv_crc_cr0[13]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[13]_i_1_n_0\
    );
\crc_reg_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF69960000"
    )
        port map (
      I0 => \c_data_reg[5]\,
      I1 => \c_data_reg[1]\,
      I2 => p_17_in103_in,
      I3 => p_26_in82_in,
      I4 => crc_blk_sel(0),
      I5 => \crc_reg_out[13]_i_5_n_0\,
      O => \crc_reg_out[13]_i_2_n_0\
    );
\crc_reg_out[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(5),
      I1 => prv_crc_cr1(5),
      I2 => c_en,
      O => p_17_in103_in
    );
\crc_reg_out[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(1),
      I1 => prv_crc_cr1(1),
      I2 => c_en,
      O => p_26_in82_in
    );
\crc_reg_out[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_325_in,
      I1 => crc_blk_sel(1),
      I2 => p_60_in,
      I3 => p_168_in,
      I4 => p_301_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[13]_i_5_n_0\
    );
\crc_reg_out[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      O => p_60_in
    );
\crc_reg_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[14]_i_2_n_0\,
      I1 => \prv_crc_cr0[14]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[14]_i_1_n_0\
    );
\crc_reg_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF69960000"
    )
        port map (
      I0 => \c_data_reg[15]\(3),
      I1 => \c_data_reg[15]\(0),
      I2 => p_20_in107_in,
      I3 => p_27_in,
      I4 => crc_blk_sel(0),
      I5 => \crc_reg_out[14]_i_5_n_0\,
      O => \crc_reg_out[14]_i_2_n_0\
    );
\crc_reg_out[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(6),
      I1 => prv_crc_cr1(6),
      I2 => c_en,
      O => p_20_in107_in
    );
\crc_reg_out[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(2),
      I1 => prv_crc_cr1(2),
      I2 => c_en,
      O => p_27_in
    );
\crc_reg_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_330_in,
      I1 => crc_blk_sel(1),
      I2 => p_64_in,
      I3 => p_287_in,
      I4 => p_310_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[14]_i_5_n_0\
    );
\crc_reg_out[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => c_en,
      I1 => rstart,
      O => \crc_reg_out[15]_i_1_n_0\
    );
\crc_reg_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[15]_i_3_n_0\,
      I1 => \crc_reg_out[15]_i_4_n_0\,
      I2 => \prv_crc_cr0[15]_i_3_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[15]_i_2_n_0\
    );
\crc_reg_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_308_in,
      I1 => crc_blk_sel(1),
      I2 => p_66_in,
      I3 => Q(3),
      I4 => Q(7),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[15]_i_3_n_0\
    );
\crc_reg_out[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(4),
      I2 => \c_data_reg[15]\(1),
      I3 => p_0_in75_in,
      I4 => p_1_in76_in,
      O => \crc_reg_out[15]_i_4_n_0\
    );
\crc_reg_out[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_306_in,
      I1 => p_317_in,
      O => p_66_in
    );
\crc_reg_out[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(3),
      I1 => prv_crc_cr1(3),
      I2 => c_en,
      O => p_0_in75_in
    );
\crc_reg_out[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(7),
      I1 => prv_crc_cr1(7),
      I2 => c_en,
      O => p_1_in76_in
    );
\crc_reg_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[1]_i_2_n_0\,
      I1 => \crc_reg_out[1]_i_3_n_0\,
      I2 => \prv_crc_cr0[1]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[1]_i_1_n_0\
    );
\crc_reg_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCCBCBBC88888888"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => p_168_in,
      I2 => Q(1),
      I3 => Q(5),
      I4 => \prv_crc_cr0[13]_i_7_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[1]_i_2_n_0\
    );
\crc_reg_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[5]\,
      I2 => \c_data_reg[1]\,
      I3 => p_26_in82_in,
      I4 => p_17_in103_in,
      I5 => p_0_in160_in,
      O => \crc_reg_out[1]_i_3_n_0\
    );
\crc_reg_out[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(9),
      I1 => prv_crc_cr1(9),
      I2 => c_en,
      O => p_0_in160_in
    );
\crc_reg_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[2]_i_2_n_0\,
      I1 => \crc_reg_out[2]_i_3_n_0\,
      I2 => \prv_crc_cr0[2]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[2]_i_1_n_0\
    );
\crc_reg_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCE3E3BCA0A0A0A0"
    )
        port map (
      I0 => crc_blk_sel(1),
      I1 => p_64_in,
      I2 => p_287_in,
      I3 => p_309_in,
      I4 => p_310_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[2]_i_2_n_0\
    );
\crc_reg_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_27_in,
      I2 => p_20_in107_in,
      I3 => p_0_in171_in,
      I4 => \c_data_reg[15]\(0),
      I5 => \c_data_reg[15]\(3),
      O => \crc_reg_out[2]_i_3_n_0\
    );
\crc_reg_out[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(10),
      I1 => prv_crc_cr1(10),
      I2 => c_en,
      O => p_0_in171_in
    );
\crc_reg_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEA00"
    )
        port map (
      I0 => \crc_reg_out[3]_i_2_n_0\,
      I1 => \prv_crc_cr0[3]_i_2_n_0\,
      I2 => crc_blk_sel(3),
      I3 => crc_reg_out_n_0,
      I4 => rstart,
      O => \crc_reg_out[3]_i_1_n_0\
    );
\crc_reg_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => nxt_crc_8bit(3),
      I1 => crc_blk_sel(0),
      I2 => crc_blk_sel(2),
      I3 => nxt_crc_24bit(3),
      I4 => crc_blk_sel(1),
      I5 => p_317_in,
      O => \crc_reg_out[3]_i_2_n_0\
    );
\crc_reg_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_121_in,
      I1 => \c_data_reg[15]\(4),
      I2 => \crc_reg_out[7]_i_6_n_0\,
      I3 => p_5_in88_in,
      I4 => \c_data_reg[0]\,
      I5 => \c_data_reg[15]\(1),
      O => nxt_crc_8bit(3)
    );
\crc_reg_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_314_in,
      I1 => p_317_in,
      I2 => p_306_in,
      I3 => Q(7),
      I4 => p_318_in,
      I5 => p_307_in,
      O => nxt_crc_24bit(3)
    );
\crc_reg_out[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(3),
      I1 => prv_crc_cr0(3),
      I2 => c_en,
      I3 => prv_crc_cr1(7),
      I4 => prv_crc_cr0(7),
      O => p_121_in
    );
\crc_reg_out[3]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(11),
      I1 => prv_crc_cr1(11),
      I2 => c_en,
      O => p_5_in88_in
    );
\crc_reg_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[4]_i_2_n_0\,
      I1 => \crc_reg_out[4]_i_3_n_0\,
      I2 => \prv_crc_cr0[4]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[4]_i_1_n_0\
    );
\crc_reg_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_305_in,
      I1 => crc_blk_sel(1),
      I2 => p_241_in,
      I3 => Q(1),
      I4 => p_168_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[4]_i_2_n_0\
    );
\crc_reg_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228822882822828"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => p_26_in82_in,
      I2 => \c_data_reg[1]\,
      I3 => prv_crc_cr0(12),
      I4 => prv_crc_cr1(12),
      I5 => c_en,
      O => \crc_reg_out[4]_i_3_n_0\
    );
\crc_reg_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[5]_i_2_n_0\,
      I1 => \crc_reg_out[5]_i_3_n_0\,
      I2 => \prv_crc_cr0[5]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[5]_i_1_n_0\
    );
\crc_reg_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_301_in,
      I1 => crc_blk_sel(1),
      I2 => p_287_in,
      I3 => p_325_in,
      I4 => Q(2),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[5]_i_2_n_0\
    );
\crc_reg_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0220A220A88A0"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => prv_crc_cr0(13),
      I2 => prv_crc_cr1(13),
      I3 => c_en,
      I4 => p_27_in,
      I5 => \c_data_reg[15]\(0),
      O => \crc_reg_out[5]_i_3_n_0\
    );
\crc_reg_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[6]_i_2_n_0\,
      I1 => \crc_reg_out[6]_i_3_n_0\,
      I2 => \prv_crc_cr0[6]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[6]_i_1_n_0\
    );
\crc_reg_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_310_in,
      I1 => crc_blk_sel(1),
      I2 => p_330_in,
      I3 => p_317_in,
      I4 => Q(3),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[6]_i_2_n_0\
    );
\crc_reg_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0220A220A88A0"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => prv_crc_cr0(14),
      I2 => prv_crc_cr1(14),
      I3 => c_en,
      I4 => p_0_in75_in,
      I5 => \c_data_reg[15]\(1),
      O => \crc_reg_out[6]_i_3_n_0\
    );
\crc_reg_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[7]_i_2_n_0\,
      I1 => \crc_reg_out[7]_i_3_n_0\,
      I2 => \prv_crc_cr0[7]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[7]_i_1_n_0\
    );
\crc_reg_out[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_306_in,
      I1 => crc_blk_sel(1),
      I2 => p_308_in,
      I3 => p_56_in,
      I4 => \crc_reg_out[12]_i_6_n_0\,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[7]_i_2_n_0\
    );
\crc_reg_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(2),
      I2 => \c_data_reg[0]\,
      I3 => p_16_in100_in,
      I4 => p_15_in,
      I5 => \crc_reg_out[7]_i_6_n_0\,
      O => \crc_reg_out[7]_i_3_n_0\
    );
\crc_reg_out[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(15),
      I1 => prv_crc_cr1(15),
      I2 => c_en,
      O => p_16_in100_in
    );
\crc_reg_out[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(4),
      I1 => prv_crc_cr1(4),
      I2 => c_en,
      O => p_15_in
    );
\crc_reg_out[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(0),
      I1 => prv_crc_cr1(0),
      I2 => c_en,
      O => \crc_reg_out[7]_i_6_n_0\
    );
\crc_reg_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[8]_i_2_n_0\,
      I1 => \crc_reg_out[8]_i_3_n_0\,
      I2 => \prv_crc_cr0[8]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[8]_i_1_n_0\
    );
\crc_reg_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_291_in,
      I1 => crc_blk_sel(1),
      I2 => \prv_crc_cr0[12]_i_2_n_0\,
      I3 => Q(5),
      I4 => p_301_in,
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[8]_i_2_n_0\
    );
\crc_reg_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[5]\,
      I2 => p_218_in,
      I3 => \c_data_reg[1]\,
      I4 => \c_data_reg[0]\,
      I5 => p_17_in103_in,
      O => \crc_reg_out[8]_i_3_n_0\
    );
\crc_reg_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_185_in,
      I1 => p_186_in,
      I2 => p_0_in171_in,
      I3 => \c_data_reg[15]\(7),
      I4 => p_174_in,
      I5 => p_172_in,
      O => p_301_in
    );
\crc_reg_out[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(1),
      I1 => prv_crc_cr0(1),
      I2 => c_en,
      I3 => prv_crc_cr1(0),
      I4 => prv_crc_cr0(0),
      O => p_218_in
    );
\crc_reg_out[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[5]\,
      I1 => \c_data_reg[15]\(3),
      O => p_172_in
    );
\crc_reg_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEE0000"
    )
        port map (
      I0 => \crc_reg_out[9]_i_2_n_0\,
      I1 => \crc_reg_out[9]_i_3_n_0\,
      I2 => \prv_crc_cr0[9]_i_2_n_0\,
      I3 => crc_blk_sel(3),
      I4 => crc_reg_out_n_0,
      I5 => rstart,
      O => \crc_reg_out[9]_i_1_n_0\
    );
\crc_reg_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F88F8FF888888888"
    )
        port map (
      I0 => p_300_in,
      I1 => crc_blk_sel(1),
      I2 => \crc_reg_out[9]_i_4_n_0\,
      I3 => p_327_in,
      I4 => Q(6),
      I5 => crc_blk_sel(2),
      O => \crc_reg_out[9]_i_2_n_0\
    );
\crc_reg_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228288228828228"
    )
        port map (
      I0 => crc_blk_sel(0),
      I1 => \c_data_reg[15]\(0),
      I2 => \c_data_reg[1]\,
      I3 => p_185_in,
      I4 => \c_data_reg[15]\(3),
      I5 => p_20_in107_in,
      O => \crc_reg_out[9]_i_3_n_0\
    );
\crc_reg_out[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => p_310_in,
      O => \crc_reg_out[9]_i_4_n_0\
    );
\crc_reg_out[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(1),
      I1 => prv_crc_cr0(1),
      I2 => c_en,
      I3 => prv_crc_cr1(2),
      I4 => prv_crc_cr0(2),
      O => p_185_in
    );
\crc_reg_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[0]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[0]\,
      R => SR(0)
    );
\crc_reg_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[10]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[10]\,
      R => SR(0)
    );
\crc_reg_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[11]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[11]\,
      R => SR(0)
    );
\crc_reg_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[12]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[12]\,
      R => SR(0)
    );
\crc_reg_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[13]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[13]\,
      R => SR(0)
    );
\crc_reg_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[14]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[14]\,
      R => SR(0)
    );
\crc_reg_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[15]_i_2_n_0\,
      Q => \crc_reg_out_reg_n_0_[15]\,
      R => SR(0)
    );
\crc_reg_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[1]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[1]\,
      R => SR(0)
    );
\crc_reg_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[2]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[2]\,
      R => SR(0)
    );
\crc_reg_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[3]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[3]\,
      R => SR(0)
    );
\crc_reg_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[4]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[4]\,
      R => SR(0)
    );
\crc_reg_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[5]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[5]\,
      R => SR(0)
    );
\crc_reg_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[6]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[6]\,
      R => SR(0)
    );
\crc_reg_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[7]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[7]\,
      R => SR(0)
    );
\crc_reg_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[8]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[8]\,
      R => SR(0)
    );
\crc_reg_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \crc_reg_out[15]_i_1_n_0\,
      D => \crc_reg_out[9]_i_1_n_0\,
      Q => \crc_reg_out_reg_n_0_[9]\,
      R => SR(0)
    );
crcdone_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => crc_start_d1,
      I1 => rstart,
      I2 => m_axis_aresetn,
      O => crcdone_i_1_n_0
    );
crcdone_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crcdone_i_1_n_0,
      Q => \^rstart_reg\,
      R => '0'
    );
\prv_crc_cr0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[0]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(0)
    );
\prv_crc_cr0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_262_in,
      I1 => p_261_in,
      I2 => Q(12),
      I3 => Q(8),
      I4 => p_241_in,
      I5 => p_291_in,
      O => \prv_crc_cr0[0]_i_2_n_0\
    );
\prv_crc_cr0[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      O => p_261_in
    );
\prv_crc_cr0[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(10)
    );
\prv_crc_cr0[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[10]_i_3_n_0\,
      I1 => p_309_in,
      I2 => p_308_in,
      I3 => Q(4),
      I4 => p_310_in,
      I5 => \prv_crc_cr0[10]_i_5_n_0\,
      O => \prv_crc_cr0[10]_i_2_n_0\
    );
\prv_crc_cr0[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(10),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(11),
      I4 => Q(15),
      I5 => p_333_in,
      O => \prv_crc_cr0[10]_i_3_n_0\
    );
\prv_crc_cr0[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_229_in,
      I1 => p_230_in,
      I2 => \c_data_reg[15]\(4),
      I3 => \c_data_reg[15]\(8),
      I4 => p_232_in,
      I5 => p_231_in,
      O => p_308_in
    );
\prv_crc_cr0[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_305_in,
      I1 => p_317_in,
      I2 => p_287_in,
      I3 => p_307_in,
      I4 => p_306_in,
      O => \prv_crc_cr0[10]_i_5_n_0\
    );
\prv_crc_cr0[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(2),
      I1 => \c_data_reg[15]\(1),
      O => p_232_in
    );
\prv_crc_cr0[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(4),
      I1 => prv_crc_cr0(4),
      I2 => c_en,
      I3 => prv_crc_cr1(3),
      I4 => prv_crc_cr0(3),
      O => p_231_in
    );
\prv_crc_cr0[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[11]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(11)
    );
\prv_crc_cr0[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(3),
      I1 => Q(0),
      I2 => p_337_in,
      I3 => p_317_in,
      I4 => p_314_in,
      I5 => p_335_in,
      O => \prv_crc_cr0[11]_i_2_n_0\
    );
\prv_crc_cr0[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_230_in,
      I1 => \prv_crc_cr0[11]_i_4_n_0\,
      I2 => \c_data_reg[15]\(8),
      I3 => p_229_in,
      I4 => \prv_crc_cr0[12]_i_11_n_0\,
      I5 => \c_data_reg[0]\,
      O => p_317_in
    );
\prv_crc_cr0[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(4),
      I1 => c_en,
      I2 => prv_crc_cr1(0),
      I3 => prv_crc_cr0(0),
      O => \prv_crc_cr0[11]_i_4_n_0\
    );
\prv_crc_cr0[11]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(15),
      I2 => prv_crc_cr0(15),
      I3 => \c_data_reg[15]\(12),
      O => p_229_in
    );
\prv_crc_cr0[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF96696996"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_2_n_0\,
      I1 => Q(8),
      I2 => Q(4),
      I3 => p_320_in,
      I4 => p_321_in,
      I5 => rstart,
      O => p_1_in(12)
    );
\prv_crc_cr0[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(9),
      I1 => c_en,
      I2 => prv_crc_cr1(12),
      I3 => prv_crc_cr0(12),
      O => p_216_in
    );
\prv_crc_cr0[12]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(5),
      I1 => c_en,
      I2 => prv_crc_cr1(8),
      I3 => prv_crc_cr0(8),
      O => \prv_crc_cr0[12]_i_11_n_0\
    );
\prv_crc_cr0[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(5),
      I1 => prv_crc_cr0(5),
      I2 => c_en,
      I3 => prv_crc_cr1(6),
      I4 => prv_crc_cr0(6),
      O => p_174_in
    );
\prv_crc_cr0[12]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(13),
      I1 => prv_crc_cr0(13),
      I2 => c_en,
      I3 => prv_crc_cr1(9),
      I4 => prv_crc_cr0(9),
      O => p_165_in
    );
\prv_crc_cr0[12]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[0]\,
      I1 => \c_data_reg[1]\,
      O => p_219_in
    );
\prv_crc_cr0[12]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(5),
      I1 => \c_data_reg[15]\(2),
      O => \prv_crc_cr0[12]_i_15_n_0\
    );
\prv_crc_cr0[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_218_in,
      I1 => p_165_in,
      I2 => \c_data_reg[0]\,
      I3 => \c_data_reg[1]\,
      I4 => \c_data_reg[15]\(6),
      I5 => \c_data_reg[15]\(10),
      O => \prv_crc_cr0[12]_i_16_n_0\
    );
\prv_crc_cr0[12]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(6),
      I1 => c_en,
      I2 => prv_crc_cr1(9),
      I3 => prv_crc_cr0(9),
      O => \prv_crc_cr0[12]_i_17_n_0\
    );
\prv_crc_cr0[12]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(5),
      I1 => prv_crc_cr0(5),
      I2 => c_en,
      I3 => prv_crc_cr1(4),
      I4 => prv_crc_cr0(4),
      O => p_209_in
    );
\prv_crc_cr0[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => p_314_in,
      I3 => p_168_in,
      O => \prv_crc_cr0[12]_i_2_n_0\
    );
\prv_crc_cr0[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => p_241_in,
      O => p_320_in
    );
\prv_crc_cr0[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_291_in,
      I1 => p_305_in,
      O => p_321_in
    );
\prv_crc_cr0[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_216_in,
      I1 => \prv_crc_cr0[12]_i_11_n_0\,
      I2 => \c_data_reg[5]\,
      I3 => \c_data_reg[15]\(2),
      I4 => p_17_in103_in,
      I5 => p_15_in,
      O => p_314_in
    );
\prv_crc_cr0[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_174_in,
      I1 => \c_data_reg[5]\,
      I2 => \c_data_reg[15]\(3),
      I3 => \c_data_reg[15]\(6),
      I4 => \c_data_reg[15]\(10),
      I5 => p_165_in,
      O => p_168_in
    );
\prv_crc_cr0[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \c_data_reg[15]\(2),
      I1 => \c_data_reg[15]\(5),
      I2 => p_153_in,
      I3 => p_216_in,
      I4 => p_218_in,
      I5 => p_219_in,
      O => p_241_in
    );
\prv_crc_cr0[12]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_153_in,
      I1 => \prv_crc_cr0[12]_i_15_n_0\,
      I2 => \c_data_reg[5]\,
      I3 => p_17_in103_in,
      I4 => \prv_crc_cr0[14]_i_14_n_0\,
      I5 => \prv_crc_cr0[12]_i_16_n_0\,
      O => p_291_in
    );
\prv_crc_cr0[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_218_in,
      I1 => p_219_in,
      I2 => \prv_crc_cr0[12]_i_17_n_0\,
      I3 => p_209_in,
      I4 => \c_data_reg[15]\(2),
      I5 => \c_data_reg[5]\,
      O => p_305_in
    );
\prv_crc_cr0[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(13)
    );
\prv_crc_cr0[13]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(5),
      I1 => prv_crc_cr0(5),
      I2 => c_en,
      I3 => prv_crc_cr1(9),
      I4 => prv_crc_cr0(9),
      O => p_184_in
    );
\prv_crc_cr0[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[1]\,
      I1 => \c_data_reg[15]\(0),
      O => p_186_in
    );
\prv_crc_cr0[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => \c_data_reg[15]\(7),
      I1 => \c_data_reg[15]\(11),
      I2 => prv_crc_cr0(14),
      I3 => prv_crc_cr1(14),
      I4 => c_en,
      I5 => p_0_in171_in,
      O => \prv_crc_cr0[13]_i_12_n_0\
    );
\prv_crc_cr0[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => p_17_in103_in,
      I1 => p_185_in,
      I2 => prv_crc_cr0(9),
      I3 => prv_crc_cr1(9),
      I4 => c_en,
      I5 => \c_data_reg[5]\,
      O => \prv_crc_cr0[13]_i_13_n_0\
    );
\prv_crc_cr0[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \c_data_reg[15]\(1),
      I1 => prv_crc_cr0(3),
      I2 => prv_crc_cr1(3),
      I3 => c_en,
      I4 => p_20_in107_in,
      I5 => \c_data_reg[15]\(3),
      O => \prv_crc_cr0[13]_i_14_n_0\
    );
\prv_crc_cr0[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(5),
      I1 => p_289_in,
      I2 => p_325_in,
      I3 => p_327_in,
      I4 => p_328_in,
      I5 => \prv_crc_cr0[13]_i_7_n_0\,
      O => \prv_crc_cr0[13]_i_2_n_0\
    );
\prv_crc_cr0[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(9),
      O => p_289_in
    );
\prv_crc_cr0[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_11_in95_in,
      I1 => p_164_in,
      I2 => p_185_in,
      I3 => p_184_in,
      I4 => p_186_in,
      I5 => \c_data_reg[5]\,
      O => p_325_in
    );
\prv_crc_cr0[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_287_in,
      I1 => p_168_in,
      O => p_327_in
    );
\prv_crc_cr0[13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => p_328_in
    );
\prv_crc_cr0[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[13]_i_12_n_0\,
      I1 => \c_data_reg[15]\(6),
      I2 => p_186_in,
      I3 => \prv_crc_cr0[13]_i_13_n_0\,
      I4 => \prv_crc_cr0[13]_i_14_n_0\,
      I5 => p_301_in,
      O => \prv_crc_cr0[13]_i_7_n_0\
    );
\prv_crc_cr0[13]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(13),
      I1 => prv_crc_cr1(13),
      I2 => c_en,
      O => p_11_in95_in
    );
\prv_crc_cr0[13]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(6),
      I1 => \c_data_reg[15]\(10),
      O => p_164_in
    );
\prv_crc_cr0[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(14)
    );
\prv_crc_cr0[14]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(7),
      I1 => \c_data_reg[15]\(3),
      O => \prv_crc_cr0[14]_i_10_n_0\
    );
\prv_crc_cr0[14]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(10),
      I1 => prv_crc_cr0(10),
      I2 => c_en,
      I3 => prv_crc_cr1(6),
      I4 => prv_crc_cr0(6),
      O => p_203_in
    );
\prv_crc_cr0[14]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => prv_crc_cr0(14),
      I1 => prv_crc_cr1(14),
      I2 => c_en,
      O => p_13_in97_in
    );
\prv_crc_cr0[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(3),
      I1 => c_en,
      I2 => prv_crc_cr1(6),
      I3 => prv_crc_cr0(6),
      O => \prv_crc_cr0[14]_i_13_n_0\
    );
\prv_crc_cr0[14]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(2),
      I2 => prv_crc_cr0(2),
      I3 => \c_data_reg[15]\(0),
      O => \prv_crc_cr0[14]_i_14_n_0\
    );
\prv_crc_cr0[14]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(3),
      I2 => prv_crc_cr0(3),
      I3 => \c_data_reg[15]\(1),
      O => \nxt_crc_8bit0114_out__0\
    );
\prv_crc_cr0[14]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[0]\,
      I1 => c_en,
      I2 => prv_crc_cr1(0),
      I3 => prv_crc_cr0(0),
      O => \prv_crc_cr0[14]_i_16_n_0\
    );
\prv_crc_cr0[14]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(11),
      I1 => prv_crc_cr0(11),
      I2 => c_en,
      I3 => prv_crc_cr1(7),
      I4 => prv_crc_cr0(7),
      O => p_230_in
    );
\prv_crc_cr0[14]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(8),
      I1 => \c_data_reg[15]\(4),
      O => p_228_in
    );
\prv_crc_cr0[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996699669699696"
    )
        port map (
      I0 => p_20_in107_in,
      I1 => \c_data_reg[15]\(4),
      I2 => \c_data_reg[15]\(3),
      I3 => prv_crc_cr0(7),
      I4 => prv_crc_cr1(7),
      I5 => c_en,
      O => \prv_crc_cr0[14]_i_19_n_0\
    );
\prv_crc_cr0[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_3_n_0\,
      I1 => p_332_in,
      I2 => p_333_in,
      I3 => p_330_in,
      I4 => p_310_in,
      I5 => p_309_in,
      O => \prv_crc_cr0[14]_i_2_n_0\
    );
\prv_crc_cr0[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_21_n_0\,
      I1 => p_5_in88_in,
      I2 => \c_data_reg[15]\(1),
      I3 => \c_data_reg[15]\(0),
      I4 => \c_data_reg[15]\(2),
      I5 => p_15_in,
      O => \prv_crc_cr0[14]_i_20_n_0\
    );
\prv_crc_cr0[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \c_data_reg[15]\(12),
      I1 => prv_crc_cr0(10),
      I2 => prv_crc_cr1(10),
      I3 => c_en,
      I4 => \c_data_reg[15]\(8),
      I5 => \c_data_reg[15]\(7),
      O => \prv_crc_cr0[14]_i_21_n_0\
    );
\prv_crc_cr0[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(6),
      I1 => Q(10),
      I2 => Q(14),
      O => \prv_crc_cr0[14]_i_3_n_0\
    );
\prv_crc_cr0[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_317_in,
      I1 => p_287_in,
      O => p_332_in
    );
\prv_crc_cr0[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => p_333_in
    );
\prv_crc_cr0[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_205_in,
      I1 => p_204_in,
      I2 => \c_data_reg[15]\(11),
      I3 => \prv_crc_cr0[14]_i_10_n_0\,
      I4 => p_203_in,
      I5 => p_13_in97_in,
      O => p_330_in
    );
\prv_crc_cr0[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_13_n_0\,
      I1 => \prv_crc_cr0[14]_i_14_n_0\,
      I2 => \nxt_crc_8bit0114_out__0\,
      I3 => \prv_crc_cr0[14]_i_16_n_0\,
      I4 => p_230_in,
      I5 => p_228_in,
      O => p_310_in
    );
\prv_crc_cr0[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"569AA965A965569A"
    )
        port map (
      I0 => p_204_in,
      I1 => c_en,
      I2 => prv_crc_cr1(15),
      I3 => prv_crc_cr0(15),
      I4 => \prv_crc_cr0[14]_i_19_n_0\,
      I5 => \prv_crc_cr0[14]_i_20_n_0\,
      O => p_309_in
    );
\prv_crc_cr0[14]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_data_reg[15]\(0),
      I1 => \c_data_reg[15]\(1),
      O => p_205_in
    );
\prv_crc_cr0[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rstart,
      I1 => c_en,
      O => \prv_crc_cr0[15]_i_1_n_0\
    );
\prv_crc_cr0[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[15]_i_3_n_0\,
      I1 => rstart,
      O => p_1_in(15)
    );
\prv_crc_cr0[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_335_in,
      I1 => p_337_in,
      I2 => p_338_in,
      I3 => Q(3),
      I4 => Q(4),
      I5 => p_336_in,
      O => \prv_crc_cr0[15]_i_3_n_0\
    );
\prv_crc_cr0[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => Q(11),
      O => p_335_in
    );
\prv_crc_cr0[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_307_in,
      I1 => p_306_in,
      O => p_337_in
    );
\prv_crc_cr0[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_305_in,
      I1 => p_317_in,
      O => p_338_in
    );
\prv_crc_cr0[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_308_in,
      I1 => Q(15),
      O => p_336_in
    );
\prv_crc_cr0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[1]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(1)
    );
\prv_crc_cr0[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => p_325_in,
      I3 => p_300_in,
      I4 => p_289_in,
      I5 => p_268_in,
      O => \prv_crc_cr0[1]_i_2_n_0\
    );
\prv_crc_cr0[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(2)
    );
\prv_crc_cr0[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_330_in,
      I1 => p_309_in,
      I2 => p_306_in,
      I3 => \prv_crc_cr0[2]_i_4_n_0\,
      O => \prv_crc_cr0[2]_i_2_n_0\
    );
\prv_crc_cr0[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[2]_i_5_n_0\,
      I1 => p_218_in,
      I2 => \prv_crc_cr0[12]_i_11_n_0\,
      I3 => \prv_crc_cr0[2]_i_6_n_0\,
      I4 => p_231_in,
      I5 => p_232_in,
      O => p_306_in
    );
\prv_crc_cr0[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_310_in,
      I1 => Q(10),
      I2 => Q(14),
      I3 => Q(7),
      I4 => Q(6),
      O => \prv_crc_cr0[2]_i_4_n_0\
    );
\prv_crc_cr0[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"569A"
    )
        port map (
      I0 => \c_data_reg[15]\(4),
      I1 => c_en,
      I2 => prv_crc_cr1(7),
      I3 => prv_crc_cr0(7),
      O => \prv_crc_cr0[2]_i_5_n_0\
    );
\prv_crc_cr0[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969669996969966"
    )
        port map (
      I0 => \c_data_reg[1]\,
      I1 => \c_data_reg[0]\,
      I2 => prv_crc_cr0(12),
      I3 => prv_crc_cr1(12),
      I4 => c_en,
      I5 => \c_data_reg[15]\(9),
      O => \prv_crc_cr0[2]_i_6_n_0\
    );
\prv_crc_cr0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[3]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(3)
    );
\prv_crc_cr0[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[3]_i_3_n_0\,
      I1 => p_314_in,
      I2 => Q(11),
      I3 => Q(15),
      I4 => p_308_in,
      I5 => p_291_in,
      O => \prv_crc_cr0[3]_i_2_n_0\
    );
\prv_crc_cr0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(0),
      I1 => Q(7),
      I2 => Q(8),
      I3 => p_307_in,
      I4 => p_306_in,
      O => \prv_crc_cr0[3]_i_3_n_0\
    );
\prv_crc_cr0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[4]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(4)
    );
\prv_crc_cr0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[12]_i_2_n_0\,
      I1 => p_300_in,
      I2 => Q(9),
      I3 => p_262_in,
      I4 => Q(4),
      I5 => Q(5),
      O => \prv_crc_cr0[4]_i_2_n_0\
    );
\prv_crc_cr0[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[14]_i_13_n_0\,
      I1 => \nxt_crc_8bit0114_out__0\,
      I2 => \prv_crc_cr0[13]_i_13_n_0\,
      I3 => p_186_in,
      I4 => \c_data_reg[15]\(6),
      I5 => \prv_crc_cr0[13]_i_12_n_0\,
      O => p_300_in
    );
\prv_crc_cr0[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_301_in,
      I1 => p_305_in,
      O => p_262_in
    );
\prv_crc_cr0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[5]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(5)
    );
\prv_crc_cr0[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_309_in,
      I1 => p_267_in,
      I2 => p_327_in,
      I3 => Q(10),
      I4 => p_328_in,
      I5 => p_268_in,
      O => \prv_crc_cr0[5]_i_2_n_0\
    );
\prv_crc_cr0[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_310_in,
      I1 => p_301_in,
      O => p_268_in
    );
\prv_crc_cr0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[6]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(6)
    );
\prv_crc_cr0[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[6]_i_3_n_0\,
      I1 => p_64_in,
      I2 => p_318_in,
      I3 => p_310_in,
      I4 => p_337_in,
      I5 => p_332_in,
      O => \prv_crc_cr0[6]_i_2_n_0\
    );
\prv_crc_cr0[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_314_in,
      I1 => Q(11),
      I2 => Q(7),
      O => \prv_crc_cr0[6]_i_3_n_0\
    );
\prv_crc_cr0[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => Q(2),
      O => p_64_in
    );
\prv_crc_cr0[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => p_318_in
    );
\prv_crc_cr0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[7]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(7)
    );
\prv_crc_cr0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[7]_i_3_n_0\,
      I1 => p_320_in,
      I2 => Q(3),
      I3 => Q(4),
      I4 => p_322_in,
      I5 => p_291_in,
      O => \prv_crc_cr0[7]_i_2_n_0\
    );
\prv_crc_cr0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_306_in,
      I1 => Q(7),
      I2 => Q(8),
      I3 => p_305_in,
      I4 => p_317_in,
      I5 => p_323_in,
      O => \prv_crc_cr0[7]_i_3_n_0\
    );
\prv_crc_cr0[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(8)
    );
\prv_crc_cr0[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1BE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(7),
      I2 => prv_crc_cr0(7),
      I3 => \c_data_reg[15]\(3),
      O => \prv_crc_cr0[8]_i_10_n_0\
    );
\prv_crc_cr0[8]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353AC5CA"
    )
        port map (
      I0 => prv_crc_cr1(10),
      I1 => prv_crc_cr0(10),
      I2 => c_en,
      I3 => prv_crc_cr1(14),
      I4 => prv_crc_cr0(14),
      O => p_190_in
    );
\prv_crc_cr0[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_3_n_0\,
      I1 => \prv_crc_cr0[8]_i_4_n_0\,
      I2 => p_322_in,
      I3 => p_287_in,
      I4 => p_291_in,
      I5 => p_305_in,
      O => \prv_crc_cr0[8]_i_2_n_0\
    );
\prv_crc_cr0[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => p_301_in,
      I3 => Q(13),
      I4 => Q(9),
      O => \prv_crc_cr0[8]_i_3_n_0\
    );
\prv_crc_cr0[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_323_in,
      I1 => p_325_in,
      I2 => \prv_crc_cr0[8]_i_8_n_0\,
      I3 => \prv_crc_cr0[13]_i_13_n_0\,
      I4 => \prv_crc_cr0[13]_i_14_n_0\,
      I5 => \prv_crc_cr0[8]_i_9_n_0\,
      O => \prv_crc_cr0[8]_i_4_n_0\
    );
\prv_crc_cr0[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_168_in,
      I1 => p_314_in,
      O => p_322_in
    );
\prv_crc_cr0[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \prv_crc_cr0[8]_i_10_n_0\,
      I1 => \c_data_reg[15]\(4),
      I2 => p_20_in107_in,
      I3 => p_190_in,
      I4 => \c_data_reg[15]\(11),
      I5 => \c_data_reg[15]\(7),
      O => p_287_in
    );
\prv_crc_cr0[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => p_323_in
    );
\prv_crc_cr0[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_186_in,
      I1 => \c_data_reg[15]\(6),
      I2 => p_0_in171_in,
      I3 => p_13_in97_in,
      I4 => \c_data_reg[15]\(11),
      I5 => \c_data_reg[15]\(7),
      O => \prv_crc_cr0[8]_i_8_n_0\
    );
\prv_crc_cr0[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => Q(2),
      O => \prv_crc_cr0[8]_i_9_n_0\
    );
\prv_crc_cr0[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \prv_crc_cr0[9]_i_2_n_0\,
      I1 => rstart,
      O => p_1_in(9)
    );
\prv_crc_cr0[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_298_in,
      I1 => p_299_in,
      I2 => p_267_in,
      I3 => \prv_crc_cr0[9]_i_6_n_0\,
      I4 => \prv_crc_cr0[13]_i_7_n_0\,
      I5 => \prv_crc_cr0[9]_i_7_n_0\,
      O => \prv_crc_cr0[9]_i_2_n_0\
    );
\prv_crc_cr0[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => Q(14),
      O => p_298_in
    );
\prv_crc_cr0[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_330_in,
      I1 => \prv_crc_cr0[14]_i_20_n_0\,
      I2 => \prv_crc_cr0[14]_i_19_n_0\,
      I3 => p_16_in100_in,
      I4 => p_27_in,
      I5 => p_0_in75_in,
      O => p_299_in
    );
\prv_crc_cr0[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => p_267_in
    );
\prv_crc_cr0[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_317_in,
      I1 => p_287_in,
      I2 => p_168_in,
      I3 => Q(3),
      I4 => Q(9),
      O => \prv_crc_cr0[9]_i_6_n_0\
    );
\prv_crc_cr0[9]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_310_in,
      I1 => Q(2),
      I2 => Q(1),
      O => \prv_crc_cr0[9]_i_7_n_0\
    );
\prv_crc_cr0_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(0),
      PRE => SR(0),
      Q => prv_crc_cr0(0)
    );
\prv_crc_cr0_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(10),
      PRE => SR(0),
      Q => prv_crc_cr0(10)
    );
\prv_crc_cr0_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(11),
      PRE => SR(0),
      Q => prv_crc_cr0(11)
    );
\prv_crc_cr0_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(12),
      PRE => SR(0),
      Q => prv_crc_cr0(12)
    );
\prv_crc_cr0_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(13),
      PRE => SR(0),
      Q => prv_crc_cr0(13)
    );
\prv_crc_cr0_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(14),
      PRE => SR(0),
      Q => prv_crc_cr0(14)
    );
\prv_crc_cr0_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(15),
      PRE => SR(0),
      Q => prv_crc_cr0(15)
    );
\prv_crc_cr0_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(1),
      PRE => SR(0),
      Q => prv_crc_cr0(1)
    );
\prv_crc_cr0_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(2),
      PRE => SR(0),
      Q => prv_crc_cr0(2)
    );
\prv_crc_cr0_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(3),
      PRE => SR(0),
      Q => prv_crc_cr0(3)
    );
\prv_crc_cr0_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(4),
      PRE => SR(0),
      Q => prv_crc_cr0(4)
    );
\prv_crc_cr0_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(5),
      PRE => SR(0),
      Q => prv_crc_cr0(5)
    );
\prv_crc_cr0_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(6),
      PRE => SR(0),
      Q => prv_crc_cr0(6)
    );
\prv_crc_cr0_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(7),
      PRE => SR(0),
      Q => prv_crc_cr0(7)
    );
\prv_crc_cr0_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(8),
      PRE => SR(0),
      Q => prv_crc_cr0(8)
    );
\prv_crc_cr0_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => \prv_crc_cr0[15]_i_1_n_0\,
      D => p_1_in(9),
      PRE => SR(0),
      Q => prv_crc_cr0(9)
    );
\prv_crc_cr1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(0),
      I2 => prv_crc_cr0(0),
      I3 => rstart,
      O => p_0_in(0)
    );
\prv_crc_cr1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(10),
      I2 => prv_crc_cr0(10),
      I3 => rstart,
      O => p_0_in(10)
    );
\prv_crc_cr1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(11),
      I2 => prv_crc_cr0(11),
      I3 => rstart,
      O => p_0_in(11)
    );
\prv_crc_cr1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(12),
      I2 => prv_crc_cr0(12),
      I3 => rstart,
      O => p_0_in(12)
    );
\prv_crc_cr1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(13),
      I2 => prv_crc_cr0(13),
      I3 => rstart,
      O => p_0_in(13)
    );
\prv_crc_cr1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(14),
      I2 => prv_crc_cr0(14),
      I3 => rstart,
      O => p_0_in(14)
    );
\prv_crc_cr1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(15),
      I2 => prv_crc_cr0(15),
      I3 => rstart,
      O => p_0_in(15)
    );
\prv_crc_cr1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(1),
      I2 => prv_crc_cr0(1),
      I3 => rstart,
      O => p_0_in(1)
    );
\prv_crc_cr1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(2),
      I2 => prv_crc_cr0(2),
      I3 => rstart,
      O => p_0_in(2)
    );
\prv_crc_cr1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(3),
      I2 => prv_crc_cr0(3),
      I3 => rstart,
      O => p_0_in(3)
    );
\prv_crc_cr1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(4),
      I2 => prv_crc_cr0(4),
      I3 => rstart,
      O => p_0_in(4)
    );
\prv_crc_cr1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(5),
      I2 => prv_crc_cr0(5),
      I3 => rstart,
      O => p_0_in(5)
    );
\prv_crc_cr1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(6),
      I2 => prv_crc_cr0(6),
      I3 => rstart,
      O => p_0_in(6)
    );
\prv_crc_cr1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(7),
      I2 => prv_crc_cr0(7),
      I3 => rstart,
      O => p_0_in(7)
    );
\prv_crc_cr1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(8),
      I2 => prv_crc_cr0(8),
      I3 => rstart,
      O => p_0_in(8)
    );
\prv_crc_cr1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE4"
    )
        port map (
      I0 => c_en,
      I1 => prv_crc_cr1(9),
      I2 => prv_crc_cr0(9),
      I3 => rstart,
      O => p_0_in(9)
    );
\prv_crc_cr1_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(0),
      PRE => SR(0),
      Q => prv_crc_cr1(0)
    );
\prv_crc_cr1_reg[10]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(10),
      PRE => SR(0),
      Q => prv_crc_cr1(10)
    );
\prv_crc_cr1_reg[11]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(11),
      PRE => SR(0),
      Q => prv_crc_cr1(11)
    );
\prv_crc_cr1_reg[12]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(12),
      PRE => SR(0),
      Q => prv_crc_cr1(12)
    );
\prv_crc_cr1_reg[13]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(13),
      PRE => SR(0),
      Q => prv_crc_cr1(13)
    );
\prv_crc_cr1_reg[14]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(14),
      PRE => SR(0),
      Q => prv_crc_cr1(14)
    );
\prv_crc_cr1_reg[15]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(15),
      PRE => SR(0),
      Q => prv_crc_cr1(15)
    );
\prv_crc_cr1_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(1),
      PRE => SR(0),
      Q => prv_crc_cr1(1)
    );
\prv_crc_cr1_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(2),
      PRE => SR(0),
      Q => prv_crc_cr1(2)
    );
\prv_crc_cr1_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(3),
      PRE => SR(0),
      Q => prv_crc_cr1(3)
    );
\prv_crc_cr1_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(4),
      PRE => SR(0),
      Q => prv_crc_cr1(4)
    );
\prv_crc_cr1_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(5),
      PRE => SR(0),
      Q => prv_crc_cr1(5)
    );
\prv_crc_cr1_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(6),
      PRE => SR(0),
      Q => prv_crc_cr1(6)
    );
\prv_crc_cr1_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(7),
      PRE => SR(0),
      Q => prv_crc_cr1(7)
    );
\prv_crc_cr1_reg[8]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(8),
      PRE => SR(0),
      Q => prv_crc_cr1(8)
    );
\prv_crc_cr1_reg[9]\: unisim.vcomponents.FDPE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_in(9),
      PRE => SR(0),
      Q => prv_crc_cr1(9)
    );
rstart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDDFD"
    )
        port map (
      I0 => core_men_r2c,
      I1 => \^rstart_reg\,
      I2 => aresetn_d1,
      I3 => aresetn_d2,
      I4 => crc_rst,
      O => rstart_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_data is
  port (
    wc_gt_pload : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_wip_reg : out STD_LOGIC;
    wc_err : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : out STD_LOGIC;
    lp_count_en : out STD_LOGIC_VECTOR ( 3 downto 0 );
    src_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    fsm_wip_reg : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[31]_0\ : out STD_LOGIC;
    end_mem_wr2 : out STD_LOGIC;
    lbuf_blk_wen_i : out STD_LOGIC;
    data_shutdown : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[2]\ : out STD_LOGIC;
    data_done : out STD_LOGIC;
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[18]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    \LINE_BUF_WR_64.mem_wen_i_reg_0\ : out STD_LOGIC;
    \LP_CNTS[3].lp_data_reg[3]_0\ : out STD_LOGIC;
    fsfe_errframesync : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_byte_cnt_reg[12]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cur_byte_cnt_reg[15]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[11]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[10]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[7]_0\ : out STD_LOGIC;
    \cur_byte_cnt_reg[6]_0\ : out STD_LOGIC;
    \LINE_BUF_WR_64.str_fwd_reg_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \exp_crc_i_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \exp_crc_i_reg[12]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p_strb_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_partial_reg_0 : out STD_LOGIC;
    \cur_byte_cnt_reg[5]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    crc_blk_sel : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    data_wip : in STD_LOGIC;
    end_mem_wr2_reg_0 : in STD_LOGIC;
    crc_partial0 : in STD_LOGIC;
    mem_wen0 : in STD_LOGIC;
    ram_full_i_reg : in STD_LOGIC;
    fsm_wip_reg_reg_0 : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_aresetn : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \byte_cnt_reg_reg[11]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_men_r2c : in STD_LOGIC;
    short_pkt_reg : in STD_LOGIC;
    pkt_rdvld_reg : in STD_LOGIC;
    long_pkt_out_reg : in STD_LOGIC;
    short_pkt : in STD_LOGIC;
    \data_type_reg_reg[1]\ : in STD_LOGIC;
    diwc_corrected_zero : in STD_LOGIC;
    \data_type_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    short_pkt_reg_0 : in STD_LOGIC;
    mem_wdata2 : in STD_LOGIC;
    ecc_start_d1 : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC;
    full : in STD_LOGIC;
    \byte_cnt_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \byt_cnt_adj_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \c_data_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_p_strb_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_start_d1 : in STD_LOGIC;
    diwc_corrected_lte4 : in STD_LOGIC;
    pkt_rdvld_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[7]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \byte_cnt_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \byte_cnt_reg_reg[0]\ : in STD_LOGIC;
    \byte_cnt_reg_reg[1]_0\ : in STD_LOGIC;
    \byte_cnt_reg_reg[1]_1\ : in STD_LOGIC;
    \byte_cnt_reg_reg[0]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[27]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    clear : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_data : entity is "mipi_csi2_rx_ctrl_v1_0_6_data";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_data;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_data is
  signal \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\ : STD_LOGIC;
  signal \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_10\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_8\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_9\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_10\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_11\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_12\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_13\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_14\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_15\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_8\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_9\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_5_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_6_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_9_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[64]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[66]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[67]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[31]_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_7\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg__1\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wen_i_reg_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_1_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.str_fwd_i_3_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_data[0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_2_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_3_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_4_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header[0]_i_5_n_0\ : STD_LOGIC;
  signal \LP_CNTS[0].lp_header_reg_n_0_[0]\ : STD_LOGIC;
  signal \LP_CNTS[1].lp_header[1]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNTS[2].lp_header[2]_i_1_n_0\ : STD_LOGIC;
  signal \^lp_cnts[3].lp_data_reg[3]_0\ : STD_LOGIC;
  signal \LP_CNTS[3].lp_header[3]_i_1_n_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal core_men_f : STD_LOGIC;
  signal core_men_f_i_1_n_0 : STD_LOGIC;
  signal crc_p_strb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal crc_p_value : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal crc_partial : STD_LOGIC;
  signal cur_byte_cnt : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \cur_byte_cnt[14]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_1_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_2_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[15]_i_6_n_0\ : STD_LOGIC;
  signal \cur_byte_cnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[10]_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[11]_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[12]_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[4]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cur_byte_cnt_reg[6]_0\ : STD_LOGIC;
  signal \^cur_byte_cnt_reg[7]_0\ : STD_LOGIC;
  signal \^data_done\ : STD_LOGIC;
  signal data_sdown_reg_i_1_n_0 : STD_LOGIC;
  signal data_sdown_reg_i_2_n_0 : STD_LOGIC;
  signal \^data_shutdown\ : STD_LOGIC;
  signal \^data_wip_reg\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 67 downto 0 );
  signal end_mem_wr1 : STD_LOGIC;
  signal end_mem_wr1_i_1_n_0 : STD_LOGIC;
  signal end_mem_wr1_i_2_n_0 : STD_LOGIC;
  signal \^end_mem_wr2\ : STD_LOGIC;
  signal end_mem_wr2_i_1_n_0 : STD_LOGIC;
  signal end_mem_wr2_i_2_n_0 : STD_LOGIC;
  signal \exp_crc_i[15]_i_3_n_0\ : STD_LOGIC;
  signal \exp_crc_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_wip_reg\ : STD_LOGIC;
  signal \^lbuf_blk_wen_i\ : STD_LOGIC;
  signal lbuf_blk_wen_i_i_1_n_0 : STD_LOGIC;
  signal lbuf_rst_code : STD_LOGIC;
  signal mem_data_l32 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_data_l32_d : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal mem_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_wdata[64]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[65]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[66]_i_1_n_0\ : STD_LOGIC;
  signal \mem_wdata[67]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in115_in : STD_LOGIC;
  signal p_0_in132_in : STD_LOGIC;
  signal p_0_in93_in : STD_LOGIC;
  signal p_0_in94_in : STD_LOGIC;
  signal p_0_in95_in : STD_LOGIC;
  signal p_0_in96_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_10_out : STD_LOGIC;
  signal p_117_out : STD_LOGIC;
  signal p_134_out : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_151_out : STD_LOGIC;
  signal p_16_out : STD_LOGIC;
  signal p_18_out : STD_LOGIC;
  signal p_1_in116_in : STD_LOGIC;
  signal p_1_in133_in : STD_LOGIC;
  signal p_1_in177_in : STD_LOGIC;
  signal p_1_in97_in : STD_LOGIC;
  signal p_20_out : STD_LOGIC;
  signal p_25_out : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 14 downto 4 );
  signal p_2_out : STD_LOGIC;
  signal p_3_in178_in : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal p_98_out : STD_LOGIC;
  signal p_9_out : STD_LOGIC;
  signal pkt_valid_d1 : STD_LOGIC;
  signal pre_byt_cnt1_i_12_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_13_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_14_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_15_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_16_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_17_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_18_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_19_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_2_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_4_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_5_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_7_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_i_9_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_0 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_1 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_2 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_3 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_5 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_6 : STD_LOGIC;
  signal pre_byt_cnt1_reg_i_3_n_7 : STD_LOGIC;
  signal pre_byt_cnt1_reg_n_0 : STD_LOGIC;
  signal pre_byt_cnt2 : STD_LOGIC;
  signal pre_byt_cnt22186_in : STD_LOGIC;
  signal pre_byt_cnt2_i_10_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_11_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_12_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_13_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_14_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_15_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_16_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_17_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_1_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_3_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_4_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_6_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_i_8_n_0 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_1 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_2 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_3 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_5 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_6 : STD_LOGIC;
  signal pre_byt_cnt2_reg_i_2_n_7 : STD_LOGIC;
  signal pre_byt_cnt2_reg_n_0 : STD_LOGIC;
  signal \^wc_gt_pload\ : STD_LOGIC;
  signal wc_gt_pload0 : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pre_byt_cnt1_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pre_byt_cnt1_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_pre_byt_cnt2_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_pre_byt_cnt2_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[65]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wen_i_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.str_fwd_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.str_fwd_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_data[0]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_header[0]_i_3\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \LP_CNTS[1].lp_count_en[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cur_byte_cnt[10]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cur_byte_cnt[11]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \cur_byte_cnt[15]_i_6\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cur_byte_cnt[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \cur_byte_cnt[6]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \data_p_strb[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \data_p_strb[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of data_sdown_reg_i_2 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of data_wip_reg_i_6 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of end_mem_wr1_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of end_mem_wr2_i_2 : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \exp_crc_i[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \exp_crc_i[15]_i_3\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \exp_crc_i[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \exp_crc_i[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \exp_crc_i[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \exp_crc_i[5]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \exp_crc_i[6]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \exp_crc_i[7]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \mem_wdata[64]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \mem_wdata[66]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \mem_wdata[67]_i_1\ : label is "soft_lutpair82";
begin
  \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[18]_0\(12 downto 0) <= \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(12 downto 0);
  \LINE_BUF_WR_64.mem_wdata_i_reg[31]_0\ <= \^line_buf_wr_64.mem_wdata_i_reg[31]_0\;
  \LINE_BUF_WR_64.mem_wen_i_reg_0\ <= \^line_buf_wr_64.mem_wen_i_reg_0\;
  \LP_CNTS[3].lp_data_reg[3]_0\ <= \^lp_cnts[3].lp_data_reg[3]_0\;
  SR(0) <= \^sr\(0);
  \cur_byte_cnt_reg[10]_0\ <= \^cur_byte_cnt_reg[10]_0\;
  \cur_byte_cnt_reg[11]_0\ <= \^cur_byte_cnt_reg[11]_0\;
  \cur_byte_cnt_reg[12]_0\ <= \^cur_byte_cnt_reg[12]_0\;
  \cur_byte_cnt_reg[4]_0\(3 downto 0) <= \^cur_byte_cnt_reg[4]_0\(3 downto 0);
  \cur_byte_cnt_reg[6]_0\ <= \^cur_byte_cnt_reg[6]_0\;
  \cur_byte_cnt_reg[7]_0\ <= \^cur_byte_cnt_reg[7]_0\;
  data_done <= \^data_done\;
  data_shutdown <= \^data_shutdown\;
  data_wip_reg <= \^data_wip_reg\;
  din(67 downto 0) <= \^din\(67 downto 0);
  end_mem_wr2 <= \^end_mem_wr2\;
  fsm_wip_reg <= \^fsm_wip_reg\;
  lbuf_blk_wen_i <= \^lbuf_blk_wen_i\;
  wc_gt_pload <= \^wc_gt_pload\;
  wr_en <= \^wr_en\;
\ERR_FRAME_SYNC[0].fe_hunt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8AA00020002"
    )
        port map (
      I0 => \syncstages_ff_reg[1]\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      O => p_9_out
    );
\ERR_FRAME_SYNC[0].fe_hunt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_9_out,
      Q => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      R => '0'
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCF8FCFCFCFFF"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      I2 => \syncstages_ff_reg[1]\,
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      O => p_13_out
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => \^lp_cnts[3].lp_data_reg[3]_0\,
      O => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\
    );
\ERR_FRAME_SYNC[0].fs_hunt[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF7F"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(1),
      O => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\
    );
\ERR_FRAME_SYNC[0].fs_hunt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_13_out,
      Q => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      R => '0'
    );
\ERR_FRAME_SYNC[1].fe_hunt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AA00080008"
    )
        port map (
      I0 => \syncstages_ff_reg[1]\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => p_1_in177_in,
      O => p_6_out
    );
\ERR_FRAME_SYNC[1].fe_hunt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_6_out,
      Q => p_1_in177_in,
      R => '0'
    );
\ERR_FRAME_SYNC[1].fs_hunt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF8FCFCFCFFFCF"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => p_0_in93_in,
      I2 => \syncstages_ff_reg[1]\,
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      O => p_8_out
    );
\ERR_FRAME_SYNC[1].fs_hunt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_8_out,
      Q => p_0_in93_in,
      R => '0'
    );
\ERR_FRAME_SYNC[2].fe_hunt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7040400000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I4 => p_3_in178_in,
      I5 => \syncstages_ff_reg[1]\,
      O => p_3_out
    );
\ERR_FRAME_SYNC[2].fe_hunt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_3_out,
      Q => p_3_in178_in,
      R => '0'
    );
\ERR_FRAME_SYNC[2].fs_hunt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD5FFDDDDDDDD"
    )
        port map (
      I0 => \syncstages_ff_reg[1]\,
      I1 => p_0_in94_in,
      I2 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => p_5_out
    );
\ERR_FRAME_SYNC[2].fs_hunt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_5_out,
      Q => p_0_in94_in,
      R => '0'
    );
\ERR_FRAME_SYNC[3].fe_hunt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00800080"
    )
        port map (
      I0 => \syncstages_ff_reg[1]\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\,
      O => p_0_out
    );
\ERR_FRAME_SYNC[3].fe_hunt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_out,
      Q => \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\,
      R => '0'
    );
\ERR_FRAME_SYNC[3].fs_hunt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FCFCFCFFFCFCFCF"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => p_0_in95_in,
      I2 => \syncstages_ff_reg[1]\,
      I3 => mem_vc(0),
      I4 => mem_vc(1),
      I5 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      O => p_2_out
    );
\ERR_FRAME_SYNC[3].fs_hunt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_2_out,
      Q => p_0_in95_in,
      R => '0'
    );
\ERR_FRAME_SYNC_ALL[0].errframesync[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000F00040004"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \ERR_FRAME_SYNC[0].fe_hunt_reg_n_0_[0]\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      O => fsfe_errframesync(0)
    );
\ERR_FRAME_SYNC_ALL[1].errframesync[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000F000400040"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => p_1_in177_in,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => p_0_in93_in,
      O => fsfe_errframesync(1)
    );
\ERR_FRAME_SYNC_ALL[2].errframesync[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000F000400040"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => p_3_in178_in,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => p_0_in94_in,
      O => fsfe_errframesync(2)
    );
\ERR_FRAME_SYNC_ALL[3].errframesync[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000F00040004000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_2_n_0\,
      I1 => \ERR_FRAME_SYNC[3].fe_hunt_reg_n_0_[3]\,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I5 => p_0_in95_in,
      O => fsfe_errframesync(3)
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => core_men_r2c,
      I4 => m_axis_aresetn,
      I5 => \ERR_FRAME_SYNC[0].fs_hunt_reg_n_0_[0]\,
      O => p_25_out
    );
\FRAME_RCVD_GEN[0].frame_rcvd_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_25_out,
      Q => \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\,
      R => '0'
    );
\FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => core_men_r2c,
      I4 => m_axis_aresetn,
      I5 => p_0_in93_in,
      O => \FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1_n_0\
    );
\FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FRAME_RCVD_GEN[1].frame_rcvd_i[1]_i_1_n_0\,
      Q => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\,
      R => '0'
    );
\FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => p_0_in94_in,
      I1 => core_men_r2c,
      I2 => m_axis_aresetn,
      I3 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I4 => mem_vc(0),
      I5 => mem_vc(1),
      O => \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1_n_0\
    );
\FRAME_RCVD_GEN[2].frame_rcvd_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \FRAME_RCVD_GEN[2].frame_rcvd_i[2]_i_1_n_0\,
      Q => \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\,
      R => '0'
    );
\FRAME_RCVD_GEN[3].frame_rcvd_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \ERR_FRAME_SYNC[0].fs_hunt[0]_i_3_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => core_men_r2c,
      I4 => m_axis_aresetn,
      I5 => p_0_in95_in,
      O => p_10_out
    );
\FRAME_RCVD_GEN[3].frame_rcvd_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_10_out,
      Q => \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\,
      R => '0'
    );
\FSM_sequential_cur_state[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020200"
    )
        port map (
      I0 => \^data_done\,
      I1 => \out\(0),
      I2 => \^wc_gt_pload\,
      I3 => Q(4),
      I4 => Q(5),
      O => \FSM_sequential_cur_state_reg[2]\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^data_wip_reg\,
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\,
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330333033301111"
    )
        port map (
      I0 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I1 => \^wc_gt_pload\,
      I2 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6_n_0\,
      I3 => diwc_corrected_zero,
      I4 => \data_type_reg_reg[5]\(1),
      I5 => \data_type_reg_reg[5]\(0),
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(0),
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_5_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => core_men_f,
      I1 => pkt_valid_d1,
      I2 => pkt_valid,
      I3 => pre_byt_cnt2_reg_n_0,
      O => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_6_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_8\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(7),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_15\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(8),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\,
      CO(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_1\,
      CO(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_2\,
      CO(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_8\,
      O(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_9\,
      O(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_10\,
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_15\,
      S(7 downto 5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18 downto 16),
      S(4 downto 0) => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(12 downto 8)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_14\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(9),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_13\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(10),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_12\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(11),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_11\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(12),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_10\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(16),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_9\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(17),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_8\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_15\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(19),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[11]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\,
      CO(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_1\,
      CO(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_2\,
      CO(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_8\,
      O(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_9\,
      O(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_10\,
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_15\,
      S(7 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26 downto 19)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_14\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(20),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_13\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(21),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_12\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(22),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_11\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(23),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_10\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(24),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_9\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(25),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_8\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_15\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(27),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[19]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_7\,
      DI(7 downto 5) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_DI_UNCONNECTED\(7 downto 5),
      DI(4 downto 0) => B"00000",
      O(7 downto 5) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_O_UNCONNECTED\(7 downto 5),
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_15\,
      S(7 downto 5) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_S_UNCONNECTED\(7 downto 5),
      S(4 downto 0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31 downto 27)
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_14\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(28),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_13\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(29),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_12\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(30),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[27]_i_1_n_11\,
      Q => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_15\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(0),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_0\,
      CO(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_1\,
      CO(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_2\,
      CO(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_5\,
      CO(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_6\,
      CO(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_8\,
      O(6) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_9\,
      O(5) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_10\,
      O(4) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_11\,
      O(3) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_12\,
      O(2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_13\,
      O(1) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_14\,
      O(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_15\,
      S(7 downto 1) => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(7 downto 1),
      S(0) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_5_n_0\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_14\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(1),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_13\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(2),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_12\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(3),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_11\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(4),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_10\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(5),
      R => clear
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      D => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]_i_3_n_9\,
      Q => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(6),
      R => clear
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(0),
      Q => mem_data_l32_d(0),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(10),
      Q => mem_data_l32_d(10),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(11),
      Q => mem_data_l32_d(11),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(12),
      Q => mem_data_l32_d(12),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(13),
      Q => mem_data_l32_d(13),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(14),
      Q => mem_data_l32_d(14),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(15),
      Q => mem_data_l32_d(15),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(16),
      Q => mem_data_l32_d(16),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(17),
      Q => mem_data_l32_d(17),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(18),
      Q => mem_data_l32_d(18),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(19),
      Q => mem_data_l32_d(19),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(1),
      Q => mem_data_l32_d(1),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(20),
      Q => mem_data_l32_d(20),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(21),
      Q => mem_data_l32_d(21),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(22),
      Q => mem_data_l32_d(22),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(23),
      Q => mem_data_l32_d(23),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(24),
      Q => mem_data_l32_d(24),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(25),
      Q => mem_data_l32_d(25),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(26),
      Q => mem_data_l32_d(26),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(27),
      Q => mem_data_l32_d(27),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(28),
      Q => mem_data_l32_d(28),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(29),
      Q => mem_data_l32_d(29),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(2),
      Q => mem_data_l32_d(2),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(30),
      Q => mem_data_l32_d(30),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(31),
      Q => mem_data_l32_d(31),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(3),
      Q => mem_data_l32_d(3),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(4),
      Q => mem_data_l32_d(4),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(5),
      Q => mem_data_l32_d(5),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(6),
      Q => mem_data_l32_d(6),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(7),
      Q => mem_data_l32_d(7),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(8),
      Q => mem_data_l32_d(8),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_d_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_data_l32(9),
      Q => mem_data_l32_d(9),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(0),
      Q => mem_data_l32(0),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(10),
      Q => mem_data_l32(10),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(11),
      Q => mem_data_l32(11),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(12),
      Q => mem_data_l32(12),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(13),
      Q => mem_data_l32(13),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(14),
      Q => mem_data_l32(14),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(15),
      Q => mem_data_l32(15),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(16),
      Q => mem_data_l32(16),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(17),
      Q => mem_data_l32(17),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(18),
      Q => mem_data_l32(18),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(19),
      Q => mem_data_l32(19),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(1),
      Q => mem_data_l32(1),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(20),
      Q => mem_data_l32(20),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(21),
      Q => mem_data_l32(21),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(22),
      Q => mem_data_l32(22),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(23),
      Q => mem_data_l32(23),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(24),
      Q => mem_data_l32(24),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(25),
      Q => mem_data_l32(25),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(26),
      Q => mem_data_l32(26),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(27),
      Q => mem_data_l32(27),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(28),
      Q => mem_data_l32(28),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(29),
      Q => mem_data_l32(29),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(2),
      Q => mem_data_l32(2),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(30),
      Q => mem_data_l32(30),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(31),
      Q => mem_data_l32(31),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(3),
      Q => mem_data_l32(3),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(4),
      Q => mem_data_l32(4),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(5),
      Q => mem_data_l32(5),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(6),
      Q => mem_data_l32(6),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(7),
      Q => mem_data_l32(7),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(8),
      Q => mem_data_l32(8),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_data_l32_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_rdvld_reg_0(0),
      D => \gpr1.dout_i_reg[7]\(9),
      Q => mem_data_l32(9),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(0),
      I3 => mem_data_l32(0),
      I4 => mem_data_l32_d(0),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(10),
      I3 => mem_data_l32(10),
      I4 => mem_data_l32_d(10),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(11),
      I3 => mem_data_l32(11),
      I4 => mem_data_l32_d(11),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(12),
      I3 => mem_data_l32_d(12),
      I4 => short_pkt_reg,
      I5 => Q(12),
      O => \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(13),
      I3 => mem_data_l32_d(13),
      I4 => short_pkt_reg,
      I5 => Q(13),
      O => \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(14),
      I3 => mem_data_l32_d(14),
      I4 => short_pkt_reg,
      I5 => Q(14),
      O => \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(15),
      I3 => mem_data_l32_d(15),
      I4 => short_pkt_reg,
      I5 => Q(15),
      O => \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(16),
      I3 => mem_data_l32(16),
      I4 => mem_data_l32_d(16),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(17),
      I3 => mem_data_l32(17),
      I4 => mem_data_l32_d(17),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(18),
      I3 => mem_data_l32(18),
      I4 => mem_data_l32_d(18),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(19),
      I3 => mem_data_l32(19),
      I4 => mem_data_l32_d(19),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(1),
      I3 => mem_data_l32(1),
      I4 => mem_data_l32_d(1),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(20),
      I3 => mem_data_l32(20),
      I4 => mem_data_l32_d(20),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(21),
      I3 => mem_data_l32_d(21),
      I4 => short_pkt_reg,
      I5 => Q(21),
      O => \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(22),
      I3 => mem_data_l32(22),
      I4 => mem_data_l32_d(22),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(23),
      I3 => mem_data_l32_d(23),
      I4 => short_pkt_reg,
      I5 => Q(23),
      O => \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(24),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(24),
      O => \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(25),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(25),
      O => \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(26),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(26),
      O => \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(27),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(27),
      O => \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(28),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(28),
      O => \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(29),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(29),
      O => \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(2),
      I3 => mem_data_l32(2),
      I4 => mem_data_l32_d(2),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(30),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(30),
      O => \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BA00FFFF"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^data_wip_reg\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I4 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(20),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(21),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(18),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(19),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(16),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(17),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(12),
      I1 => Q(23),
      I2 => Q(22),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(11),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(5)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(10),
      I1 => Q(21),
      I2 => Q(20),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(9),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(4)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(8),
      I1 => Q(19),
      I2 => Q(18),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(7),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(3)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(6),
      I1 => Q(17),
      I2 => Q(16),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(5),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(2)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(4),
      I1 => Q(15),
      I2 => Q(14),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(3),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(1)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(2),
      I1 => Q(13),
      I2 => Q(12),
      I3 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[18]_0\(1),
      O => \LINE_BUF_WR_64.str_fwd_reg_0\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8880888"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => mem_data_l32_d(31),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I3 => pkt_valid,
      I4 => mem_data_l32(31),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(30),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(31),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_5_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(28),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(29),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_6_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(26),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(27),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(24),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(25),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(22),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg\(23),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_9_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(3),
      I3 => mem_data_l32(3),
      I4 => mem_data_l32_d(3),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(4),
      I3 => mem_data_l32(4),
      I4 => mem_data_l32_d(4),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(5),
      I3 => mem_data_l32(5),
      I4 => mem_data_l32_d(5),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0C0C044404440"
    )
        port map (
      I0 => \^end_mem_wr2\,
      I1 => m_axis_aresetn,
      I2 => short_pkt_reg_0,
      I3 => end_mem_wr1,
      I4 => \^wc_gt_pload\,
      I5 => core_men_r2c,
      O => \LINE_BUF_WR_64.mem_wdata_i[64]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => end_mem_wr1,
      I1 => \^wc_gt_pload\,
      I2 => core_men_r2c,
      O => \^line_buf_wr_64.mem_wen_i_reg_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040440000"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wen_i_reg_0\,
      I1 => m_axis_aresetn,
      I2 => core_men_r2c,
      I3 => \^end_mem_wr2\,
      I4 => long_pkt_out_reg,
      I5 => short_pkt,
      O => \LINE_BUF_WR_64.mem_wdata_i[66]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070007500"
    )
        port map (
      I0 => end_mem_wr1,
      I1 => \^wc_gt_pload\,
      I2 => core_men_r2c,
      I3 => m_axis_aresetn,
      I4 => \^end_mem_wr2\,
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[67]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(6),
      I3 => mem_data_l32(6),
      I4 => mem_data_l32_d(6),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(7),
      I3 => mem_data_l32(7),
      I4 => mem_data_l32_d(7),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF778800F0F0F0F0"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => Q(8),
      I3 => mem_data_l32(8),
      I4 => mem_data_l32_d(8),
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F780FFFFF7800000"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => mem_data_l32(9),
      I3 => mem_data_l32_d(9),
      I4 => short_pkt_reg,
      I5 => Q(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[0]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[10]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(10),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[11]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(11),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[12]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(12),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[13]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(13),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[14]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(14),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[15]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(15),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[16]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(16),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[17]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(17),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[18]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(18),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[19]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(19),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[1]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[20]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(20),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[21]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(21),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[22]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(22),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[23]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(23),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[24]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(24),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[25]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(25),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[26]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(26),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[27]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(27),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[28]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(28),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[29]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(29),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[2]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[30]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(30),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[31]_i_2_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(31),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => CO(0),
      CI_TOP => '0',
      CO(7) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      CO(6) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_1\,
      CO(5) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_2\,
      CO(4) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_5\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_6\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_5_n_0\,
      S(6) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_6_n_0\,
      S(5) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_7_n_0\,
      S(4) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_8_n_0\,
      S(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_9_n_0\,
      S(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_10_n_0\,
      S(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_11_n_0\,
      S(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_12_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(0),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(1),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(2),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(3),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(4),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(5),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(6),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(7),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[3]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(8),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(9),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(10),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(11),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(12),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(13),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(14),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(15),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(16),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(17),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[4]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(18),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(19),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(20),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(21),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(22),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(23),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(24),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(25),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(26),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(27),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[5]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(28),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(29),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(30),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[7]\(31),
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i[64]_i_1_n_0\,
      Q => p_0_in(0),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr2_reg_0,
      Q => p_0_in(1),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i[66]_i_1_n_0\,
      Q => p_0_in(2),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i[67]_i_1_n_0\,
      Q => p_0_in(3),
      R => '0'
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[6]_i_1_n_0\,
      Q => mem_vc(0),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[7]_i_1_n_0\,
      Q => mem_vc(1),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[8]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(8),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \LINE_BUF_WR_64.mem_wdata_i[31]_i_1_n_0\,
      D => \LINE_BUF_WR_64.mem_wdata_i[9]_i_1_n_0\,
      Q => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(9),
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.mem_wen_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEFFFFFFFF"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_2_n_0\,
      I2 => core_men_r2c,
      I3 => \^end_mem_wr2\,
      I4 => \^line_buf_wr_64.mem_wen_i_reg_0\,
      I5 => short_pkt_reg,
      O => \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\
    );
\LINE_BUF_WR_64.mem_wen_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_wip_reg\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      O => \LINE_BUF_WR_64.mem_wen_i_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_wen_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wen_i_i_1_n_0\,
      Q => \^lp_cnts[3].lp_data_reg[3]_0\,
      R => \^sr\(0)
    );
\LINE_BUF_WR_64.str_fwd_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888008800008000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.str_fwd_i_2_n_0\,
      I1 => \LINE_BUF_WR_64.str_fwd_i_3_n_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\,
      I4 => pkt_rdvld_reg,
      I5 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      O => \LINE_BUF_WR_64.str_fwd_i_1_n_0\
    );
\LINE_BUF_WR_64.str_fwd_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => short_pkt_reg,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_3_n_0\,
      I3 => \^data_wip_reg\,
      O => \LINE_BUF_WR_64.str_fwd_i_2_n_0\
    );
\LINE_BUF_WR_64.str_fwd_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0C4C4"
    )
        port map (
      I0 => \^end_mem_wr2\,
      I1 => m_axis_aresetn,
      I2 => core_men_r2c,
      I3 => \^wc_gt_pload\,
      I4 => end_mem_wr1,
      O => \LINE_BUF_WR_64.str_fwd_i_3_n_0\
    );
\LINE_BUF_WR_64.str_fwd_reg\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.str_fwd_i_1_n_0\,
      Q => \^line_buf_wr_64.mem_wdata_i_reg[31]_0\,
      R => '0'
    );
\LP_CNTS[0].lp_count_en[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I1 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      O => p_151_out
    );
\LP_CNTS[0].lp_count_en_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_151_out,
      Q => lp_count_en(0),
      R => \^sr\(0)
    );
\LP_CNTS[0].lp_data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02000002020000"
    )
        port map (
      I0 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I1 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I2 => full,
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => \syncstages_ff_reg[1]\,
      I5 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      O => p_20_out
    );
\LP_CNTS[0].lp_data[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      O => \LP_CNTS[0].lp_data[0]_i_2_n_0\
    );
\LP_CNTS[0].lp_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_20_out,
      Q => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      R => '0'
    );
\LP_CNTS[0].lp_header[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I1 => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      I2 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      I3 => mem_vc(1),
      I4 => mem_vc(0),
      O => \LP_CNTS[0].lp_header[0]_i_2_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in132_in,
      I1 => \LP_CNTS[0].lp_data_reg_n_0_[0]\,
      I2 => p_0_in96_in,
      I3 => p_0_in115_in,
      O => \LP_CNTS[0].lp_header[0]_i_3_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_5_n_0\,
      I1 => p_0_in(1),
      I2 => p_0_in(2),
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => p_0_in(0),
      I5 => p_0_in(3),
      O => \LP_CNTS[0].lp_header[0]_i_4_n_0\
    );
\LP_CNTS[0].lp_header[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      I1 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      I2 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      I3 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      I4 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      I5 => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      O => \LP_CNTS[0].lp_header[0]_i_5_n_0\
    );
\LP_CNTS[0].lp_header_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[0].lp_header[0]_i_2_n_0\,
      Q => \LP_CNTS[0].lp_header_reg_n_0_[0]\,
      R => ram_full_i_reg
    );
\LP_CNTS[1].lp_count_en[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in132_in,
      I1 => p_1_in133_in,
      O => p_134_out
    );
\LP_CNTS[1].lp_count_en_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_134_out,
      Q => lp_count_en(1),
      R => \^sr\(0)
    );
\LP_CNTS[1].lp_data[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02000002020000"
    )
        port map (
      I0 => p_0_in132_in,
      I1 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I2 => full,
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => \syncstages_ff_reg[1]\,
      I5 => p_1_in133_in,
      O => p_18_out
    );
\LP_CNTS[1].lp_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_18_out,
      Q => p_0_in132_in,
      R => '0'
    );
\LP_CNTS[1].lp_header[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I1 => p_1_in133_in,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      O => \LP_CNTS[1].lp_header[1]_i_1_n_0\
    );
\LP_CNTS[1].lp_header_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[1].lp_header[1]_i_1_n_0\,
      Q => p_1_in133_in,
      R => ram_full_i_reg
    );
\LP_CNTS[2].lp_count_en[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in116_in,
      I1 => p_0_in115_in,
      O => p_117_out
    );
\LP_CNTS[2].lp_count_en_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_117_out,
      Q => lp_count_en(2),
      R => \^sr\(0)
    );
\LP_CNTS[2].lp_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02000002020000"
    )
        port map (
      I0 => p_0_in115_in,
      I1 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I2 => full,
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => \syncstages_ff_reg[1]\,
      I5 => p_1_in116_in,
      O => p_16_out
    );
\LP_CNTS[2].lp_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_16_out,
      Q => p_0_in115_in,
      R => '0'
    );
\LP_CNTS[2].lp_header[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444F44"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I1 => p_1_in116_in,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      O => \LP_CNTS[2].lp_header[2]_i_1_n_0\
    );
\LP_CNTS[2].lp_header_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[2].lp_header[2]_i_1_n_0\,
      Q => p_1_in116_in,
      R => ram_full_i_reg
    );
\LP_CNTS[3].lp_count_en[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_0_in96_in,
      I1 => p_1_in97_in,
      O => p_98_out
    );
\LP_CNTS[3].lp_count_en_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_98_out,
      Q => lp_count_en(3),
      R => \^sr\(0)
    );
\LP_CNTS[3].lp_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E02000002020000"
    )
        port map (
      I0 => p_0_in96_in,
      I1 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I2 => full,
      I3 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I4 => \syncstages_ff_reg[1]\,
      I5 => p_1_in97_in,
      O => p_14_out
    );
\LP_CNTS[3].lp_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_14_out,
      Q => p_0_in96_in,
      R => '0'
    );
\LP_CNTS[3].lp_header[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F444"
    )
        port map (
      I0 => \LP_CNTS[0].lp_header[0]_i_3_n_0\,
      I1 => p_1_in97_in,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => \LP_CNTS[0].lp_header[0]_i_4_n_0\,
      O => \LP_CNTS[3].lp_header[3]_i_1_n_0\
    );
\LP_CNTS[3].lp_header_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LP_CNTS[3].lp_header[3]_i_1_n_0\,
      Q => p_1_in97_in,
      R => ram_full_i_reg
    );
core_men_f_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \^data_done\,
      I1 => m_axis_aresetn,
      I2 => core_men_r2c,
      I3 => core_men_f,
      O => core_men_f_i_1_n_0
    );
core_men_f_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => core_men_f_i_1_n_0,
      Q => core_men_f,
      R => '0'
    );
\crc_blk_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[0]_0\,
      Q => crc_blk_sel(0),
      R => \^sr\(0)
    );
\crc_blk_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]_1\,
      Q => crc_blk_sel(1),
      R => \^sr\(0)
    );
\crc_blk_sel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]_0\,
      Q => crc_blk_sel(2),
      R => \^sr\(0)
    );
\crc_blk_sel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[0]\,
      Q => crc_blk_sel(3),
      R => \^sr\(0)
    );
\crc_p_strb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]\(0),
      Q => crc_p_strb(0),
      R => \^sr\(0)
    );
\crc_p_strb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \byte_cnt_reg_reg[1]\(1),
      Q => crc_p_strb(1),
      R => \^sr\(0)
    );
\crc_p_value_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(0),
      Q => crc_p_value(0),
      R => \^sr\(0)
    );
\crc_p_value_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(10),
      Q => crc_p_value(10),
      R => \^sr\(0)
    );
\crc_p_value_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(11),
      Q => crc_p_value(11),
      R => \^sr\(0)
    );
\crc_p_value_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(12),
      Q => crc_p_value(12),
      R => \^sr\(0)
    );
\crc_p_value_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(13),
      Q => crc_p_value(13),
      R => \^sr\(0)
    );
\crc_p_value_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(14),
      Q => crc_p_value(14),
      R => \^sr\(0)
    );
\crc_p_value_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(15),
      Q => crc_p_value(15),
      R => \^sr\(0)
    );
\crc_p_value_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(1),
      Q => crc_p_value(1),
      R => \^sr\(0)
    );
\crc_p_value_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(2),
      Q => crc_p_value(2),
      R => \^sr\(0)
    );
\crc_p_value_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(3),
      Q => crc_p_value(3),
      R => \^sr\(0)
    );
\crc_p_value_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(4),
      Q => crc_p_value(4),
      R => \^sr\(0)
    );
\crc_p_value_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(5),
      Q => crc_p_value(5),
      R => \^sr\(0)
    );
\crc_p_value_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(6),
      Q => crc_p_value(6),
      R => \^sr\(0)
    );
\crc_p_value_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(7),
      Q => crc_p_value(7),
      R => \^sr\(0)
    );
\crc_p_value_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(8),
      Q => crc_p_value(8),
      R => \^sr\(0)
    );
\crc_p_value_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \gpr1.dout_i_reg[27]\(9),
      Q => crc_p_value(9),
      R => \^sr\(0)
    );
crc_partial_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_partial0,
      Q => crc_partial,
      R => \^sr\(0)
    );
\cur_byte_cnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => cur_byte_cnt(10),
      I1 => cur_byte_cnt(9),
      I2 => \cur_byte_cnt[9]_i_2_n_0\,
      I3 => cur_byte_cnt(8),
      O => \^cur_byte_cnt_reg[10]_0\
    );
\cur_byte_cnt[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55955555"
    )
        port map (
      I0 => cur_byte_cnt(11),
      I1 => cur_byte_cnt(10),
      I2 => cur_byte_cnt(8),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => cur_byte_cnt(9),
      O => \^cur_byte_cnt_reg[11]_0\
    );
\cur_byte_cnt[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => cur_byte_cnt(12),
      I1 => cur_byte_cnt(10),
      I2 => cur_byte_cnt(8),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => cur_byte_cnt(9),
      I5 => cur_byte_cnt(11),
      O => \^cur_byte_cnt_reg[12]_0\
    );
\cur_byte_cnt[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0099F0F0"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byt_cnt_adj_reg[15]\(13),
      I3 => ecc_start_d1,
      I4 => core_men_r2c,
      O => p_2_in(13)
    );
\cur_byte_cnt[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009A9AFF00FF00"
    )
        port map (
      I0 => cur_byte_cnt(14),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => cur_byte_cnt(13),
      I3 => \byt_cnt_adj_reg[15]\(14),
      I4 => ecc_start_d1,
      I5 => core_men_r2c,
      O => p_2_in(14)
    );
\cur_byte_cnt[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => cur_byte_cnt(11),
      I1 => cur_byte_cnt(9),
      I2 => \cur_byte_cnt[9]_i_2_n_0\,
      I3 => cur_byte_cnt(8),
      I4 => cur_byte_cnt(10),
      I5 => cur_byte_cnt(12),
      O => \cur_byte_cnt[14]_i_2_n_0\
    );
\cur_byte_cnt[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^data_done\,
      I1 => m_axis_aresetn,
      O => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8F"
    )
        port map (
      I0 => \^fsm_wip_reg\,
      I1 => pkt_valid,
      I2 => core_men_r2c,
      I3 => ecc_start_d1,
      O => \cur_byte_cnt[15]_i_2_n_0\
    );
\cur_byte_cnt[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFCCCFCCCFEEEE"
    )
        port map (
      I0 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I1 => \^wc_gt_pload\,
      I2 => \cur_byte_cnt[15]_i_6_n_0\,
      I3 => diwc_corrected_zero,
      I4 => \data_type_reg_reg[5]\(1),
      I5 => \data_type_reg_reg[5]\(0),
      O => \^data_done\
    );
\cur_byte_cnt[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => cur_byte_cnt(15),
      I1 => cur_byte_cnt(13),
      I2 => \cur_byte_cnt[14]_i_2_n_0\,
      I3 => cur_byte_cnt(14),
      O => \cur_byte_cnt_reg[15]_0\
    );
\cur_byte_cnt[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0155"
    )
        port map (
      I0 => core_men_f,
      I1 => pkt_valid_d1,
      I2 => pkt_valid,
      I3 => pre_byt_cnt1_reg_n_0,
      O => \cur_byte_cnt[15]_i_6_n_0\
    );
\cur_byte_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A3A3A0A3A0A3A0A"
    )
        port map (
      I0 => \byt_cnt_adj_reg[15]\(4),
      I1 => ecc_start_d1,
      I2 => core_men_r2c,
      I3 => cur_byte_cnt(4),
      I4 => \^cur_byte_cnt_reg[4]_0\(2),
      I5 => \^cur_byte_cnt_reg[4]_0\(3),
      O => p_2_in(4)
    );
\cur_byte_cnt[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => cur_byte_cnt(5),
      I1 => cur_byte_cnt(4),
      I2 => \^cur_byte_cnt_reg[4]_0\(3),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      O => \cur_byte_cnt_reg[5]_0\
    );
\cur_byte_cnt[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => cur_byte_cnt(6),
      I1 => cur_byte_cnt(5),
      I2 => \^cur_byte_cnt_reg[4]_0\(2),
      I3 => \^cur_byte_cnt_reg[4]_0\(3),
      I4 => cur_byte_cnt(4),
      O => \^cur_byte_cnt_reg[6]_0\
    );
\cur_byte_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => cur_byte_cnt(7),
      I1 => cur_byte_cnt(6),
      I2 => cur_byte_cnt(4),
      I3 => \^cur_byte_cnt_reg[4]_0\(3),
      I4 => \^cur_byte_cnt_reg[4]_0\(2),
      I5 => cur_byte_cnt(5),
      O => \^cur_byte_cnt_reg[7]_0\
    );
\cur_byte_cnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0099F0F0"
    )
        port map (
      I0 => cur_byte_cnt(8),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => \byt_cnt_adj_reg[15]\(8),
      I3 => ecc_start_d1,
      I4 => core_men_r2c,
      O => p_2_in(8)
    );
\cur_byte_cnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A6A6FF00FF00"
    )
        port map (
      I0 => cur_byte_cnt(9),
      I1 => cur_byte_cnt(8),
      I2 => \cur_byte_cnt[9]_i_2_n_0\,
      I3 => \byt_cnt_adj_reg[15]\(9),
      I4 => ecc_start_d1,
      I5 => core_men_r2c,
      O => p_2_in(9)
    );
\cur_byte_cnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => cur_byte_cnt(6),
      I1 => cur_byte_cnt(4),
      I2 => \^cur_byte_cnt_reg[4]_0\(3),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      I4 => cur_byte_cnt(5),
      I5 => cur_byte_cnt(7),
      O => \cur_byte_cnt[9]_i_2_n_0\
    );
\cur_byte_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(0),
      Q => \^cur_byte_cnt_reg[4]_0\(0),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(7),
      Q => cur_byte_cnt(10),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(8),
      Q => cur_byte_cnt(11),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(9),
      Q => cur_byte_cnt(12),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(13),
      Q => cur_byte_cnt(13),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(14),
      Q => cur_byte_cnt(14),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(10),
      Q => cur_byte_cnt(15),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(1),
      Q => \^cur_byte_cnt_reg[4]_0\(1),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(2),
      Q => \^cur_byte_cnt_reg[4]_0\(2),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(3),
      Q => \^cur_byte_cnt_reg[4]_0\(3),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(4),
      Q => cur_byte_cnt(4),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(4),
      Q => cur_byte_cnt(5),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(5),
      Q => cur_byte_cnt(6),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => D(6),
      Q => cur_byte_cnt(7),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(8),
      Q => cur_byte_cnt(8),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\cur_byte_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \cur_byte_cnt[15]_i_2_n_0\,
      D => p_2_in(9),
      Q => cur_byte_cnt(9),
      R => \cur_byte_cnt[15]_i_1_n_0\
    );
\data_p_strb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => crc_p_strb(0),
      I1 => crc_p_strb(1),
      O => \data_p_strb_reg[1]\(0)
    );
\data_p_strb[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => crc_partial,
      I1 => crc_start_d1,
      O => E(0)
    );
\data_p_strb[1]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_p_strb(0),
      O => \data_p_strb_reg[1]\(1)
    );
data_sdown_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => \^data_shutdown\,
      I1 => data_sdown_reg_i_2_n_0,
      I2 => end_mem_wr1,
      I3 => m_axis_aresetn,
      I4 => core_men_r2c,
      O => data_sdown_reg_i_1_n_0
    );
data_sdown_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      I4 => \^lp_cnts[3].lp_data_reg[3]_0\,
      O => data_sdown_reg_i_2_n_0
    );
data_sdown_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_sdown_reg_i_1_n_0,
      Q => \^data_shutdown\,
      R => '0'
    );
data_wip_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\,
      I1 => \^data_wip_reg\,
      O => crc_partial_reg_0
    );
data_wip_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_wip,
      Q => \^data_wip_reg\,
      R => \^sr\(0)
    );
end_mem_wr1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_4_n_0\,
      I1 => end_mem_wr1_i_2_n_0,
      O => end_mem_wr1_i_1_n_0
    );
end_mem_wr1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8800DFFFFFFFFFFF"
    )
        port map (
      I0 => \^lp_cnts[3].lp_data_reg[3]_0\,
      I1 => p_0_in(0),
      I2 => \^data_wip_reg\,
      I3 => \LP_CNTS[0].lp_data[0]_i_2_n_0\,
      I4 => end_mem_wr1,
      I5 => m_axis_aresetn,
      O => end_mem_wr1_i_2_n_0
    );
end_mem_wr1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr1_i_1_n_0,
      Q => end_mem_wr1,
      R => '0'
    );
end_mem_wr2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFE044400000000"
    )
        port map (
      I0 => end_mem_wr2_i_2_n_0,
      I1 => p_0_in(3),
      I2 => p_0_in(2),
      I3 => p_0_in(1),
      I4 => \^end_mem_wr2\,
      I5 => m_axis_aresetn,
      O => end_mem_wr2_i_1_n_0
    );
end_mem_wr2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \^lp_cnts[3].lp_data_reg[3]_0\,
      O => end_mem_wr2_i_2_n_0
    );
end_mem_wr2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => end_mem_wr2_i_1_n_0,
      Q => \^end_mem_wr2\,
      R => '0'
    );
\exp_crc_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(0),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(0),
      O => \exp_crc_i_reg[15]\(0)
    );
\exp_crc_i[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(10),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(10),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(2),
      O => \exp_crc_i_reg[15]\(10)
    );
\exp_crc_i[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(11),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(11),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(3),
      O => \exp_crc_i_reg[15]\(11)
    );
\exp_crc_i[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(12),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(12),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(4),
      O => \exp_crc_i_reg[15]\(12)
    );
\exp_crc_i[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(13),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(13),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(5),
      O => \exp_crc_i_reg[15]\(13)
    );
\exp_crc_i[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(14),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(14),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(6),
      O => \exp_crc_i_reg[15]\(14)
    );
\exp_crc_i[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000500044450000"
    )
        port map (
      I0 => crc_start_d1,
      I1 => \data_p_strb_reg[1]_0\(0),
      I2 => crc_p_strb(1),
      I3 => crc_p_strb(0),
      I4 => pkt_valid_d1,
      I5 => crc_partial,
      O => \exp_crc_i_reg[12]\(1)
    );
\exp_crc_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(15),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(15),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(7),
      O => \exp_crc_i_reg[15]\(15)
    );
\exp_crc_i[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => crc_p_strb(0),
      I1 => crc_p_strb(1),
      O => \exp_crc_i[15]_i_3_n_0\
    );
\exp_crc_i[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(1),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(1),
      O => \exp_crc_i_reg[15]\(1)
    );
\exp_crc_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(2),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(2),
      O => \exp_crc_i_reg[15]\(2)
    );
\exp_crc_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(3),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(3),
      O => \exp_crc_i_reg[15]\(3)
    );
\exp_crc_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(4),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(4),
      O => \exp_crc_i_reg[15]\(4)
    );
\exp_crc_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(5),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(5),
      O => \exp_crc_i_reg[15]\(5)
    );
\exp_crc_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(6),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(6),
      O => \exp_crc_i_reg[15]\(6)
    );
\exp_crc_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \exp_crc_i[7]_i_3_n_0\,
      I1 => crc_start_d1,
      O => \exp_crc_i_reg[12]\(0)
    );
\exp_crc_i[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => crc_p_value(7),
      I1 => crc_partial,
      I2 => \c_data_reg[15]\(7),
      O => \exp_crc_i_reg[15]\(7)
    );
\exp_crc_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4A0A4A0A4A0A4"
    )
        port map (
      I0 => crc_partial,
      I1 => pkt_valid_d1,
      I2 => crc_p_strb(0),
      I3 => crc_p_strb(1),
      I4 => \data_p_strb_reg[1]_0\(0),
      I5 => \data_p_strb_reg[1]_0\(1),
      O => \exp_crc_i[7]_i_3_n_0\
    );
\exp_crc_i[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(8),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(8),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(0),
      O => \exp_crc_i_reg[15]\(8)
    );
\exp_crc_i[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB88BB8BBB88B888"
    )
        port map (
      I0 => crc_p_value(9),
      I1 => crc_partial,
      I2 => \exp_crc_i[15]_i_3_n_0\,
      I3 => \c_data_reg[15]\(9),
      I4 => \data_p_strb_reg[1]_0\(1),
      I5 => \c_data_reg[15]\(1),
      O => \exp_crc_i_reg[15]\(9)
    );
frame_rcvd: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg\,
      I1 => \FRAME_RCVD_GEN[0].frame_rcvd_i_reg\,
      I2 => \FRAME_RCVD_GEN[2].frame_rcvd_i_reg\,
      I3 => \FRAME_RCVD_GEN[3].frame_rcvd_i_reg\,
      O => src_in(0)
    );
fsm_wip_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsm_wip_reg_reg_0,
      Q => \^fsm_wip_reg\,
      R => \^sr\(0)
    );
lbuf_blk_wen_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE000000"
    )
        port map (
      I0 => \^lbuf_blk_wen_i\,
      I1 => lbuf_rst_code,
      I2 => \data_type_reg_reg[1]\,
      I3 => m_axis_aresetn,
      I4 => core_men_r2c,
      O => lbuf_blk_wen_i_i_1_n_0
    );
lbuf_blk_wen_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^din\(64),
      I1 => \^din\(67),
      I2 => \^din\(65),
      I3 => \^wr_en\,
      I4 => \^din\(66),
      O => lbuf_rst_code
    );
lbuf_blk_wen_i_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => lbuf_blk_wen_i_i_1_n_0,
      Q => \^lbuf_blk_wen_i\,
      R => '0'
    );
\m_axis_tdata[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => m_axis_aresetn,
      O => \^sr\(0)
    );
\mem_wdata[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_0_in(0),
      I1 => m_axis_aresetn,
      I2 => mem_wdata2,
      O => \mem_wdata[64]_i_1_n_0\
    );
\mem_wdata[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(1),
      I1 => mem_wdata2,
      O => \mem_wdata[65]_i_1_n_0\
    );
\mem_wdata[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(2),
      I1 => mem_wdata2,
      O => \mem_wdata[66]_i_1_n_0\
    );
\mem_wdata[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(3),
      I1 => mem_wdata2,
      O => \mem_wdata[67]_i_1_n_0\
    );
\mem_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[0]\,
      Q => \^din\(0),
      R => \^sr\(0)
    );
\mem_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(10),
      Q => \^din\(10),
      R => \^sr\(0)
    );
\mem_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(11),
      Q => \^din\(11),
      R => \^sr\(0)
    );
\mem_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(12),
      Q => \^din\(12),
      R => \^sr\(0)
    );
\mem_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(13),
      Q => \^din\(13),
      R => \^sr\(0)
    );
\mem_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(14),
      Q => \^din\(14),
      R => \^sr\(0)
    );
\mem_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(15),
      Q => \^din\(15),
      R => \^sr\(0)
    );
\mem_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(16),
      Q => \^din\(16),
      R => \^sr\(0)
    );
\mem_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(17),
      Q => \^din\(17),
      R => \^sr\(0)
    );
\mem_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(18),
      Q => \^din\(18),
      R => \^sr\(0)
    );
\mem_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(19),
      Q => \^din\(19),
      R => \^sr\(0)
    );
\mem_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[1]\,
      Q => \^din\(1),
      R => \^sr\(0)
    );
\mem_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(20),
      Q => \^din\(20),
      R => \^sr\(0)
    );
\mem_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(21),
      Q => \^din\(21),
      R => \^sr\(0)
    );
\mem_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(22),
      Q => \^din\(22),
      R => \^sr\(0)
    );
\mem_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(23),
      Q => \^din\(23),
      R => \^sr\(0)
    );
\mem_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(24),
      Q => \^din\(24),
      R => \^sr\(0)
    );
\mem_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(25),
      Q => \^din\(25),
      R => \^sr\(0)
    );
\mem_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(26),
      Q => \^din\(26),
      R => \^sr\(0)
    );
\mem_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(27),
      Q => \^din\(27),
      R => \^sr\(0)
    );
\mem_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(28),
      Q => \^din\(28),
      R => \^sr\(0)
    );
\mem_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(29),
      Q => \^din\(29),
      R => \^sr\(0)
    );
\mem_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[2]\,
      Q => \^din\(2),
      R => \^sr\(0)
    );
\mem_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(30),
      Q => \^din\(30),
      R => \^sr\(0)
    );
\mem_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(31),
      Q => \^din\(31),
      R => \^sr\(0)
    );
\mem_wdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[32]\,
      Q => \^din\(32),
      R => \^sr\(0)
    );
\mem_wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[33]\,
      Q => \^din\(33),
      R => \^sr\(0)
    );
\mem_wdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[34]\,
      Q => \^din\(34),
      R => \^sr\(0)
    );
\mem_wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[35]\,
      Q => \^din\(35),
      R => \^sr\(0)
    );
\mem_wdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[36]\,
      Q => \^din\(36),
      R => \^sr\(0)
    );
\mem_wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[37]\,
      Q => \^din\(37),
      R => \^sr\(0)
    );
\mem_wdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[38]\,
      Q => \^din\(38),
      R => \^sr\(0)
    );
\mem_wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[39]\,
      Q => \^din\(39),
      R => \^sr\(0)
    );
\mem_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[3]\,
      Q => \^din\(3),
      R => \^sr\(0)
    );
\mem_wdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[40]\,
      Q => \^din\(40),
      R => \^sr\(0)
    );
\mem_wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[41]\,
      Q => \^din\(41),
      R => \^sr\(0)
    );
\mem_wdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[42]\,
      Q => \^din\(42),
      R => \^sr\(0)
    );
\mem_wdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[43]\,
      Q => \^din\(43),
      R => \^sr\(0)
    );
\mem_wdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[44]\,
      Q => \^din\(44),
      R => \^sr\(0)
    );
\mem_wdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[45]\,
      Q => \^din\(45),
      R => \^sr\(0)
    );
\mem_wdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[46]\,
      Q => \^din\(46),
      R => \^sr\(0)
    );
\mem_wdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[47]\,
      Q => \^din\(47),
      R => \^sr\(0)
    );
\mem_wdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[48]\,
      Q => \^din\(48),
      R => \^sr\(0)
    );
\mem_wdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[49]\,
      Q => \^din\(49),
      R => \^sr\(0)
    );
\mem_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[4]\,
      Q => \^din\(4),
      R => \^sr\(0)
    );
\mem_wdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[50]\,
      Q => \^din\(50),
      R => \^sr\(0)
    );
\mem_wdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[51]\,
      Q => \^din\(51),
      R => \^sr\(0)
    );
\mem_wdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[52]\,
      Q => \^din\(52),
      R => \^sr\(0)
    );
\mem_wdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[53]\,
      Q => \^din\(53),
      R => \^sr\(0)
    );
\mem_wdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[54]\,
      Q => \^din\(54),
      R => \^sr\(0)
    );
\mem_wdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[55]\,
      Q => \^din\(55),
      R => \^sr\(0)
    );
\mem_wdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[56]\,
      Q => \^din\(56),
      R => \^sr\(0)
    );
\mem_wdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[57]\,
      Q => \^din\(57),
      R => \^sr\(0)
    );
\mem_wdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[58]\,
      Q => \^din\(58),
      R => \^sr\(0)
    );
\mem_wdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[59]\,
      Q => \^din\(59),
      R => \^sr\(0)
    );
\mem_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[5]\,
      Q => \^din\(5),
      R => \^sr\(0)
    );
\mem_wdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[60]\,
      Q => \^din\(60),
      R => \^sr\(0)
    );
\mem_wdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[61]\,
      Q => \^din\(61),
      R => \^sr\(0)
    );
\mem_wdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[62]\,
      Q => \^din\(62),
      R => \^sr\(0)
    );
\mem_wdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg_n_0_[63]\,
      Q => \^din\(63),
      R => \^sr\(0)
    );
\mem_wdata_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[64]_i_1_n_0\,
      Q => \^din\(64),
      R => '0'
    );
\mem_wdata_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[65]_i_1_n_0\,
      Q => \^din\(65),
      R => \^sr\(0)
    );
\mem_wdata_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[66]_i_1_n_0\,
      Q => \^din\(66),
      R => \^sr\(0)
    );
\mem_wdata_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \mem_wdata[67]_i_1_n_0\,
      Q => \^din\(67),
      R => \^sr\(0)
    );
\mem_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_vc(0),
      Q => \^din\(6),
      R => \^sr\(0)
    );
\mem_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_vc(1),
      Q => \^din\(7),
      R => \^sr\(0)
    );
\mem_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(8),
      Q => \^din\(8),
      R => \^sr\(0)
    );
\mem_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \LINE_BUF_WR_64.mem_wdata_i_reg__1\(9),
      Q => \^din\(9),
      R => \^sr\(0)
    );
mem_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => mem_wen0,
      Q => \^wr_en\,
      R => \^sr\(0)
    );
pkt_valid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pkt_valid,
      Q => pkt_valid_d1,
      R => \^sr\(0)
    );
pre_byt_cnt1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \^data_done\,
      I1 => m_axis_aresetn,
      I2 => core_men_r2c,
      I3 => ecc_start_d1,
      O => pre_byt_cnt2
    );
pre_byt_cnt1_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909009600909"
    )
        port map (
      I0 => cur_byte_cnt(15),
      I1 => \byt_cnt_adj_reg[15]\(15),
      I2 => cur_byte_cnt(14),
      I3 => \cur_byte_cnt[14]_i_2_n_0\,
      I4 => cur_byte_cnt(13),
      I5 => \byt_cnt_adj_reg[15]\(14),
      O => pre_byt_cnt1_i_12_n_0
    );
pre_byt_cnt1_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000096"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byt_cnt_adj_reg[15]\(13),
      I3 => \^cur_byte_cnt_reg[12]_0\,
      I4 => \byt_cnt_adj_reg[15]\(12),
      O => pre_byt_cnt1_i_13_n_0
    );
pre_byt_cnt1_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[11]_0\,
      I1 => \byt_cnt_adj_reg[15]\(11),
      I2 => \^cur_byte_cnt_reg[10]_0\,
      I3 => \byt_cnt_adj_reg[15]\(10),
      O => pre_byt_cnt1_i_14_n_0
    );
pre_byt_cnt1_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090960"
    )
        port map (
      I0 => cur_byte_cnt(9),
      I1 => \byt_cnt_adj_reg[15]\(9),
      I2 => cur_byte_cnt(8),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => \byt_cnt_adj_reg[15]\(8),
      O => pre_byt_cnt1_i_15_n_0
    );
pre_byt_cnt1_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[7]_0\,
      I1 => \byt_cnt_adj_reg[15]\(7),
      I2 => \^cur_byte_cnt_reg[6]_0\,
      I3 => \byt_cnt_adj_reg[15]\(6),
      O => pre_byt_cnt1_i_16_n_0
    );
pre_byt_cnt1_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => cur_byte_cnt(5),
      I1 => \byt_cnt_adj_reg[15]\(5),
      I2 => cur_byte_cnt(4),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      I4 => \^cur_byte_cnt_reg[4]_0\(3),
      I5 => \byt_cnt_adj_reg[15]\(4),
      O => pre_byt_cnt1_i_17_n_0
    );
pre_byt_cnt1_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[4]_0\(3),
      I1 => \byt_cnt_adj_reg[15]\(3),
      I2 => \byt_cnt_adj_reg[15]\(2),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      O => pre_byt_cnt1_i_18_n_0
    );
pre_byt_cnt1_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[4]_0\(1),
      I1 => \byt_cnt_adj_reg[15]\(1),
      I2 => \^cur_byte_cnt_reg[4]_0\(0),
      I3 => \byt_cnt_adj_reg[15]\(0),
      O => pre_byt_cnt1_i_19_n_0
    );
pre_byt_cnt1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => pkt_valid,
      I1 => \^fsm_wip_reg\,
      I2 => pre_byt_cnt1_reg_i_3_n_0,
      I3 => pre_byt_cnt1_reg_n_0,
      O => pre_byt_cnt1_i_2_n_0
    );
pre_byt_cnt1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51550400D3DD4544"
    )
        port map (
      I0 => \byt_cnt_adj_reg[15]\(15),
      I1 => cur_byte_cnt(14),
      I2 => \cur_byte_cnt[14]_i_2_n_0\,
      I3 => cur_byte_cnt(13),
      I4 => cur_byte_cnt(15),
      I5 => \byt_cnt_adj_reg[15]\(14),
      O => pre_byt_cnt1_i_4_n_0
    );
pre_byt_cnt1_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09099F09"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byt_cnt_adj_reg[15]\(13),
      I3 => \^cur_byte_cnt_reg[12]_0\,
      I4 => \byt_cnt_adj_reg[15]\(12),
      O => pre_byt_cnt1_i_5_n_0
    );
pre_byt_cnt1_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4510C751"
    )
        port map (
      I0 => \byt_cnt_adj_reg[15]\(9),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(8),
      I3 => cur_byte_cnt(9),
      I4 => \byt_cnt_adj_reg[15]\(8),
      O => pre_byt_cnt1_i_7_n_0
    );
pre_byt_cnt1_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003FD55540"
    )
        port map (
      I0 => \byt_cnt_adj_reg[15]\(5),
      I1 => \^cur_byte_cnt_reg[4]_0\(2),
      I2 => \^cur_byte_cnt_reg[4]_0\(3),
      I3 => cur_byte_cnt(4),
      I4 => cur_byte_cnt(5),
      I5 => \byt_cnt_adj_reg[15]\(4),
      O => pre_byt_cnt1_i_9_n_0
    );
pre_byt_cnt1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pre_byt_cnt1_i_2_n_0,
      Q => pre_byt_cnt1_reg_n_0,
      R => pre_byt_cnt2
    );
pre_byt_cnt1_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => pre_byt_cnt1_reg_i_3_n_0,
      CO(6) => pre_byt_cnt1_reg_i_3_n_1,
      CO(5) => pre_byt_cnt1_reg_i_3_n_2,
      CO(4) => pre_byt_cnt1_reg_i_3_n_3,
      CO(3) => NLW_pre_byt_cnt1_reg_i_3_CO_UNCONNECTED(3),
      CO(2) => pre_byt_cnt1_reg_i_3_n_5,
      CO(1) => pre_byt_cnt1_reg_i_3_n_6,
      CO(0) => pre_byt_cnt1_reg_i_3_n_7,
      DI(7) => pre_byt_cnt1_i_4_n_0,
      DI(6) => pre_byt_cnt1_i_5_n_0,
      DI(5) => DI(3),
      DI(4) => pre_byt_cnt1_i_7_n_0,
      DI(3) => DI(2),
      DI(2) => pre_byt_cnt1_i_9_n_0,
      DI(1 downto 0) => DI(1 downto 0),
      O(7 downto 0) => NLW_pre_byt_cnt1_reg_i_3_O_UNCONNECTED(7 downto 0),
      S(7) => pre_byt_cnt1_i_12_n_0,
      S(6) => pre_byt_cnt1_i_13_n_0,
      S(5) => pre_byt_cnt1_i_14_n_0,
      S(4) => pre_byt_cnt1_i_15_n_0,
      S(3) => pre_byt_cnt1_i_16_n_0,
      S(2) => pre_byt_cnt1_i_17_n_0,
      S(1) => pre_byt_cnt1_i_18_n_0,
      S(0) => pre_byt_cnt1_i_19_n_0
    );
pre_byt_cnt2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFE000"
    )
        port map (
      I0 => pre_byt_cnt22186_in,
      I1 => diwc_corrected_lte4,
      I2 => pkt_valid,
      I3 => \^fsm_wip_reg\,
      I4 => pre_byt_cnt2_reg_n_0,
      O => pre_byt_cnt2_i_1_n_0
    );
pre_byt_cnt2_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[4]_0\(1),
      I1 => \byte_cnt_reg_reg[15]\(1),
      I2 => \^cur_byte_cnt_reg[4]_0\(0),
      I3 => \byte_cnt_reg_reg[15]\(0),
      O => pre_byt_cnt2_i_10_n_0
    );
pre_byt_cnt2_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009909009600909"
    )
        port map (
      I0 => cur_byte_cnt(15),
      I1 => \byte_cnt_reg_reg[15]\(15),
      I2 => cur_byte_cnt(14),
      I3 => \cur_byte_cnt[14]_i_2_n_0\,
      I4 => cur_byte_cnt(13),
      I5 => \byte_cnt_reg_reg[15]\(14),
      O => pre_byt_cnt2_i_11_n_0
    );
pre_byt_cnt2_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96000096"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byte_cnt_reg_reg[15]\(13),
      I3 => \^cur_byte_cnt_reg[12]_0\,
      I4 => \byte_cnt_reg_reg[15]\(12),
      O => pre_byt_cnt2_i_12_n_0
    );
pre_byt_cnt2_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6006"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[11]_0\,
      I1 => \byte_cnt_reg_reg[15]\(11),
      I2 => \^cur_byte_cnt_reg[10]_0\,
      I3 => \byte_cnt_reg_reg[15]\(10),
      O => pre_byt_cnt2_i_13_n_0
    );
pre_byt_cnt2_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090960"
    )
        port map (
      I0 => cur_byte_cnt(9),
      I1 => \byte_cnt_reg_reg[15]\(9),
      I2 => cur_byte_cnt(8),
      I3 => \cur_byte_cnt[9]_i_2_n_0\,
      I4 => \byte_cnt_reg_reg[15]\(8),
      O => pre_byt_cnt2_i_14_n_0
    );
pre_byt_cnt2_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[7]_0\,
      I1 => \byte_cnt_reg_reg[15]\(7),
      I2 => \^cur_byte_cnt_reg[6]_0\,
      I3 => \byte_cnt_reg_reg[15]\(6),
      O => pre_byt_cnt2_i_15_n_0
    );
pre_byt_cnt2_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0990909060090909"
    )
        port map (
      I0 => cur_byte_cnt(5),
      I1 => \byte_cnt_reg_reg[15]\(5),
      I2 => cur_byte_cnt(4),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      I4 => \^cur_byte_cnt_reg[4]_0\(3),
      I5 => \byte_cnt_reg_reg[15]\(4),
      O => pre_byt_cnt2_i_16_n_0
    );
pre_byt_cnt2_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => \^cur_byte_cnt_reg[4]_0\(3),
      I1 => \byte_cnt_reg_reg[15]\(3),
      I2 => \byte_cnt_reg_reg[15]\(2),
      I3 => \^cur_byte_cnt_reg[4]_0\(2),
      O => pre_byt_cnt2_i_17_n_0
    );
pre_byt_cnt2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"51550400D3DD4544"
    )
        port map (
      I0 => \byte_cnt_reg_reg[15]\(15),
      I1 => cur_byte_cnt(14),
      I2 => \cur_byte_cnt[14]_i_2_n_0\,
      I3 => cur_byte_cnt(13),
      I4 => cur_byte_cnt(15),
      I5 => \byte_cnt_reg_reg[15]\(14),
      O => pre_byt_cnt2_i_3_n_0
    );
pre_byt_cnt2_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09099F09"
    )
        port map (
      I0 => cur_byte_cnt(13),
      I1 => \cur_byte_cnt[14]_i_2_n_0\,
      I2 => \byte_cnt_reg_reg[15]\(13),
      I3 => \^cur_byte_cnt_reg[12]_0\,
      I4 => \byte_cnt_reg_reg[15]\(12),
      O => pre_byt_cnt2_i_4_n_0
    );
pre_byt_cnt2_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4510C751"
    )
        port map (
      I0 => \byte_cnt_reg_reg[15]\(9),
      I1 => \cur_byte_cnt[9]_i_2_n_0\,
      I2 => cur_byte_cnt(8),
      I3 => cur_byte_cnt(9),
      I4 => \byte_cnt_reg_reg[15]\(8),
      O => pre_byt_cnt2_i_6_n_0
    );
pre_byt_cnt2_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"155540003FD55540"
    )
        port map (
      I0 => \byte_cnt_reg_reg[15]\(5),
      I1 => \^cur_byte_cnt_reg[4]_0\(2),
      I2 => \^cur_byte_cnt_reg[4]_0\(3),
      I3 => cur_byte_cnt(4),
      I4 => cur_byte_cnt(5),
      I5 => \byte_cnt_reg_reg[15]\(4),
      O => pre_byt_cnt2_i_8_n_0
    );
pre_byt_cnt2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pre_byt_cnt2_i_1_n_0,
      Q => pre_byt_cnt2_reg_n_0,
      R => pre_byt_cnt2
    );
pre_byt_cnt2_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => pre_byt_cnt22186_in,
      CO(6) => pre_byt_cnt2_reg_i_2_n_1,
      CO(5) => pre_byt_cnt2_reg_i_2_n_2,
      CO(4) => pre_byt_cnt2_reg_i_2_n_3,
      CO(3) => NLW_pre_byt_cnt2_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => pre_byt_cnt2_reg_i_2_n_5,
      CO(1) => pre_byt_cnt2_reg_i_2_n_6,
      CO(0) => pre_byt_cnt2_reg_i_2_n_7,
      DI(7) => pre_byt_cnt2_i_3_n_0,
      DI(6) => pre_byt_cnt2_i_4_n_0,
      DI(5) => \byte_cnt_reg_reg[11]\(2),
      DI(4) => pre_byt_cnt2_i_6_n_0,
      DI(3) => \byte_cnt_reg_reg[11]\(1),
      DI(2) => pre_byt_cnt2_i_8_n_0,
      DI(1) => \byte_cnt_reg_reg[11]\(0),
      DI(0) => pre_byt_cnt2_i_10_n_0,
      O(7 downto 0) => NLW_pre_byt_cnt2_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7) => pre_byt_cnt2_i_11_n_0,
      S(6) => pre_byt_cnt2_i_12_n_0,
      S(5) => pre_byt_cnt2_i_13_n_0,
      S(4) => pre_byt_cnt2_i_14_n_0,
      S(3) => pre_byt_cnt2_i_15_n_0,
      S(2) => pre_byt_cnt2_i_16_n_0,
      S(1) => pre_byt_cnt2_i_17_n_0,
      S(0) => S(0)
    );
wc_err_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^wc_gt_pload\,
      Q => wc_err,
      R => \^sr\(0)
    );
wc_gt_pload_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => pre_byt_cnt1_reg_n_0,
      I1 => pkt_valid_d1,
      I2 => dout(0),
      I3 => \^fsm_wip_reg\,
      O => wc_gt_pload0
    );
wc_gt_pload_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => wc_gt_pload0,
      Q => \^wc_gt_pload\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_lane_merger is
  port (
    \pkt_fifo_cnt_reg[0]_0\ : out STD_LOGIC;
    o_pkt_prcng : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    din : out STD_LOGIC_VECTOR ( 41 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    l0_empty_reg_0 : out STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 11 downto 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    empty_fwft_i_reg_0 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    empty : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[11]_1\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    empty_fwft_i_reg_2 : in STD_LOGIC;
    empty_fwft_i_reg_3 : in STD_LOGIC;
    empty_fwft_i_reg_4 : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    \arststages_ff_reg[1]_0\ : in STD_LOGIC;
    \active_lanes_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_lane_merger : entity is "mipi_csi2_rx_ctrl_v1_0_6_lane_merger";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_lane_merger;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_lane_merger is
  signal \CSI_OPT3_OFF.ppi_fifo_i_4_n_0\ : STD_LOGIC;
  signal \CSI_OPT3_OFF.ppi_fifo_i_5_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal buf0 : STD_LOGIC;
  signal \buf0_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf0_reg_n_0_[9]\ : STD_LOGIC;
  signal buf1 : STD_LOGIC;
  signal \buf1_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf1_reg_n_0_[9]\ : STD_LOGIC;
  signal buf2 : STD_LOGIC;
  signal \buf2_reg_n_0_[0]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[1]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[2]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[3]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[4]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[5]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[6]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[7]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[8]\ : STD_LOGIC;
  signal \buf2_reg_n_0_[9]\ : STD_LOGIC;
  signal \^din\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal fifos_empty : STD_LOGIC;
  signal fifos_empty0 : STD_LOGIC;
  signal l0_empty : STD_LOGIC;
  signal l0_empty_i_1_n_0 : STD_LOGIC;
  signal \^l0_empty_reg_0\ : STD_LOGIC;
  signal l1_empty : STD_LOGIC;
  signal l1_empty_i_1_n_0 : STD_LOGIC;
  signal l2_empty : STD_LOGIC;
  signal l2_empty_i_1_n_0 : STD_LOGIC;
  signal l3_empty : STD_LOGIC;
  signal l3_empty_i_1_n_0 : STD_LOGIC;
  signal lane_mux_sel : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal mst_rd_en_d1 : STD_LOGIC;
  signal mst_rd_en_d1_i_2_n_0 : STD_LOGIC;
  signal \^o_pkt_prcng\ : STD_LOGIC;
  signal o_pkt_prcng_d1 : STD_LOGIC;
  signal o_pkt_prcng_d1_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal p_17_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal pkt_1st_last : STD_LOGIC;
  signal pkt_1st_last0 : STD_LOGIC;
  signal \pkt_fifo_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \^pkt_fifo_cnt_reg[0]_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_5_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[19]_i_6_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_4_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_5_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[29]_i_6_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[32]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[33]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[34]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[35]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[36]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[37]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[38]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[39]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[39]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[40]_i_1_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \pkt_fifo_wdata[9]_i_4_n_0\ : STD_LOGIC;
  signal pkt_fifo_wen_i_1_n_0 : STD_LOGIC;
  signal pkt_fifo_wen_i_2_n_0 : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CSI_OPT3_OFF.ppi_fifo_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of mst_rd_en_d1_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \pkt_fifo_cnt[1]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[11]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[12]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[14]_i_2\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[19]_i_3\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[19]_i_5\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[29]_i_3\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[29]_i_5\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[29]_i_6\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[9]_i_2\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \pkt_fifo_wdata[9]_i_3\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of pkt_fifo_wen_i_2 : label is "soft_lutpair132";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  din(41 downto 0) <= \^din\(41 downto 0);
  l0_empty_reg_0 <= \^l0_empty_reg_0\;
  o_pkt_prcng <= \^o_pkt_prcng\;
  \pkt_fifo_cnt_reg[0]_0\ <= \^pkt_fifo_cnt_reg[0]_0\;
  wr_en <= \^wr_en\;
\CSI_OPT3_OFF.ppi_fifo_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF1"
    )
        port map (
      I0 => mst_rd_en_d1,
      I1 => mst_rd_en_d1_i_2_n_0,
      I2 => fifos_empty,
      I3 => \CSI_OPT3_OFF.ppi_fifo_i_4_n_0\,
      I4 => \CSI_OPT3_OFF.ppi_fifo_i_5_n_0\,
      O => \^l0_empty_reg_0\
    );
\CSI_OPT3_OFF.ppi_fifo_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44444400000000"
    )
        port map (
      I0 => l2_empty,
      I1 => empty,
      I2 => l3_empty,
      I3 => empty_fwft_i_reg_1,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \CSI_OPT3_OFF.ppi_fifo_i_4_n_0\
    );
\CSI_OPT3_OFF.ppi_fifo_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0EEEE00E000E0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => empty_fwft_i_reg_2,
      I3 => l0_empty,
      I4 => l1_empty,
      I5 => empty_fwft_i_reg_3,
      O => \CSI_OPT3_OFF.ppi_fifo_i_5_n_0\
    );
\buf0[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AAAA02"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => lane_mux_sel(3),
      I2 => lane_mux_sel(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => buf0
    );
\buf0_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(0),
      Q => \buf0_reg_n_0_[0]\
    );
\buf0_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(1),
      Q => \buf0_reg_n_0_[1]\
    );
\buf0_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(2),
      Q => \buf0_reg_n_0_[2]\
    );
\buf0_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(3),
      Q => \buf0_reg_n_0_[3]\
    );
\buf0_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(4),
      Q => \buf0_reg_n_0_[4]\
    );
\buf0_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(5),
      Q => \buf0_reg_n_0_[5]\
    );
\buf0_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(6),
      Q => \buf0_reg_n_0_[6]\
    );
\buf0_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(7),
      Q => \buf0_reg_n_0_[7]\
    );
\buf0_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(8),
      Q => \buf0_reg_n_0_[8]\
    );
\buf0_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf0,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \goreg_dm.dout_i_reg[11]\(9),
      Q => \buf0_reg_n_0_[9]\
    );
\buf1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(0),
      O => p_0_in(0)
    );
\buf1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(1),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(1),
      O => p_0_in(1)
    );
\buf1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(2),
      O => p_0_in(2)
    );
\buf1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(3),
      O => p_0_in(3)
    );
\buf1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(4),
      O => p_0_in(4)
    );
\buf1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(5),
      O => p_0_in(5)
    );
\buf1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(6),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(6),
      O => p_0_in(6)
    );
\buf1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(7),
      O => p_0_in(7)
    );
\buf1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(8),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(8),
      O => p_0_in(8)
    );
\buf1[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"282A2828"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      O => buf1
    );
\buf1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(9),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]\(9),
      O => p_0_in(9)
    );
\buf1_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(0),
      Q => \buf1_reg_n_0_[0]\
    );
\buf1_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(1),
      Q => \buf1_reg_n_0_[1]\
    );
\buf1_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(2),
      Q => \buf1_reg_n_0_[2]\
    );
\buf1_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(3),
      Q => \buf1_reg_n_0_[3]\
    );
\buf1_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(4),
      Q => \buf1_reg_n_0_[4]\
    );
\buf1_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(5),
      Q => \buf1_reg_n_0_[5]\
    );
\buf1_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(6),
      Q => \buf1_reg_n_0_[6]\
    );
\buf1_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(7),
      Q => \buf1_reg_n_0_[7]\
    );
\buf1_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(8),
      Q => \buf1_reg_n_0_[8]\
    );
\buf1_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf1,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_0_in(9),
      Q => \buf1_reg_n_0_[9]\
    );
\buf2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0008"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => lane_mux_sel(4),
      I2 => lane_mux_sel(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => buf2
    );
\buf2_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(0),
      Q => \buf2_reg_n_0_[0]\
    );
\buf2_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(1),
      Q => \buf2_reg_n_0_[1]\
    );
\buf2_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(2),
      Q => \buf2_reg_n_0_[2]\
    );
\buf2_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(3),
      Q => \buf2_reg_n_0_[3]\
    );
\buf2_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(4),
      Q => \buf2_reg_n_0_[4]\
    );
\buf2_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(5),
      Q => \buf2_reg_n_0_[5]\
    );
\buf2_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(6),
      Q => \buf2_reg_n_0_[6]\
    );
\buf2_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(7),
      Q => \buf2_reg_n_0_[7]\
    );
\buf2_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(8),
      Q => \buf2_reg_n_0_[8]\
    );
\buf2_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => buf2,
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => D(9),
      Q => \buf2_reg_n_0_[9]\
    );
fifos_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => l2_empty,
      I1 => l0_empty,
      I2 => l1_empty,
      I3 => l3_empty,
      O => fifos_empty0
    );
fifos_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => fifos_empty0,
      Q => fifos_empty,
      R => '0'
    );
l0_empty_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1F110F00"
    )
        port map (
      I0 => empty_fwft_i_reg_2,
      I1 => \^l0_empty_reg_0\,
      I2 => fifos_empty,
      I3 => l0_empty,
      I4 => \goreg_dm.dout_i_reg[11]\(10),
      O => l0_empty_i_1_n_0
    );
l0_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l0_empty_i_1_n_0,
      Q => l0_empty,
      R => '0'
    );
l1_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888F888FFFFF888F"
    )
        port map (
      I0 => empty_fwft_i_reg_0,
      I1 => \goreg_dm.dout_i_reg[11]_0\(10),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => l1_empty,
      I5 => fifos_empty,
      O => l1_empty_i_1_n_0
    );
l1_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l1_empty_i_1_n_0,
      Q => l1_empty,
      R => '0'
    );
l2_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF10FFFFFF10FF"
    )
        port map (
      I0 => empty,
      I1 => \^l0_empty_reg_0\,
      I2 => \goreg_dm.dout_i_reg[11]_1\(10),
      I3 => \^q\(1),
      I4 => l2_empty,
      I5 => fifos_empty,
      O => l2_empty_i_1_n_0
    );
l2_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l2_empty_i_1_n_0,
      Q => l2_empty,
      R => '0'
    );
l3_empty_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FFFFFFF8FFF"
    )
        port map (
      I0 => rd_en,
      I1 => dout(11),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => l3_empty,
      I5 => fifos_empty,
      O => l3_empty_i_1_n_0
    );
l3_empty_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => l3_empty_i_1_n_0,
      Q => l3_empty,
      R => '0'
    );
\lanes_updated_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => empty_fwft_i_reg_2,
      D => \active_lanes_reg[1]\(0),
      Q => \^q\(0),
      R => '0'
    );
\lanes_updated_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => empty_fwft_i_reg_2,
      D => \active_lanes_reg[1]\(1),
      Q => \^q\(1),
      R => '0'
    );
mst_rd_en_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => mst_rd_en_d1,
      I1 => mst_rd_en_d1_i_2_n_0,
      I2 => fifos_empty,
      O => p_17_in
    );
mst_rd_en_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF44C40000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => dout(10),
      I3 => empty_fwft_i_reg_1,
      I4 => empty_fwft_i_reg_4,
      I5 => \goreg_dm.dout_i_reg[10]\,
      O => mst_rd_en_d1_i_2_n_0
    );
mst_rd_en_d1_reg: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => p_17_in,
      Q => mst_rd_en_d1
    );
o_pkt_prcng_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF02"
    )
        port map (
      I0 => mst_rd_en_d1_i_2_n_0,
      I1 => pkt_1st_last,
      I2 => empty_fwft_i_reg_2,
      I3 => o_pkt_prcng_d1,
      I4 => o_pkt_prcng_d1_i_2_n_0,
      O => \^o_pkt_prcng\
    );
o_pkt_prcng_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => dest_arst,
      I1 => \arststages_ff_reg[1]\,
      I2 => \arststages_ff_reg[1]_0\,
      I3 => fifos_empty,
      O => o_pkt_prcng_d1_i_2_n_0
    );
o_pkt_prcng_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \^o_pkt_prcng\,
      Q => o_pkt_prcng_d1,
      R => '0'
    );
pkt_1st_last_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => mst_rd_en_d1_i_2_n_0,
      I2 => \goreg_dm.dout_i_reg[11]\(10),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => pkt_1st_last0
    );
pkt_1st_last_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_1st_last0,
      Q => pkt_1st_last,
      R => '0'
    );
\pkt_fifo_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^o_pkt_prcng\,
      I1 => lane_mux_sel(3),
      O => \pkt_fifo_cnt[0]_i_1_n_0\
    );
\pkt_fifo_cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^o_pkt_prcng\,
      I1 => lane_mux_sel(4),
      I2 => lane_mux_sel(3),
      O => \pkt_fifo_cnt[1]_i_2_n_0\
    );
\pkt_fifo_cnt[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dest_arst,
      O => \^pkt_fifo_cnt_reg[0]_0\
    );
\pkt_fifo_cnt_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => E(0),
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \pkt_fifo_cnt[0]_i_1_n_0\,
      Q => lane_mux_sel(3)
    );
\pkt_fifo_cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => dl0_rxbyteclkhs,
      CE => E(0),
      CLR => \^pkt_fifo_cnt_reg[0]_0\,
      D => \pkt_fifo_cnt[1]_i_2_n_0\,
      Q => lane_mux_sel(4)
    );
\pkt_fifo_wdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(0),
      I2 => \buf0_reg_n_0_[0]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[0]_i_2_n_0\,
      O => p_1_in(0)
    );
\pkt_fifo_wdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[0]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[0]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[0]_i_2_n_0\
    );
\pkt_fifo_wdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00A80000"
    )
        port map (
      I0 => \^q\(1),
      I1 => lane_mux_sel(3),
      I2 => lane_mux_sel(4),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[10]_i_2_n_0\,
      I5 => \pkt_fifo_wdata[10]_i_3_n_0\,
      O => p_1_in(10)
    );
\pkt_fifo_wdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(0),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[0]\,
      I3 => lane_mux_sel(4),
      I4 => \buf1_reg_n_0_[0]\,
      O => \pkt_fifo_wdata[10]_i_2_n_0\
    );
\pkt_fifo_wdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFAABAAAAAAAAA"
    )
        port map (
      I0 => \pkt_fifo_wdata[10]_i_4_n_0\,
      I1 => lane_mux_sel(4),
      I2 => \^q\(1),
      I3 => lane_mux_sel(3),
      I4 => \^q\(0),
      I5 => \goreg_dm.dout_i_reg[11]_0\(0),
      O => \pkt_fifo_wdata[10]_i_3_n_0\
    );
\pkt_fifo_wdata[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5554000400540004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \goreg_dm.dout_i_reg[11]\(0),
      I2 => lane_mux_sel(4),
      I3 => \^q\(0),
      I4 => \buf1_reg_n_0_[0]\,
      I5 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[10]_i_4_n_0\
    );
\pkt_fifo_wdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[11]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(1),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[11]_i_3_n_0\,
      O => p_1_in(11)
    );
\pkt_fifo_wdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[1]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(1),
      O => \pkt_fifo_wdata[11]_i_2_n_0\
    );
\pkt_fifo_wdata[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(1),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[1]\,
      I3 => \buf1_reg_n_0_[1]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[11]_i_3_n_0\
    );
\pkt_fifo_wdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[12]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(2),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[12]_i_3_n_0\,
      O => p_1_in(12)
    );
\pkt_fifo_wdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[2]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(2),
      O => \pkt_fifo_wdata[12]_i_2_n_0\
    );
\pkt_fifo_wdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(2),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[2]\,
      I3 => \buf1_reg_n_0_[2]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[12]_i_3_n_0\
    );
\pkt_fifo_wdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[13]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(3),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[13]_i_3_n_0\,
      O => p_1_in(13)
    );
\pkt_fifo_wdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[3]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(3),
      O => \pkt_fifo_wdata[13]_i_2_n_0\
    );
\pkt_fifo_wdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(3),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[3]\,
      I3 => \buf1_reg_n_0_[3]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[13]_i_3_n_0\
    );
\pkt_fifo_wdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[14]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(4),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[14]_i_3_n_0\,
      O => p_1_in(14)
    );
\pkt_fifo_wdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[4]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(4),
      O => \pkt_fifo_wdata[14]_i_2_n_0\
    );
\pkt_fifo_wdata[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(4),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[4]\,
      I3 => lane_mux_sel(4),
      I4 => \buf1_reg_n_0_[4]\,
      O => \pkt_fifo_wdata[14]_i_3_n_0\
    );
\pkt_fifo_wdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[15]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(5),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[15]_i_3_n_0\,
      O => p_1_in(15)
    );
\pkt_fifo_wdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[5]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(5),
      O => \pkt_fifo_wdata[15]_i_2_n_0\
    );
\pkt_fifo_wdata[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(5),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[5]\,
      I3 => \buf1_reg_n_0_[5]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[15]_i_3_n_0\
    );
\pkt_fifo_wdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[16]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(6),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[16]_i_3_n_0\,
      O => p_1_in(16)
    );
\pkt_fifo_wdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[6]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(6),
      O => \pkt_fifo_wdata[16]_i_2_n_0\
    );
\pkt_fifo_wdata[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(6),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[6]\,
      I3 => \buf1_reg_n_0_[6]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[16]_i_3_n_0\
    );
\pkt_fifo_wdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[17]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(7),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[17]_i_3_n_0\,
      O => p_1_in(17)
    );
\pkt_fifo_wdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[7]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(7),
      O => \pkt_fifo_wdata[17]_i_2_n_0\
    );
\pkt_fifo_wdata[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(7),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[7]\,
      I3 => \buf1_reg_n_0_[7]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[17]_i_3_n_0\
    );
\pkt_fifo_wdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[18]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(8),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[18]_i_3_n_0\,
      O => p_1_in(18)
    );
\pkt_fifo_wdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[8]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(8),
      O => \pkt_fifo_wdata[18]_i_2_n_0\
    );
\pkt_fifo_wdata[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(8),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[8]\,
      I3 => \buf1_reg_n_0_[8]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[18]_i_3_n_0\
    );
\pkt_fifo_wdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEEEE000EEE0"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => fifos_empty,
      I2 => \^q\(1),
      I3 => lane_mux_sel(3),
      I4 => pkt_fifo_wen_i_2_n_0,
      I5 => \goreg_dm.dout_i_reg[11]\(10),
      O => \pkt_fifo_wdata[19]_i_1_n_0\
    );
\pkt_fifo_wdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFCFE0CAE0CFE0C"
    )
        port map (
      I0 => \pkt_fifo_wdata[19]_i_3_n_0\,
      I1 => \pkt_fifo_wdata[19]_i_4_n_0\,
      I2 => \^q\(1),
      I3 => \goreg_dm.dout_i_reg[11]_0\(9),
      I4 => \pkt_fifo_wdata[19]_i_5_n_0\,
      I5 => \pkt_fifo_wdata[19]_i_6_n_0\,
      O => p_1_in(19)
    );
\pkt_fifo_wdata[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[19]_i_3_n_0\
    );
\pkt_fifo_wdata[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C8F8C80"
    )
        port map (
      I0 => lane_mux_sel(3),
      I1 => \buf1_reg_n_0_[9]\,
      I2 => \^q\(0),
      I3 => lane_mux_sel(4),
      I4 => \goreg_dm.dout_i_reg[11]\(9),
      O => \pkt_fifo_wdata[19]_i_4_n_0\
    );
\pkt_fifo_wdata[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \^q\(0),
      I1 => lane_mux_sel(4),
      I2 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[19]_i_5_n_0\
    );
\pkt_fifo_wdata[19]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]\(9),
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[9]\,
      I3 => \buf1_reg_n_0_[9]\,
      I4 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[19]_i_6_n_0\
    );
\pkt_fifo_wdata[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(1),
      I2 => \buf0_reg_n_0_[1]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[1]_i_2_n_0\,
      O => p_1_in(1)
    );
\pkt_fifo_wdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[1]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[1]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[1]_i_2_n_0\
    );
\pkt_fifo_wdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(0),
      I2 => \goreg_dm.dout_i_reg[11]_1\(0),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[20]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(20)
    );
\pkt_fifo_wdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(0),
      I1 => \goreg_dm.dout_i_reg[11]\(0),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[0]\,
      O => \pkt_fifo_wdata[20]_i_2_n_0\
    );
\pkt_fifo_wdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(1),
      I2 => \goreg_dm.dout_i_reg[11]_1\(1),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[21]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(21)
    );
\pkt_fifo_wdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(1),
      I1 => \goreg_dm.dout_i_reg[11]\(1),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[1]\,
      O => \pkt_fifo_wdata[21]_i_2_n_0\
    );
\pkt_fifo_wdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \pkt_fifo_wdata[22]_i_2_n_0\,
      I2 => \goreg_dm.dout_i_reg[11]\(2),
      I3 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I4 => \goreg_dm.dout_i_reg[11]_1\(2),
      I5 => \pkt_fifo_wdata[29]_i_5_n_0\,
      O => p_1_in(22)
    );
\pkt_fifo_wdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(2),
      I1 => \goreg_dm.dout_i_reg[11]\(2),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[2]\,
      O => \pkt_fifo_wdata[22]_i_2_n_0\
    );
\pkt_fifo_wdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(3),
      I2 => \goreg_dm.dout_i_reg[11]_1\(3),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[23]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(23)
    );
\pkt_fifo_wdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(3),
      I1 => \goreg_dm.dout_i_reg[11]\(3),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[3]\,
      O => \pkt_fifo_wdata[23]_i_2_n_0\
    );
\pkt_fifo_wdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(4),
      I2 => \goreg_dm.dout_i_reg[11]_1\(4),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[24]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(24)
    );
\pkt_fifo_wdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(4),
      I1 => \goreg_dm.dout_i_reg[11]\(4),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[4]\,
      O => \pkt_fifo_wdata[24]_i_2_n_0\
    );
\pkt_fifo_wdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(5),
      I2 => \goreg_dm.dout_i_reg[11]_1\(5),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[25]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(25)
    );
\pkt_fifo_wdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(5),
      I1 => \goreg_dm.dout_i_reg[11]\(5),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[5]\,
      O => \pkt_fifo_wdata[25]_i_2_n_0\
    );
\pkt_fifo_wdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \pkt_fifo_wdata[26]_i_2_n_0\,
      I2 => \goreg_dm.dout_i_reg[11]_1\(6),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \goreg_dm.dout_i_reg[11]\(6),
      I5 => \pkt_fifo_wdata[29]_i_6_n_0\,
      O => p_1_in(26)
    );
\pkt_fifo_wdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(6),
      I1 => \goreg_dm.dout_i_reg[11]\(6),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[6]\,
      O => \pkt_fifo_wdata[26]_i_2_n_0\
    );
\pkt_fifo_wdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(7),
      I2 => \goreg_dm.dout_i_reg[11]_1\(7),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[27]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(27)
    );
\pkt_fifo_wdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(7),
      I1 => \goreg_dm.dout_i_reg[11]\(7),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[7]\,
      O => \pkt_fifo_wdata[27]_i_2_n_0\
    );
\pkt_fifo_wdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[29]_i_6_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(8),
      I2 => \goreg_dm.dout_i_reg[11]_1\(8),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \pkt_fifo_wdata[28]_i_2_n_0\,
      I5 => \^q\(0),
      O => p_1_in(28)
    );
\pkt_fifo_wdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(8),
      I1 => \goreg_dm.dout_i_reg[11]\(8),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[8]\,
      O => \pkt_fifo_wdata[28]_i_2_n_0\
    );
\pkt_fifo_wdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => fifos_empty,
      I2 => \pkt_fifo_wdata[29]_i_3_n_0\,
      O => \pkt_fifo_wdata[29]_i_1_n_0\
    );
\pkt_fifo_wdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \pkt_fifo_wdata[29]_i_4_n_0\,
      I2 => \goreg_dm.dout_i_reg[11]_1\(9),
      I3 => \pkt_fifo_wdata[29]_i_5_n_0\,
      I4 => \goreg_dm.dout_i_reg[11]\(9),
      I5 => \pkt_fifo_wdata[29]_i_6_n_0\,
      O => p_1_in(29)
    );
\pkt_fifo_wdata[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000111BF"
    )
        port map (
      I0 => \^q\(0),
      I1 => lane_mux_sel(4),
      I2 => \goreg_dm.dout_i_reg[11]\(10),
      I3 => lane_mux_sel(3),
      I4 => \^q\(1),
      O => \pkt_fifo_wdata[29]_i_3_n_0\
    );
\pkt_fifo_wdata[29]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFC000A000C000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_0\(9),
      I1 => \goreg_dm.dout_i_reg[11]\(9),
      I2 => \^q\(1),
      I3 => lane_mux_sel(4),
      I4 => lane_mux_sel(3),
      I5 => \buf2_reg_n_0_[9]\,
      O => \pkt_fifo_wdata[29]_i_4_n_0\
    );
\pkt_fifo_wdata[29]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7770"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => lane_mux_sel(4),
      I3 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[29]_i_5_n_0\
    );
\pkt_fifo_wdata[29]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => lane_mux_sel(3),
      I3 => lane_mux_sel(4),
      O => \pkt_fifo_wdata[29]_i_6_n_0\
    );
\pkt_fifo_wdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I1 => \buf0_reg_n_0_[2]\,
      I2 => \pkt_fifo_wdata[2]_i_2_n_0\,
      I3 => \goreg_dm.dout_i_reg[11]\(2),
      I4 => \pkt_fifo_wdata[9]_i_2_n_0\,
      O => p_1_in(2)
    );
\pkt_fifo_wdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[2]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[2]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[2]_i_2_n_0\
    );
\pkt_fifo_wdata[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(0),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(0),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[30]_i_2_n_0\,
      O => p_1_in(30)
    );
\pkt_fifo_wdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(0),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(0),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(0),
      O => \pkt_fifo_wdata[30]_i_2_n_0\
    );
\pkt_fifo_wdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(1),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(1),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[31]_i_2_n_0\,
      O => p_1_in(31)
    );
\pkt_fifo_wdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(1),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(1),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(1),
      O => \pkt_fifo_wdata[31]_i_2_n_0\
    );
\pkt_fifo_wdata[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(2),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(2),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[32]_i_2_n_0\,
      O => p_1_in(32)
    );
\pkt_fifo_wdata[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(2),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(2),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(2),
      O => \pkt_fifo_wdata[32]_i_2_n_0\
    );
\pkt_fifo_wdata[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(3),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(3),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[33]_i_2_n_0\,
      O => p_1_in(33)
    );
\pkt_fifo_wdata[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(3),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(3),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(3),
      O => \pkt_fifo_wdata[33]_i_2_n_0\
    );
\pkt_fifo_wdata[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(4),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(4),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[34]_i_2_n_0\,
      O => p_1_in(34)
    );
\pkt_fifo_wdata[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(4),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(4),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(4),
      O => \pkt_fifo_wdata[34]_i_2_n_0\
    );
\pkt_fifo_wdata[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(5),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(5),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[35]_i_2_n_0\,
      O => p_1_in(35)
    );
\pkt_fifo_wdata[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(5),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(5),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(5),
      O => \pkt_fifo_wdata[35]_i_2_n_0\
    );
\pkt_fifo_wdata[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(6),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(6),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[36]_i_2_n_0\,
      O => p_1_in(36)
    );
\pkt_fifo_wdata[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(6),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(6),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(6),
      O => \pkt_fifo_wdata[36]_i_2_n_0\
    );
\pkt_fifo_wdata[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(7),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(7),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[37]_i_2_n_0\,
      O => p_1_in(37)
    );
\pkt_fifo_wdata[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(7),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(7),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(7),
      O => \pkt_fifo_wdata[37]_i_2_n_0\
    );
\pkt_fifo_wdata[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(8),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(8),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[38]_i_2_n_0\,
      O => p_1_in(38)
    );
\pkt_fifo_wdata[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(8),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(8),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(8),
      O => \pkt_fifo_wdata[38]_i_2_n_0\
    );
\pkt_fifo_wdata[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE0E000"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => fifos_empty,
      I2 => lane_mux_sel(3),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[39]_i_1_n_0\
    );
\pkt_fifo_wdata[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => dout(9),
      I1 => \^q\(1),
      I2 => \goreg_dm.dout_i_reg[11]_0\(9),
      I3 => \^q\(0),
      I4 => \pkt_fifo_wdata[39]_i_3_n_0\,
      O => p_1_in(39)
    );
\pkt_fifo_wdata[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFFFFFB8000000"
    )
        port map (
      I0 => \goreg_dm.dout_i_reg[11]_1\(9),
      I1 => lane_mux_sel(3),
      I2 => \goreg_dm.dout_i_reg[11]_0\(9),
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \goreg_dm.dout_i_reg[11]\(9),
      O => \pkt_fifo_wdata[39]_i_3_n_0\
    );
\pkt_fifo_wdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(3),
      I2 => \pkt_fifo_wdata[3]_i_2_n_0\,
      I3 => \buf0_reg_n_0_[3]\,
      I4 => \pkt_fifo_wdata[9]_i_3_n_0\,
      O => p_1_in(3)
    );
\pkt_fifo_wdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[3]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[3]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[3]_i_2_n_0\
    );
\pkt_fifo_wdata[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^wr_en\,
      I1 => \^din\(40),
      I2 => mst_rd_en_d1_i_2_n_0,
      O => \pkt_fifo_wdata[40]_i_1_n_0\
    );
\pkt_fifo_wdata[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(4),
      I2 => \buf0_reg_n_0_[4]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[4]_i_2_n_0\,
      O => p_1_in(4)
    );
\pkt_fifo_wdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[4]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[4]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[4]_i_2_n_0\
    );
\pkt_fifo_wdata[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(5),
      I2 => \buf0_reg_n_0_[5]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[5]_i_2_n_0\,
      O => p_1_in(5)
    );
\pkt_fifo_wdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[5]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[5]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[5]_i_2_n_0\
    );
\pkt_fifo_wdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(6),
      I2 => \pkt_fifo_wdata[6]_i_2_n_0\,
      I3 => \buf0_reg_n_0_[6]\,
      I4 => \pkt_fifo_wdata[9]_i_3_n_0\,
      O => p_1_in(6)
    );
\pkt_fifo_wdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[6]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[6]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[6]_i_2_n_0\
    );
\pkt_fifo_wdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(7),
      I2 => \buf0_reg_n_0_[7]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[7]_i_2_n_0\,
      O => p_1_in(7)
    );
\pkt_fifo_wdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[7]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[7]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[7]_i_2_n_0\
    );
\pkt_fifo_wdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4FFF4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(8),
      I2 => \pkt_fifo_wdata[8]_i_2_n_0\,
      I3 => \buf0_reg_n_0_[8]\,
      I4 => \pkt_fifo_wdata[9]_i_3_n_0\,
      O => p_1_in(8)
    );
\pkt_fifo_wdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[8]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[8]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[8]_i_2_n_0\
    );
\pkt_fifo_wdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \pkt_fifo_wdata[9]_i_2_n_0\,
      I1 => \goreg_dm.dout_i_reg[11]\(9),
      I2 => \buf0_reg_n_0_[9]\,
      I3 => \pkt_fifo_wdata[9]_i_3_n_0\,
      I4 => \pkt_fifo_wdata[9]_i_4_n_0\,
      O => p_1_in(9)
    );
\pkt_fifo_wdata[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30FA"
    )
        port map (
      I0 => lane_mux_sel(4),
      I1 => \^q\(1),
      I2 => lane_mux_sel(3),
      I3 => \^q\(0),
      O => \pkt_fifo_wdata[9]_i_2_n_0\
    );
\pkt_fifo_wdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8FB"
    )
        port map (
      I0 => \^q\(1),
      I1 => lane_mux_sel(4),
      I2 => \^q\(0),
      I3 => lane_mux_sel(3),
      O => \pkt_fifo_wdata[9]_i_3_n_0\
    );
\pkt_fifo_wdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2000000"
    )
        port map (
      I0 => \buf1_reg_n_0_[9]\,
      I1 => lane_mux_sel(3),
      I2 => \buf2_reg_n_0_[9]\,
      I3 => \^q\(1),
      I4 => lane_mux_sel(4),
      I5 => \^q\(0),
      O => \pkt_fifo_wdata[9]_i_4_n_0\
    );
\pkt_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(0),
      Q => \^din\(0),
      R => '0'
    );
\pkt_fifo_wdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(10),
      Q => \^din\(10),
      R => '0'
    );
\pkt_fifo_wdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(11),
      Q => \^din\(11),
      R => '0'
    );
\pkt_fifo_wdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(12),
      Q => \^din\(12),
      R => '0'
    );
\pkt_fifo_wdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(13),
      Q => \^din\(13),
      R => '0'
    );
\pkt_fifo_wdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(14),
      Q => \^din\(14),
      R => '0'
    );
\pkt_fifo_wdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(15),
      Q => \^din\(15),
      R => '0'
    );
\pkt_fifo_wdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(16),
      Q => \^din\(16),
      R => '0'
    );
\pkt_fifo_wdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(17),
      Q => \^din\(17),
      R => '0'
    );
\pkt_fifo_wdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(18),
      Q => \^din\(18),
      R => '0'
    );
\pkt_fifo_wdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[19]_i_1_n_0\,
      D => p_1_in(19),
      Q => \^din\(19),
      R => '0'
    );
\pkt_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(1),
      Q => \^din\(1),
      R => '0'
    );
\pkt_fifo_wdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(20),
      Q => \^din\(20),
      R => '0'
    );
\pkt_fifo_wdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(21),
      Q => \^din\(21),
      R => '0'
    );
\pkt_fifo_wdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(22),
      Q => \^din\(22),
      R => '0'
    );
\pkt_fifo_wdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(23),
      Q => \^din\(23),
      R => '0'
    );
\pkt_fifo_wdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(24),
      Q => \^din\(24),
      R => '0'
    );
\pkt_fifo_wdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(25),
      Q => \^din\(25),
      R => '0'
    );
\pkt_fifo_wdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(26),
      Q => \^din\(26),
      R => '0'
    );
\pkt_fifo_wdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(27),
      Q => \^din\(27),
      R => '0'
    );
\pkt_fifo_wdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(28),
      Q => \^din\(28),
      R => '0'
    );
\pkt_fifo_wdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[29]_i_1_n_0\,
      D => p_1_in(29),
      Q => \^din\(29),
      R => '0'
    );
\pkt_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(2),
      Q => \^din\(2),
      R => '0'
    );
\pkt_fifo_wdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(30),
      Q => \^din\(30),
      R => '0'
    );
\pkt_fifo_wdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(31),
      Q => \^din\(31),
      R => '0'
    );
\pkt_fifo_wdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(32),
      Q => \^din\(32),
      R => '0'
    );
\pkt_fifo_wdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(33),
      Q => \^din\(33),
      R => '0'
    );
\pkt_fifo_wdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(34),
      Q => \^din\(34),
      R => '0'
    );
\pkt_fifo_wdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(35),
      Q => \^din\(35),
      R => '0'
    );
\pkt_fifo_wdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(36),
      Q => \^din\(36),
      R => '0'
    );
\pkt_fifo_wdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(37),
      Q => \^din\(37),
      R => '0'
    );
\pkt_fifo_wdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(38),
      Q => \^din\(38),
      R => '0'
    );
\pkt_fifo_wdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \pkt_fifo_wdata[39]_i_1_n_0\,
      D => p_1_in(39),
      Q => \^din\(39),
      R => '0'
    );
\pkt_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(3),
      Q => \^din\(3),
      R => '0'
    );
\pkt_fifo_wdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \pkt_fifo_wdata[40]_i_1_n_0\,
      Q => \^din\(40),
      R => '0'
    );
\pkt_fifo_wdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => fifos_empty,
      Q => \^din\(41),
      R => '0'
    );
\pkt_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(4),
      Q => \^din\(4),
      R => '0'
    );
\pkt_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(5),
      Q => \^din\(5),
      R => '0'
    );
\pkt_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(6),
      Q => \^din\(6),
      R => '0'
    );
\pkt_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(7),
      Q => \^din\(7),
      R => '0'
    );
\pkt_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(8),
      Q => \^din\(8),
      R => '0'
    );
\pkt_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => pkt_fifo_wen_i_1_n_0,
      D => p_1_in(9),
      Q => \^din\(9),
      R => '0'
    );
pkt_fifo_wen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE0EEE0EEE0E0"
    )
        port map (
      I0 => empty_fwft_i_reg,
      I1 => fifos_empty,
      I2 => \goreg_dm.dout_i_reg[11]\(10),
      I3 => pkt_fifo_wen_i_2_n_0,
      I4 => \^q\(1),
      I5 => lane_mux_sel(3),
      O => pkt_fifo_wen_i_1_n_0
    );
pkt_fifo_wen_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => lane_mux_sel(4),
      O => pkt_fifo_wen_i_2_n_0
    );
pkt_fifo_wen_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fifo_wen_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_phecc is
  port (
    ecc_start_d1 : out STD_LOGIC;
    \FSM_sequential_cur_state_reg[0]\ : out STD_LOGIC;
    phecc_done : out STD_LOGIC;
    phecc_status : out STD_LOGIC_VECTOR ( 1 downto 0 );
    nxt_state1114_out : out STD_LOGIC;
    nxt_state1 : out STD_LOGIC;
    \cur_lp_vc_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    diwc_valid : out STD_LOGIC;
    diwc_corrected : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_63_out : out STD_LOGIC;
    p_61_out : out STD_LOGIC;
    p_59_out : out STD_LOGIC;
    p_57_out : out STD_LOGIC;
    crc_start_d1_reg : out STD_LOGIC;
    crc_start_d1_reg_0 : out STD_LOGIC;
    src_ff_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    di_not_supported_i : out STD_LOGIC;
    p_75_out : out STD_LOGIC;
    p_74_out : out STD_LOGIC;
    p_72_out : out STD_LOGIC;
    p_73_out : out STD_LOGIC;
    \reg_ecc_status_i_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lp_wc0_i_reg_reg : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clear : out STD_LOGIC;
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[63]\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \LINE_BUF_WR_64.mem_wdata_i_reg[63]_0\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[63]_1\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[63]_2\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[66]\ : out STD_LOGIC;
    \data_type_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \LINE_BUF_WR_64.mem_wdata_i_reg[64]\ : out STD_LOGIC;
    short_pkt : out STD_LOGIC;
    mem_wen0 : out STD_LOGIC;
    mem_wdata2 : out STD_LOGIC;
    lbuf_blk_wen_i_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    byt_cnt_adj : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pre_byt_cnt2_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    byte_cnt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_blk_sel_reg[3]\ : out STD_LOGIC;
    \crc_p_strb_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    img_send_reg : out STD_LOGIC;
    \crc_blk_sel_reg[2]\ : out STD_LOGIC;
    \crc_blk_sel_reg[1]\ : out STD_LOGIC;
    \crc_blk_sel_reg[0]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_wdata_i_reg[65]\ : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    diwc_corrected_zero : out STD_LOGIC;
    diwc_corrected_lte4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    phecc_start : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lp_wc0 : in STD_LOGIC;
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_aresetn : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    pkt_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gpr1.dout_i_reg[0]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[1]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[2]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[3]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[4]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[5]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[6]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[7]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[10]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[12]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[13]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[20]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[21]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[22]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[23]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[24]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[25]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[26]\ : in STD_LOGIC;
    data_wip_reg : in STD_LOGIC;
    lbuf_blk_wen_i : in STD_LOGIC;
    \LINE_BUF_WR_64.mem_wen_i_reg\ : in STD_LOGIC;
    full : in STD_LOGIC;
    almost_full : in STD_LOGIC;
    \cur_byte_cnt_reg[12]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[15]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[11]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[10]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[7]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[6]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[5]\ : in STD_LOGIC;
    \cur_byte_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gpr1.dout_i_reg[17]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[17]_0\ : in STD_LOGIC;
    \gpr1.dout_i_reg[16]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[15]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[14]\ : in STD_LOGIC;
    \gpr1.dout_i_reg[21]_0\ : in STD_LOGIC;
    src_send : in STD_LOGIC;
    src_rcv : in STD_LOGIC;
    end_mem_wr2 : in STD_LOGIC;
    end_mem_wr1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_phecc : entity is "mipi_csi2_rx_ctrl_v1_0_6_phecc";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_phecc;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_phecc is
  signal \FE_DETECT[0].fe_detect[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cur_state[1]_i_6_n_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[21]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_19_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_20_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_21_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_22_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_23_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_24_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_25_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_26_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_27_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[31]_i_28_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[64]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i[66]_i_4_n_0\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_6\ : STD_LOGIC;
  signal \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_7\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[63]_0\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[63]_1\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[63]_2\ : STD_LOGIC;
  signal \^line_buf_wr_64.mem_wdata_i_reg[66]\ : STD_LOGIC;
  signal \^byt_cnt_adj\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal byt_cnt_adj_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byt_cnt_adj_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \byt_cnt_adj_reg_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \^byte_cnt\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \byte_cnt_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \byte_cnt_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal calcd_ecc : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of calcd_ecc : signal is std.standard.true;
  signal calcd_ecc_inferred_i_10_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_11_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_12_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_13_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_14_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_15_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_7_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_8_n_0 : STD_LOGIC;
  signal calcd_ecc_inferred_i_9_n_0 : STD_LOGIC;
  signal code_notfound : STD_LOGIC;
  attribute DONT_TOUCH of code_notfound : signal is std.standard.true;
  signal \code_notfound__0\ : STD_LOGIC;
  signal code_notfound_i_2_n_0 : STD_LOGIC;
  signal \control/di_not_supported_i589_in\ : STD_LOGIC;
  signal data_type : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_type_int : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \^data_type_reg_reg[5]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data_wip_reg_i_12_n_0 : STD_LOGIC;
  signal di_not_supported : STD_LOGIC;
  signal \^di_not_supported_i\ : STD_LOGIC;
  signal \^diwc_corrected\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal diwc_corrected_csi_zero : STD_LOGIC;
  signal \^diwc_corrected_lte4\ : STD_LOGIC;
  signal diwc_corrected_lte4_i_1_n_0 : STD_LOGIC;
  signal diwc_corrected_lte4_i_2_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_2_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_3_n_0 : STD_LOGIC;
  signal diwc_corrected_zero_i_4_n_0 : STD_LOGIC;
  signal \^diwc_valid\ : STD_LOGIC;
  signal diwc_valid_int : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[0]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[1]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[2]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[3]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[4]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[5]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[6]\ : STD_LOGIC;
  signal \ecc_corrected_reg_n_0_[7]\ : STD_LOGIC;
  signal ecc_done : STD_LOGIC;
  signal ecc_o : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^ecc_start_d1\ : STD_LOGIC;
  signal ecc_start_d2 : STD_LOGIC;
  signal ecc_status : STD_LOGIC_VECTOR ( 1 to 1 );
  signal exp_ecc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal img_send_i_2_n_0 : STD_LOGIC;
  signal img_send_i_3_n_0 : STD_LOGIC;
  signal long_pkt_int : STD_LOGIC;
  signal long_pkt_out : STD_LOGIC;
  signal lp_wc0_i_reg_i_2_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_3_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_4_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_5_n_0 : STD_LOGIC;
  signal lp_wc0_i_reg_i_6_n_0 : STD_LOGIC;
  signal mask : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \mask_reg_n_0_[0]\ : STD_LOGIC;
  signal \mask_reg_n_0_[10]\ : STD_LOGIC;
  signal \mask_reg_n_0_[11]\ : STD_LOGIC;
  signal \mask_reg_n_0_[12]\ : STD_LOGIC;
  signal \mask_reg_n_0_[13]\ : STD_LOGIC;
  signal \mask_reg_n_0_[14]\ : STD_LOGIC;
  signal \mask_reg_n_0_[15]\ : STD_LOGIC;
  signal \mask_reg_n_0_[16]\ : STD_LOGIC;
  signal \mask_reg_n_0_[17]\ : STD_LOGIC;
  signal \mask_reg_n_0_[18]\ : STD_LOGIC;
  signal \mask_reg_n_0_[19]\ : STD_LOGIC;
  signal \mask_reg_n_0_[1]\ : STD_LOGIC;
  signal \mask_reg_n_0_[20]\ : STD_LOGIC;
  signal \mask_reg_n_0_[21]\ : STD_LOGIC;
  signal \mask_reg_n_0_[22]\ : STD_LOGIC;
  signal \mask_reg_n_0_[23]\ : STD_LOGIC;
  signal \mask_reg_n_0_[2]\ : STD_LOGIC;
  signal \mask_reg_n_0_[3]\ : STD_LOGIC;
  signal \mask_reg_n_0_[4]\ : STD_LOGIC;
  signal \mask_reg_n_0_[5]\ : STD_LOGIC;
  signal \mask_reg_n_0_[6]\ : STD_LOGIC;
  signal \mask_reg_n_0_[7]\ : STD_LOGIC;
  signal \mask_reg_n_0_[8]\ : STD_LOGIC;
  signal \mask_reg_n_0_[9]\ : STD_LOGIC;
  signal \^nxt_state1\ : STD_LOGIC;
  signal \^nxt_state1114_out\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^phecc_done\ : STD_LOGIC;
  signal \^phecc_status\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \phecc_status[1]_i_2_n_0\ : STD_LOGIC;
  signal \pkt_header_reg_n_0_[0]\ : STD_LOGIC;
  signal \pkt_header_reg_n_0_[1]\ : STD_LOGIC;
  signal \^short_pkt\ : STD_LOGIC;
  signal short_pkt_int : STD_LOGIC;
  signal syndrome_code : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of syndrome_code : signal is std.standard.true;
  signal syndrome_sum : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of syndrome_sum : signal is std.standard.true;
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_byt_cnt_adj_reg_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \FE_DETECT[0].fe_detect[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \FE_DETECT[1].fe_detect[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FE_DETECT[2].fe_detect[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \FE_DETECT[3].fe_detect[3]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \HSC2R_CDC[8].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[21]_i_2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[31]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_wdata_i[65]_i_3\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_10 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of calcd_ecc_inferred_i_7 : label is "soft_lutpair146";
  attribute DONT_TOUCH of code_notfound_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of code_notfound_reg : label is "yes";
  attribute SOFT_HLUTNM of \crc_blk_sel[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \crc_blk_sel[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \crc_blk_sel[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \crc_blk_sel[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \crc_p_strb[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \crc_p_strb[1]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \cur_lp_vc[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of data_wip_reg_i_12 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of data_wip_reg_i_13 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of diwc_corrected_lte4_i_2 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of diwc_corrected_zero_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ecc_corrected[20]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ecc_corrected[23]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of generic_pkt_i_2 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of img_send_i_2 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of lp_wc0_i_reg_i_1 : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of lp_wc0_i_reg_i_6 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \reg_ecc_status_i[2]_i_1\ : label is "soft_lutpair150";
begin
  \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[3]\ <= \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\;
  \LINE_BUF_WR_64.mem_wdata_i_reg[63]_0\ <= \^line_buf_wr_64.mem_wdata_i_reg[63]_0\;
  \LINE_BUF_WR_64.mem_wdata_i_reg[63]_1\ <= \^line_buf_wr_64.mem_wdata_i_reg[63]_1\;
  \LINE_BUF_WR_64.mem_wdata_i_reg[63]_2\ <= \^line_buf_wr_64.mem_wdata_i_reg[63]_2\;
  \LINE_BUF_WR_64.mem_wdata_i_reg[66]\ <= \^line_buf_wr_64.mem_wdata_i_reg[66]\;
  byt_cnt_adj(15 downto 0) <= \^byt_cnt_adj\(15 downto 0);
  byte_cnt(15 downto 0) <= \^byte_cnt\(15 downto 0);
  \data_type_reg_reg[5]_0\(1 downto 0) <= \^data_type_reg_reg[5]_0\(1 downto 0);
  di_not_supported_i <= \^di_not_supported_i\;
  diwc_corrected(23 downto 0) <= \^diwc_corrected\(23 downto 0);
  diwc_corrected_lte4 <= \^diwc_corrected_lte4\;
  diwc_valid <= \^diwc_valid\;
  ecc_start_d1 <= \^ecc_start_d1\;
  nxt_state1 <= \^nxt_state1\;
  nxt_state1114_out <= \^nxt_state1114_out\;
  phecc_done <= \^phecc_done\;
  phecc_status(1 downto 0) <= \^phecc_status\(1 downto 0);
  short_pkt <= \^short_pkt\;
\ERR_FRAME_SYNC_ECCERR[0].ecc_errframesync[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^phecc_status\(1),
      I3 => \^phecc_done\,
      O => p_75_out
    );
\ERR_FRAME_SYNC_ECCERR[1].ecc_errframesync[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^phecc_status\(1),
      I3 => \^phecc_done\,
      O => p_74_out
    );
\ERR_FRAME_SYNC_ECCERR[2].ecc_errframesync[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^diwc_corrected\(6),
      I1 => \^diwc_corrected\(7),
      I2 => \^phecc_status\(1),
      I3 => \^phecc_done\,
      O => p_73_out
    );
\ERR_FRAME_SYNC_ECCERR[3].ecc_errframesync[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \^phecc_status\(1),
      I3 => \^phecc_done\,
      O => p_72_out
    );
\FE_DETECT[0].fe_detect[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_63_out
    );
\FE_DETECT[0].fe_detect[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(0),
      I2 => \^diwc_corrected\(1),
      I3 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I4 => \^diwc_corrected\(2),
      I5 => \^diwc_corrected\(3),
      O => \FE_DETECT[0].fe_detect[0]_i_2_n_0\
    );
\FE_DETECT[1].fe_detect[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_61_out
    );
\FE_DETECT[2].fe_detect[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^diwc_corrected\(6),
      I1 => \^diwc_corrected\(7),
      I2 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_59_out
    );
\FE_DETECT[3].fe_detect[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^diwc_corrected\(7),
      I1 => \^diwc_corrected\(6),
      I2 => \FE_DETECT[0].fe_detect[0]_i_2_n_0\,
      O => p_57_out
    );
\FSM_sequential_cur_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B888"
    )
        port map (
      I0 => pkt_valid,
      I1 => \out\(0),
      I2 => \^phecc_done\,
      I3 => \^phecc_status\(1),
      I4 => \^nxt_state1114_out\,
      I5 => \^nxt_state1\,
      O => \FSM_sequential_cur_state_reg[0]\
    );
\FSM_sequential_cur_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000000E0000"
    )
        port map (
      I0 => \^diwc_corrected\(2),
      I1 => \^diwc_corrected\(3),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_valid\,
      I5 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      O => \^nxt_state1114_out\
    );
\FSM_sequential_cur_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000044444"
    )
        port map (
      I0 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      I1 => \^diwc_valid\,
      I2 => \^diwc_corrected\(3),
      I3 => \^diwc_corrected\(2),
      I4 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I5 => lp_wc0_i_reg_i_2_n_0,
      O => \^nxt_state1\
    );
\FSM_sequential_cur_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FCC0CFF0F080C"
    )
        port map (
      I0 => \^diwc_corrected\(0),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(3),
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_corrected\(4),
      I5 => \^diwc_corrected\(1),
      O => \FSM_sequential_cur_state[1]_i_5_n_0\
    );
\FSM_sequential_cur_state[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(4),
      O => \FSM_sequential_cur_state[1]_i_6_n_0\
    );
\HSC2R_CDC[8].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^di_not_supported_i\,
      I1 => \^diwc_valid\,
      O => src_ff_reg(0)
    );
\HSC2R_CDC[8].hsc2r_bus_cdc_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC74A444AC44A044"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_corrected\(1),
      I5 => \^diwc_corrected\(0),
      O => \^di_not_supported_i\
    );
\LINE_BUF_WR_64.lbuf_wr_byte_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I1 => m_axis_aresetn,
      I2 => dest_out,
      O => clear
    );
\LINE_BUF_WR_64.mem_data_l32[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(0),
      I2 => pkt_data(24),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[0]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(0)
    );
\LINE_BUF_WR_64.mem_data_l32[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(10),
      I2 => pkt_data(18),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[12]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(10)
    );
\LINE_BUF_WR_64.mem_data_l32[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(11),
      I2 => pkt_data(19),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[13]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(11)
    );
\LINE_BUF_WR_64.mem_data_l32[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A0A0A"
    )
        port map (
      I0 => \^diwc_corrected\(12),
      I1 => \gpr1.dout_i_reg[14]\,
      I2 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I3 => pkt_valid,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(12)
    );
\LINE_BUF_WR_64.mem_data_l32[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A0A0A"
    )
        port map (
      I0 => \^diwc_corrected\(13),
      I1 => \gpr1.dout_i_reg[15]\,
      I2 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I3 => pkt_valid,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(13)
    );
\LINE_BUF_WR_64.mem_data_l32[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A0A0A"
    )
        port map (
      I0 => \^diwc_corrected\(14),
      I1 => \gpr1.dout_i_reg[16]\,
      I2 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I3 => pkt_valid,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(14)
    );
\LINE_BUF_WR_64.mem_data_l32[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A0A0A"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \gpr1.dout_i_reg[17]_0\,
      I2 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I3 => pkt_valid,
      I4 => data_wip_reg,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(15)
    );
\LINE_BUF_WR_64.mem_data_l32[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(16),
      I2 => pkt_data(8),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[20]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(16)
    );
\LINE_BUF_WR_64.mem_data_l32[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(17),
      I2 => pkt_data(9),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[21]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(17)
    );
\LINE_BUF_WR_64.mem_data_l32[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(18),
      I2 => pkt_data(10),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[22]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(18)
    );
\LINE_BUF_WR_64.mem_data_l32[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(19),
      I2 => pkt_data(11),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[23]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(19)
    );
\LINE_BUF_WR_64.mem_data_l32[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(1),
      I2 => pkt_data(25),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[1]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(1)
    );
\LINE_BUF_WR_64.mem_data_l32[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(20),
      I2 => pkt_data(12),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[24]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(20)
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F444F444444444"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I1 => \LINE_BUF_WR_64.mem_data_l32[21]_i_2_n_0\,
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => pkt_data(13),
      I5 => \gpr1.dout_i_reg[25]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(21)
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^diwc_corrected\(21),
      O => \LINE_BUF_WR_64.mem_data_l32[21]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(22),
      I2 => pkt_data(14),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[26]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(22)
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I1 => m_axis_aresetn,
      O => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2222222"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I2 => pkt_valid,
      I3 => data_wip_reg,
      I4 => \gpr1.dout_i_reg[17]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(23)
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^short_pkt\,
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[66]\,
      O => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\
    );
\LINE_BUF_WR_64.mem_data_l32[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I1 => pkt_data(4),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\,
      I4 => pkt_data(28),
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(24)
    );
\LINE_BUF_WR_64.mem_data_l32[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I1 => pkt_data(5),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\,
      I4 => pkt_data(29),
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(25)
    );
\LINE_BUF_WR_64.mem_data_l32[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(2),
      I2 => pkt_data(26),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[2]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(2)
    );
\LINE_BUF_WR_64.mem_data_l32[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A808080"
    )
        port map (
      I0 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I1 => pkt_data(6),
      I2 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\,
      I4 => pkt_data(30),
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(26)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8880000"
    )
        port map (
      I0 => pkt_data(7),
      I1 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I2 => pkt_data(31),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(27)
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => data_type(1),
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => \^data_type_reg_reg[5]_0\(1),
      I3 => data_type(0),
      I4 => data_type(3),
      O => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEEC"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => data_type(0),
      I3 => data_type(2),
      I4 => data_type(1),
      I5 => data_type(3),
      O => \^line_buf_wr_64.mem_wdata_i_reg[63]_2\
    );
\LINE_BUF_WR_64.mem_data_l32[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I2 => pkt_valid,
      I3 => data_wip_reg,
      O => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\
    );
\LINE_BUF_WR_64.mem_data_l32[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(3),
      I2 => pkt_data(27),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[3]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(3)
    );
\LINE_BUF_WR_64.mem_data_l32[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(4),
      I2 => pkt_data(28),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[4]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(4)
    );
\LINE_BUF_WR_64.mem_data_l32[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(5),
      I2 => pkt_data(29),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[5]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(5)
    );
\LINE_BUF_WR_64.mem_data_l32[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(6),
      I2 => pkt_data(30),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[6]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(6)
    );
\LINE_BUF_WR_64.mem_data_l32[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(7),
      I2 => pkt_data(31),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[7]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(7)
    );
\LINE_BUF_WR_64.mem_data_l32[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FF4444F4444444"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_data_l32[22]_i_2_n_0\,
      I1 => \^diwc_corrected\(8),
      I2 => pkt_data(16),
      I3 => \^line_buf_wr_64.mem_wdata_i_reg[63]_0\,
      I4 => \^line_buf_wr_64.mem_wdata_i_reg[63]_1\,
      I5 => \gpr1.dout_i_reg[10]\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(8)
    );
\LINE_BUF_WR_64.mem_data_l32[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2222222"
    )
        port map (
      I0 => \^diwc_corrected\(9),
      I1 => \^line_buf_wr_64.lbuf_wr_byte_cnt_reg[3]\,
      I2 => pkt_valid,
      I3 => data_wip_reg,
      I4 => \gpr1.dout_i_reg[21]_0\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[63]\(9)
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(0),
      I1 => \^diwc_corrected\(11),
      I2 => \^diwc_corrected\(10),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_19_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^diwc_corrected\(8),
      I1 => \^diwc_corrected\(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_20_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(12),
      I2 => \^diwc_corrected\(22),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(11),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_21_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(21),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(10),
      I2 => \^diwc_corrected\(20),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(9),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_22_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(19),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(8),
      I2 => \^diwc_corrected\(18),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(7),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_23_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(17),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(6),
      I2 => \^diwc_corrected\(16),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(5),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_24_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(4),
      I2 => \^diwc_corrected\(14),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(3),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_25_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^diwc_corrected\(13),
      I1 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(2),
      I2 => \^diwc_corrected\(12),
      I3 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_26_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^diwc_corrected\(10),
      I1 => \^diwc_corrected\(11),
      I2 => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]_0\(0),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_27_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^diwc_corrected\(9),
      I1 => \^diwc_corrected\(8),
      O => \LINE_BUF_WR_64.mem_wdata_i[31]_i_28_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888088888888"
    )
        port map (
      I0 => m_axis_aresetn,
      I1 => \^short_pkt\,
      I2 => data_type(3),
      I3 => data_type(0),
      I4 => data_type(2),
      I5 => \LINE_BUF_WR_64.mem_wdata_i[64]_i_3_n_0\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[64]\
    );
\LINE_BUF_WR_64.mem_wdata_i[64]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(0),
      I1 => \^data_type_reg_reg[5]_0\(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[64]_i_3_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2222222F222F22"
    )
        port map (
      I0 => end_mem_wr2,
      I1 => dest_out,
      I2 => end_mem_wr1_reg,
      I3 => \^short_pkt\,
      I4 => data_type(2),
      I5 => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\,
      O => \LINE_BUF_WR_64.mem_wdata_i_reg[65]\
    );
\LINE_BUF_WR_64.mem_wdata_i[65]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => data_type(3),
      I3 => data_type(1),
      O => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444404444"
    )
        port map (
      I0 => di_not_supported,
      I1 => long_pkt_out,
      I2 => \LINE_BUF_WR_64.mem_wdata_i[66]_i_4_n_0\,
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_corrected\(4),
      I5 => \^diwc_corrected\(1),
      O => \^line_buf_wr_64.mem_wdata_i_reg[66]\
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAFAEAE8C8C0C04"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(3),
      I3 => \^diwc_corrected\(0),
      I4 => \^diwc_corrected\(1),
      I5 => \^diwc_corrected\(4),
      O => di_not_supported
    );
\LINE_BUF_WR_64.mem_wdata_i[66]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^diwc_corrected\(2),
      I1 => \^diwc_corrected\(3),
      O => \LINE_BUF_WR_64.mem_wdata_i[66]_i_4_n_0\
    );
\LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => CO(0),
      CO(6) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_1\,
      CO(5) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_2\,
      CO(4) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_3\,
      CO(3) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_5\,
      CO(1) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_6\,
      CO(0) => \LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_n_7\,
      DI(7 downto 2) => \LINE_BUF_WR_64.lbuf_wr_byte_cnt_reg[15]\(5 downto 0),
      DI(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_19_n_0\,
      DI(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_20_n_0\,
      O(7 downto 0) => \NLW_LINE_BUF_WR_64.mem_wdata_i_reg[31]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_21_n_0\,
      S(6) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_22_n_0\,
      S(5) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_23_n_0\,
      S(4) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_24_n_0\,
      S(3) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_25_n_0\,
      S(2) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_26_n_0\,
      S(1) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_27_n_0\,
      S(0) => \LINE_BUF_WR_64.mem_wdata_i[31]_i_28_n_0\
    );
\byt_cnt_adj_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(0),
      Q => \^byt_cnt_adj\(0),
      R => SR(0)
    );
\byt_cnt_adj_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(10),
      Q => \^byt_cnt_adj\(10),
      R => SR(0)
    );
\byt_cnt_adj_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(11),
      Q => \^byt_cnt_adj\(11),
      R => SR(0)
    );
\byt_cnt_adj_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(12),
      Q => \^byt_cnt_adj\(12),
      R => SR(0)
    );
\byt_cnt_adj_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(13),
      Q => \^byt_cnt_adj\(13),
      R => SR(0)
    );
\byt_cnt_adj_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(14),
      Q => \^byt_cnt_adj\(14),
      R => SR(0)
    );
\byt_cnt_adj_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(15),
      Q => \^byt_cnt_adj\(15),
      R => SR(0)
    );
\byt_cnt_adj_reg[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[23]\,
      I1 => p_23_in,
      O => \byt_cnt_adj_reg[15]_i_2_n_0\
    );
\byt_cnt_adj_reg[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in,
      I1 => \mask_reg_n_0_[22]\,
      O => \byt_cnt_adj_reg[15]_i_3_n_0\
    );
\byt_cnt_adj_reg[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in,
      I1 => \mask_reg_n_0_[21]\,
      O => \byt_cnt_adj_reg[15]_i_4_n_0\
    );
\byt_cnt_adj_reg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => \mask_reg_n_0_[20]\,
      O => \byt_cnt_adj_reg[15]_i_5_n_0\
    );
\byt_cnt_adj_reg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_22_in,
      I1 => \mask_reg_n_0_[19]\,
      O => \byt_cnt_adj_reg[15]_i_6_n_0\
    );
\byt_cnt_adj_reg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_20_in,
      I1 => \mask_reg_n_0_[18]\,
      O => \byt_cnt_adj_reg[15]_i_7_n_0\
    );
\byt_cnt_adj_reg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_16_in,
      I1 => \mask_reg_n_0_[17]\,
      O => \byt_cnt_adj_reg[15]_i_8_n_0\
    );
\byt_cnt_adj_reg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in,
      I1 => \mask_reg_n_0_[16]\,
      O => \byt_cnt_adj_reg[15]_i_9_n_0\
    );
\byt_cnt_adj_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(1),
      Q => \^byt_cnt_adj\(1),
      R => SR(0)
    );
\byt_cnt_adj_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(2),
      Q => \^byt_cnt_adj\(2),
      R => SR(0)
    );
\byt_cnt_adj_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(3),
      Q => \^byt_cnt_adj\(3),
      R => SR(0)
    );
\byt_cnt_adj_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(4),
      Q => \^byt_cnt_adj\(4),
      R => SR(0)
    );
\byt_cnt_adj_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(5),
      Q => \^byt_cnt_adj\(5),
      R => SR(0)
    );
\byt_cnt_adj_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(6),
      Q => \^byt_cnt_adj\(6),
      R => SR(0)
    );
\byt_cnt_adj_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(7),
      Q => \^byt_cnt_adj\(7),
      R => SR(0)
    );
\byt_cnt_adj_reg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_in,
      I1 => \mask_reg_n_0_[8]\,
      O => \byt_cnt_adj_reg[7]_i_10_n_0\
    );
\byt_cnt_adj_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_18_in,
      I1 => \mask_reg_n_0_[9]\,
      O => \byt_cnt_adj_reg[7]_i_2_n_0\
    );
\byt_cnt_adj_reg[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_19_in,
      I1 => \mask_reg_n_0_[15]\,
      O => \byt_cnt_adj_reg[7]_i_3_n_0\
    );
\byt_cnt_adj_reg[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_15_in,
      I1 => \mask_reg_n_0_[14]\,
      O => \byt_cnt_adj_reg[7]_i_4_n_0\
    );
\byt_cnt_adj_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in,
      I1 => \mask_reg_n_0_[13]\,
      O => \byt_cnt_adj_reg[7]_i_5_n_0\
    );
\byt_cnt_adj_reg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_14_in,
      I1 => \mask_reg_n_0_[12]\,
      O => \byt_cnt_adj_reg[7]_i_6_n_0\
    );
\byt_cnt_adj_reg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \mask_reg_n_0_[11]\,
      O => \byt_cnt_adj_reg[7]_i_7_n_0\
    );
\byt_cnt_adj_reg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => \mask_reg_n_0_[10]\,
      O => \byt_cnt_adj_reg[7]_i_8_n_0\
    );
\byt_cnt_adj_reg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_in,
      I1 => \mask_reg_n_0_[8]\,
      O => \byt_cnt_adj_reg[7]_i_9_n_0\
    );
\byt_cnt_adj_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(8),
      Q => \^byt_cnt_adj\(8),
      R => SR(0)
    );
\byt_cnt_adj_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \byt_cnt_adj_reg__0\(9),
      Q => \^byt_cnt_adj\(9),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(0),
      Q => \byt_cnt_adj_reg__0\(0),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(10),
      Q => \byt_cnt_adj_reg__0\(10),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(11),
      Q => \byt_cnt_adj_reg__0\(11),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(12),
      Q => \byt_cnt_adj_reg__0\(12),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(13),
      Q => \byt_cnt_adj_reg__0\(13),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(14),
      Q => \byt_cnt_adj_reg__0\(14),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(15),
      Q => \byt_cnt_adj_reg__0\(15),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \byt_cnt_adj_reg_reg[7]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \byt_cnt_adj_reg_reg[15]_i_1_n_1\,
      CO(5) => \byt_cnt_adj_reg_reg[15]_i_1_n_2\,
      CO(4) => \byt_cnt_adj_reg_reg[15]_i_1_n_3\,
      CO(3) => \NLW_byt_cnt_adj_reg_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \byt_cnt_adj_reg_reg[15]_i_1_n_5\,
      CO(1) => \byt_cnt_adj_reg_reg[15]_i_1_n_6\,
      CO(0) => \byt_cnt_adj_reg_reg[15]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => byt_cnt_adj_reg0(15 downto 8),
      S(7) => \byt_cnt_adj_reg[15]_i_2_n_0\,
      S(6) => \byt_cnt_adj_reg[15]_i_3_n_0\,
      S(5) => \byt_cnt_adj_reg[15]_i_4_n_0\,
      S(4) => \byt_cnt_adj_reg[15]_i_5_n_0\,
      S(3) => \byt_cnt_adj_reg[15]_i_6_n_0\,
      S(2) => \byt_cnt_adj_reg[15]_i_7_n_0\,
      S(1) => \byt_cnt_adj_reg[15]_i_8_n_0\,
      S(0) => \byt_cnt_adj_reg[15]_i_9_n_0\
    );
\byt_cnt_adj_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(1),
      Q => \byt_cnt_adj_reg__0\(1),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(2),
      Q => \byt_cnt_adj_reg__0\(2),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(3),
      Q => \byt_cnt_adj_reg__0\(3),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(4),
      Q => \byt_cnt_adj_reg__0\(4),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(5),
      Q => \byt_cnt_adj_reg__0\(5),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(6),
      Q => \byt_cnt_adj_reg__0\(6),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(7),
      Q => \byt_cnt_adj_reg__0\(7),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \byt_cnt_adj_reg_reg[7]_i_1_n_0\,
      CO(6) => \byt_cnt_adj_reg_reg[7]_i_1_n_1\,
      CO(5) => \byt_cnt_adj_reg_reg[7]_i_1_n_2\,
      CO(4) => \byt_cnt_adj_reg_reg[7]_i_1_n_3\,
      CO(3) => \NLW_byt_cnt_adj_reg_reg[7]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \byt_cnt_adj_reg_reg[7]_i_1_n_5\,
      CO(1) => \byt_cnt_adj_reg_reg[7]_i_1_n_6\,
      CO(0) => \byt_cnt_adj_reg_reg[7]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \byt_cnt_adj_reg[7]_i_2_n_0\,
      DI(0) => '0',
      O(7 downto 0) => byt_cnt_adj_reg0(7 downto 0),
      S(7) => \byt_cnt_adj_reg[7]_i_3_n_0\,
      S(6) => \byt_cnt_adj_reg[7]_i_4_n_0\,
      S(5) => \byt_cnt_adj_reg[7]_i_5_n_0\,
      S(4) => \byt_cnt_adj_reg[7]_i_6_n_0\,
      S(3) => \byt_cnt_adj_reg[7]_i_7_n_0\,
      S(2) => \byt_cnt_adj_reg[7]_i_8_n_0\,
      S(1) => \byt_cnt_adj_reg[7]_i_9_n_0\,
      S(0) => \byt_cnt_adj_reg[7]_i_10_n_0\
    );
\byt_cnt_adj_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(8),
      Q => \byt_cnt_adj_reg__0\(8),
      R => SR(0)
    );
\byt_cnt_adj_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => byt_cnt_adj_reg0(9),
      Q => \byt_cnt_adj_reg__0\(9),
      R => SR(0)
    );
\byte_cnt_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100000FFFFFFFF"
    )
        port map (
      I0 => \ecc_corrected_reg_n_0_[3]\,
      I1 => code_notfound,
      I2 => ecc_done,
      I3 => \ecc_corrected_reg_n_0_[2]\,
      I4 => \byte_cnt_reg[15]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000050033330533"
    )
        port map (
      I0 => \ecc_corrected_reg_n_0_[4]\,
      I1 => \^data_type_reg_reg[5]_0\(0),
      I2 => \ecc_corrected_reg_n_0_[5]\,
      I3 => ecc_done,
      I4 => code_notfound,
      I5 => \^data_type_reg_reg[5]_0\(1),
      O => \byte_cnt_reg[15]_i_2_n_0\
    );
\byte_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(0),
      Q => \^byte_cnt\(0),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(10),
      Q => \^byte_cnt\(10),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(11),
      Q => \^byte_cnt\(11),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(12),
      Q => \^byte_cnt\(12),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(13),
      Q => \^byte_cnt\(13),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(14),
      Q => \^byte_cnt\(14),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(15),
      Q => \^byte_cnt\(15),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(1),
      Q => \^byte_cnt\(1),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(2),
      Q => \^byte_cnt\(2),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(3),
      Q => \^byte_cnt\(3),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(4),
      Q => \^byte_cnt\(4),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(5),
      Q => \^byte_cnt\(5),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(6),
      Q => \^byte_cnt\(6),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(7),
      Q => \^byte_cnt\(7),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(8),
      Q => \^byte_cnt\(8),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
\byte_cnt_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => p_0_in(9),
      Q => \^byte_cnt\(9),
      R => \byte_cnt_reg[15]_i_1_n_0\
    );
calcd_ecc_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_14_in,
      I2 => calcd_ecc_inferred_i_7_n_0,
      I3 => calcd_ecc_inferred_i_8_n_0,
      I4 => p_19_in,
      I5 => p_22_in,
      O => calcd_ecc(5)
    );
calcd_ecc_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_8_in,
      I1 => p_9_in,
      I2 => p_11_in,
      O => calcd_ecc_inferred_i_10_n_0
    );
calcd_ecc_inferred_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \pkt_header_reg_n_0_[1]\,
      I1 => p_15_in,
      I2 => p_23_in,
      I3 => p_0_in0_in,
      I4 => p_3_in,
      I5 => p_6_in,
      O => calcd_ecc_inferred_i_11_n_0
    );
calcd_ecc_inferred_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_10_in,
      I1 => p_12_in,
      I2 => p_5_in,
      I3 => p_2_in,
      I4 => \pkt_header_reg_n_0_[0]\,
      I5 => p_0_in0_in,
      O => calcd_ecc_inferred_i_12_n_0
    );
calcd_ecc_inferred_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_16_in,
      I1 => p_10_in,
      I2 => p_23_in,
      I3 => calcd_ecc_inferred_i_15_n_0,
      I4 => p_12_in,
      I5 => p_15_in,
      O => calcd_ecc_inferred_i_13_n_0
    );
calcd_ecc_inferred_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_3_in,
      I1 => p_7_in,
      I2 => p_5_in,
      I3 => p_2_in,
      I4 => p_6_in,
      I5 => p_0_in0_in,
      O => calcd_ecc_inferred_i_14_n_0
    );
calcd_ecc_inferred_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_1_in,
      I1 => p_4_in,
      I2 => \pkt_header_reg_n_0_[1]\,
      I3 => \pkt_header_reg_n_0_[0]\,
      O => calcd_ecc_inferred_i_15_n_0
    );
calcd_ecc_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_13_in,
      I2 => calcd_ecc_inferred_i_7_n_0,
      I3 => calcd_ecc_inferred_i_9_n_0,
      I4 => p_18_in,
      I5 => p_22_in,
      O => calcd_ecc(4)
    );
calcd_ecc_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_19_in,
      I1 => p_13_in,
      I2 => calcd_ecc_inferred_i_10_n_0,
      I3 => calcd_ecc_inferred_i_11_n_0,
      I4 => p_18_in,
      I5 => p_22_in,
      O => calcd_ecc(3)
    );
calcd_ecc_inferred_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_20_in,
      I1 => p_14_in,
      I2 => calcd_ecc_inferred_i_10_n_0,
      I3 => calcd_ecc_inferred_i_12_n_0,
      I4 => p_19_in,
      I5 => p_18_in,
      O => calcd_ecc(2)
    );
calcd_ecc_inferred_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => calcd_ecc_inferred_i_13_n_0,
      I1 => p_14_in,
      I2 => p_8_in,
      I3 => p_9_in,
      I4 => p_11_in,
      I5 => p_13_in,
      O => calcd_ecc(1)
    );
calcd_ecc_inferred_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => calcd_ecc_inferred_i_14_n_0,
      I1 => calcd_ecc_inferred_i_15_n_0,
      I2 => p_23_in,
      I3 => p_10_in,
      I4 => p_8_in,
      I5 => p_9_in,
      O => calcd_ecc(0)
    );
calcd_ecc_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_23_in,
      I1 => p_10_in,
      I2 => p_16_in,
      O => calcd_ecc_inferred_i_7_n_0
    );
calcd_ecc_inferred_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_4_in,
      I1 => p_15_in,
      I2 => p_6_in,
      I3 => p_5_in,
      I4 => p_9_in,
      I5 => p_7_in,
      O => calcd_ecc_inferred_i_8_n_0
    );
calcd_ecc_inferred_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => p_8_in,
      I1 => p_12_in,
      I2 => p_3_in,
      I3 => p_2_in,
      I4 => p_1_in,
      I5 => p_7_in,
      O => calcd_ecc_inferred_i_9_n_0
    );
code_notfound_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFF"
    )
        port map (
      I0 => syndrome_sum(1),
      I1 => syndrome_sum(2),
      I2 => syndrome_sum(3),
      I3 => syndrome_sum(0),
      I4 => code_notfound_i_2_n_0,
      O => \code_notfound__0\
    );
code_notfound_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0996966896686881"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => code_notfound_i_2_n_0
    );
code_notfound_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => \code_notfound__0\,
      Q => code_notfound,
      R => SR(0)
    );
\crc_blk_sel[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^byte_cnt\(0),
      I1 => \^byte_cnt\(1),
      O => \crc_blk_sel_reg[0]\
    );
\crc_blk_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \^byte_cnt\(0),
      O => \crc_blk_sel_reg[1]\
    );
\crc_blk_sel[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \^byte_cnt\(0),
      O => \crc_blk_sel_reg[2]\
    );
\crc_blk_sel[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^byte_cnt\(0),
      I1 => \^byte_cnt\(1),
      O => \crc_blk_sel_reg[3]\
    );
\crc_p_strb[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \^byte_cnt\(0),
      O => \crc_p_strb_reg[1]\(0)
    );
\crc_p_strb[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \^byte_cnt\(0),
      O => \crc_p_strb_reg[1]\(1)
    );
\cur_byte_cnt[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \cur_byte_cnt_reg[3]\(0),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \^byt_cnt_adj\(0),
      O => D(0)
    );
\cur_byte_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(10),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[10]\,
      O => D(7)
    );
\cur_byte_cnt[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A3A"
    )
        port map (
      I0 => \^byt_cnt_adj\(11),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[11]\,
      O => D(8)
    );
\cur_byte_cnt[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(12),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[12]\,
      O => D(9)
    );
\cur_byte_cnt[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0A3A"
    )
        port map (
      I0 => \^byt_cnt_adj\(15),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[15]\,
      O => D(10)
    );
\cur_byte_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \cur_byte_cnt_reg[3]\(1),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \^byt_cnt_adj\(1),
      O => D(1)
    );
\cur_byte_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F10"
    )
        port map (
      I0 => \cur_byte_cnt_reg[3]\(2),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \^byt_cnt_adj\(2),
      O => D(2)
    );
\cur_byte_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A3A3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(3),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[3]\(2),
      I4 => \cur_byte_cnt_reg[3]\(3),
      O => D(3)
    );
\cur_byte_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(5),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[5]\,
      O => D(4)
    );
\cur_byte_cnt[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(6),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[6]\,
      O => D(5)
    );
\cur_byte_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \^byt_cnt_adj\(7),
      I1 => \^ecc_start_d1\,
      I2 => dest_out,
      I3 => \cur_byte_cnt_reg[7]\,
      O => D(6)
    );
\cur_lp_vc[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(5),
      O => \cur_lp_vc_reg[1]\(0)
    );
\data_type_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \ecc_corrected_reg_n_0_[4]\,
      I1 => ecc_done,
      I2 => code_notfound,
      I3 => \^data_type_reg_reg[5]_0\(0),
      O => data_type_int(4)
    );
\data_type_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \^data_type_reg_reg[5]_0\(1),
      I1 => code_notfound,
      I2 => ecc_done,
      I3 => \ecc_corrected_reg_n_0_[5]\,
      O => data_type_int(5)
    );
\data_type_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[0]\,
      Q => data_type(0),
      R => SR(0)
    );
\data_type_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[1]\,
      Q => data_type(1),
      R => SR(0)
    );
\data_type_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[2]\,
      Q => data_type(2),
      R => SR(0)
    );
\data_type_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => diwc_valid_int,
      D => \ecc_corrected_reg_n_0_[3]\,
      Q => data_type(3),
      R => SR(0)
    );
\data_type_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_type_int(4),
      Q => \^data_type_reg_reg[5]_0\(0),
      R => SR(0)
    );
\data_type_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => data_type_int(5),
      Q => \^data_type_reg_reg[5]_0\(1),
      R => SR(0)
    );
data_wip_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^phecc_done\,
      I1 => \^phecc_status\(1),
      O => data_wip_reg_i_12_n_0
    );
data_wip_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^diwc_corrected\(3),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(4),
      I3 => \^diwc_corrected\(5),
      O => \control/di_not_supported_i589_in\
    );
data_wip_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0C0C8C0C0C"
    )
        port map (
      I0 => lp_wc0_i_reg_i_2_n_0,
      I1 => data_wip_reg_i_12_n_0,
      I2 => \^diwc_valid\,
      I3 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I4 => \control/di_not_supported_i589_in\,
      I5 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      O => crc_start_d1_reg
    );
data_wip_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002AA0000"
    )
        port map (
      I0 => data_wip_reg_i_12_n_0,
      I1 => \FSM_sequential_cur_state[1]_i_6_n_0\,
      I2 => lp_wc0_i_reg_i_2_n_0,
      I3 => \control/di_not_supported_i589_in\,
      I4 => \^diwc_valid\,
      I5 => \FSM_sequential_cur_state[1]_i_5_n_0\,
      O => crc_start_d1_reg_0
    );
diwc_corrected_lte4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFF2A000000"
    )
        port map (
      I0 => diwc_corrected_zero_i_2_n_0,
      I1 => diwc_corrected_lte4_i_2_n_0,
      I2 => p_0_in(2),
      I3 => ecc_done,
      I4 => m_axis_aresetn,
      I5 => \^diwc_corrected_lte4\,
      O => diwc_corrected_lte4_i_1_n_0
    );
diwc_corrected_lte4_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(0),
      O => diwc_corrected_lte4_i_2_n_0
    );
diwc_corrected_lte4_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => diwc_corrected_lte4_i_1_n_0,
      Q => \^diwc_corrected_lte4\,
      R => '0'
    );
\diwc_corrected_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[0]\,
      Q => \^diwc_corrected\(0),
      R => SR(0)
    );
\diwc_corrected_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(2),
      Q => \^diwc_corrected\(10),
      R => SR(0)
    );
\diwc_corrected_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(3),
      Q => \^diwc_corrected\(11),
      R => SR(0)
    );
\diwc_corrected_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(4),
      Q => \^diwc_corrected\(12),
      R => SR(0)
    );
\diwc_corrected_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(5),
      Q => \^diwc_corrected\(13),
      R => SR(0)
    );
\diwc_corrected_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(6),
      Q => \^diwc_corrected\(14),
      R => SR(0)
    );
\diwc_corrected_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(7),
      Q => \^diwc_corrected\(15),
      R => SR(0)
    );
\diwc_corrected_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(8),
      Q => \^diwc_corrected\(16),
      R => SR(0)
    );
\diwc_corrected_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(9),
      Q => \^diwc_corrected\(17),
      R => SR(0)
    );
\diwc_corrected_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(10),
      Q => \^diwc_corrected\(18),
      R => SR(0)
    );
\diwc_corrected_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(11),
      Q => \^diwc_corrected\(19),
      R => SR(0)
    );
\diwc_corrected_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[1]\,
      Q => \^diwc_corrected\(1),
      R => SR(0)
    );
\diwc_corrected_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(12),
      Q => \^diwc_corrected\(20),
      R => SR(0)
    );
\diwc_corrected_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(13),
      Q => \^diwc_corrected\(21),
      R => SR(0)
    );
\diwc_corrected_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(14),
      Q => \^diwc_corrected\(22),
      R => SR(0)
    );
\diwc_corrected_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(15),
      Q => \^diwc_corrected\(23),
      R => SR(0)
    );
\diwc_corrected_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[2]\,
      Q => \^diwc_corrected\(2),
      R => SR(0)
    );
\diwc_corrected_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[3]\,
      Q => \^diwc_corrected\(3),
      R => SR(0)
    );
\diwc_corrected_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[4]\,
      Q => \^diwc_corrected\(4),
      R => SR(0)
    );
\diwc_corrected_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[5]\,
      Q => \^diwc_corrected\(5),
      R => SR(0)
    );
\diwc_corrected_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[6]\,
      Q => \^diwc_corrected\(6),
      R => SR(0)
    );
\diwc_corrected_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => \ecc_corrected_reg_n_0_[7]\,
      Q => \^diwc_corrected\(7),
      R => SR(0)
    );
\diwc_corrected_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(0),
      Q => \^diwc_corrected\(8),
      R => SR(0)
    );
\diwc_corrected_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => p_0_in(1),
      Q => \^diwc_corrected\(9),
      R => SR(0)
    );
diwc_corrected_zero_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => diwc_corrected_zero_i_2_n_0,
      I1 => p_0_in(1),
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      O => diwc_corrected_csi_zero
    );
diwc_corrected_zero_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => diwc_corrected_zero_i_3_n_0,
      I1 => diwc_corrected_zero_i_4_n_0,
      I2 => p_0_in(11),
      I3 => p_0_in(4),
      I4 => p_0_in(10),
      O => diwc_corrected_zero_i_2_n_0
    );
diwc_corrected_zero_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_0_in(12),
      I1 => p_0_in(13),
      I2 => p_0_in(5),
      I3 => p_0_in(9),
      I4 => p_0_in(7),
      I5 => p_0_in(6),
      O => diwc_corrected_zero_i_3_n_0
    );
diwc_corrected_zero_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in(15),
      I1 => p_0_in(14),
      I2 => p_0_in(8),
      I3 => p_0_in(3),
      O => diwc_corrected_zero_i_4_n_0
    );
diwc_corrected_zero_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => ecc_done,
      D => diwc_corrected_csi_zero,
      Q => diwc_corrected_zero,
      R => SR(0)
    );
diwc_valid_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ecc_done,
      I1 => code_notfound,
      O => diwc_valid_int
    );
diwc_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => diwc_valid_int,
      Q => \^diwc_valid\,
      R => SR(0)
    );
\ecc_corrected[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[0]\,
      I1 => \pkt_header_reg_n_0_[0]\,
      O => ecc_o(0)
    );
\ecc_corrected[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in,
      I1 => \mask_reg_n_0_[10]\,
      O => ecc_o(10)
    );
\ecc_corrected[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_5_in,
      I1 => \mask_reg_n_0_[11]\,
      O => ecc_o(11)
    );
\ecc_corrected[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_14_in,
      I1 => \mask_reg_n_0_[12]\,
      O => ecc_o(12)
    );
\ecc_corrected[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_6_in,
      I1 => \mask_reg_n_0_[13]\,
      O => ecc_o(13)
    );
\ecc_corrected[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_15_in,
      I1 => \mask_reg_n_0_[14]\,
      O => ecc_o(14)
    );
\ecc_corrected[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_19_in,
      I1 => \mask_reg_n_0_[15]\,
      O => ecc_o(15)
    );
\ecc_corrected[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_7_in,
      I1 => \mask_reg_n_0_[16]\,
      O => ecc_o(16)
    );
\ecc_corrected[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_16_in,
      I1 => \mask_reg_n_0_[17]\,
      O => ecc_o(17)
    );
\ecc_corrected[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_20_in,
      I1 => \mask_reg_n_0_[18]\,
      O => ecc_o(18)
    );
\ecc_corrected[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_22_in,
      I1 => \mask_reg_n_0_[19]\,
      O => ecc_o(19)
    );
\ecc_corrected[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[1]\,
      I1 => \pkt_header_reg_n_0_[1]\,
      O => ecc_o(1)
    );
\ecc_corrected[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_8_in,
      I1 => \mask_reg_n_0_[20]\,
      O => ecc_o(20)
    );
\ecc_corrected[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_9_in,
      I1 => \mask_reg_n_0_[21]\,
      O => ecc_o(21)
    );
\ecc_corrected[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_10_in,
      I1 => \mask_reg_n_0_[22]\,
      O => ecc_o(22)
    );
\ecc_corrected[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[23]\,
      I1 => p_23_in,
      O => ecc_o(23)
    );
\ecc_corrected[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[2]\,
      I1 => p_0_in0_in,
      O => ecc_o(2)
    );
\ecc_corrected[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[3]\,
      I1 => p_11_in,
      O => ecc_o(3)
    );
\ecc_corrected[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[4]\,
      I1 => p_1_in,
      O => ecc_o(4)
    );
\ecc_corrected[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[5]\,
      I1 => p_2_in,
      O => ecc_o(5)
    );
\ecc_corrected[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[6]\,
      I1 => p_12_in,
      O => ecc_o(6)
    );
\ecc_corrected[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mask_reg_n_0_[7]\,
      I1 => p_3_in,
      O => ecc_o(7)
    );
\ecc_corrected[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_in,
      I1 => \mask_reg_n_0_[8]\,
      O => ecc_o(8)
    );
\ecc_corrected[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_18_in,
      I1 => \mask_reg_n_0_[9]\,
      O => ecc_o(9)
    );
\ecc_corrected_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(0),
      Q => \ecc_corrected_reg_n_0_[0]\,
      R => SR(0)
    );
\ecc_corrected_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(10),
      Q => p_0_in(2),
      R => SR(0)
    );
\ecc_corrected_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(11),
      Q => p_0_in(3),
      R => SR(0)
    );
\ecc_corrected_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(12),
      Q => p_0_in(4),
      R => SR(0)
    );
\ecc_corrected_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(13),
      Q => p_0_in(5),
      R => SR(0)
    );
\ecc_corrected_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(14),
      Q => p_0_in(6),
      R => SR(0)
    );
\ecc_corrected_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(15),
      Q => p_0_in(7),
      R => SR(0)
    );
\ecc_corrected_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(16),
      Q => p_0_in(8),
      R => SR(0)
    );
\ecc_corrected_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(17),
      Q => p_0_in(9),
      R => SR(0)
    );
\ecc_corrected_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(18),
      Q => p_0_in(10),
      R => SR(0)
    );
\ecc_corrected_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(19),
      Q => p_0_in(11),
      R => SR(0)
    );
\ecc_corrected_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(1),
      Q => \ecc_corrected_reg_n_0_[1]\,
      R => SR(0)
    );
\ecc_corrected_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(20),
      Q => p_0_in(12),
      R => SR(0)
    );
\ecc_corrected_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(21),
      Q => p_0_in(13),
      R => SR(0)
    );
\ecc_corrected_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(22),
      Q => p_0_in(14),
      R => SR(0)
    );
\ecc_corrected_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(23),
      Q => p_0_in(15),
      R => SR(0)
    );
\ecc_corrected_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(2),
      Q => \ecc_corrected_reg_n_0_[2]\,
      R => SR(0)
    );
\ecc_corrected_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(3),
      Q => \ecc_corrected_reg_n_0_[3]\,
      R => SR(0)
    );
\ecc_corrected_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(4),
      Q => \ecc_corrected_reg_n_0_[4]\,
      R => SR(0)
    );
\ecc_corrected_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(5),
      Q => \ecc_corrected_reg_n_0_[5]\,
      R => SR(0)
    );
\ecc_corrected_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(6),
      Q => \ecc_corrected_reg_n_0_[6]\,
      R => SR(0)
    );
\ecc_corrected_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(7),
      Q => \ecc_corrected_reg_n_0_[7]\,
      R => SR(0)
    );
\ecc_corrected_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(8),
      Q => p_0_in(0),
      R => SR(0)
    );
\ecc_corrected_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_o(9),
      Q => p_0_in(1),
      R => SR(0)
    );
ecc_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_start_d2,
      Q => ecc_done,
      R => SR(0)
    );
ecc_start_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^ecc_start_d1\,
      Q => ecc_start_d2,
      R => SR(0)
    );
\exp_ecc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(24),
      Q => exp_ecc(0),
      R => SR(0)
    );
\exp_ecc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(25),
      Q => exp_ecc(1),
      R => SR(0)
    );
\exp_ecc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(26),
      Q => exp_ecc(2),
      R => SR(0)
    );
\exp_ecc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(27),
      Q => exp_ecc(3),
      R => SR(0)
    );
\exp_ecc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(28),
      Q => exp_ecc(4),
      R => SR(0)
    );
\exp_ecc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(29),
      Q => exp_ecc(5),
      R => SR(0)
    );
\exp_ecc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(30),
      Q => exp_ecc(6),
      R => SR(0)
    );
\exp_ecc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(31),
      Q => exp_ecc(7),
      R => SR(0)
    );
generic_pkt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^diwc_corrected\(5),
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_valid\,
      I3 => \^diwc_corrected\(3),
      O => wr_en
    );
img_send_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080F080"
    )
        port map (
      I0 => img_send_i_2_n_0,
      I1 => img_send_i_3_n_0,
      I2 => m_axis_aresetn,
      I3 => src_send,
      I4 => src_rcv,
      O => img_send_reg
    );
img_send_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \^diwc_valid\,
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(1),
      I3 => \^diwc_corrected\(4),
      O => img_send_i_2_n_0
    );
img_send_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DFFF0000003F00"
    )
        port map (
      I0 => \^diwc_corrected\(1),
      I1 => \^diwc_corrected\(2),
      I2 => \^diwc_corrected\(0),
      I3 => \^diwc_corrected\(5),
      I4 => \^diwc_corrected\(4),
      I5 => \^diwc_corrected\(3),
      O => img_send_i_3_n_0
    );
lbuf_blk_wen_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => data_type(1),
      I1 => data_type(3),
      I2 => \LINE_BUF_WR_64.mem_wdata_i[64]_i_3_n_0\,
      I3 => data_type(2),
      I4 => data_type(0),
      I5 => full,
      O => lbuf_blk_wen_i_reg
    );
long_pkt_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04040400"
    )
        port map (
      I0 => code_notfound,
      I1 => ecc_done,
      I2 => diwc_corrected_csi_zero,
      I3 => \ecc_corrected_reg_n_0_[4]\,
      I4 => \ecc_corrected_reg_n_0_[5]\,
      O => long_pkt_int
    );
long_pkt_out_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => long_pkt_int,
      Q => long_pkt_out,
      R => SR(0)
    );
lp_wc0_i_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => lp_wc0_i_reg_i_2_n_0,
      I1 => \^diwc_corrected\(4),
      I2 => \^diwc_corrected\(5),
      I3 => \^diwc_valid\,
      I4 => lp_wc0,
      O => lp_wc0_i_reg_reg
    );
lp_wc0_i_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => lp_wc0_i_reg_i_3_n_0,
      I1 => lp_wc0_i_reg_i_4_n_0,
      I2 => lp_wc0_i_reg_i_5_n_0,
      I3 => lp_wc0_i_reg_i_6_n_0,
      O => lp_wc0_i_reg_i_2_n_0
    );
lp_wc0_i_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^diwc_corrected\(15),
      I1 => \^diwc_corrected\(14),
      I2 => \^diwc_corrected\(13),
      I3 => \^diwc_corrected\(12),
      O => lp_wc0_i_reg_i_3_n_0
    );
lp_wc0_i_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^diwc_corrected\(9),
      I1 => \^diwc_corrected\(8),
      I2 => \^diwc_corrected\(11),
      I3 => \^diwc_corrected\(10),
      O => lp_wc0_i_reg_i_4_n_0
    );
lp_wc0_i_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^diwc_corrected\(19),
      I1 => \^diwc_corrected\(18),
      I2 => \^diwc_corrected\(17),
      I3 => \^diwc_corrected\(16),
      O => lp_wc0_i_reg_i_5_n_0
    );
lp_wc0_i_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^diwc_corrected\(23),
      I1 => \^diwc_corrected\(22),
      I2 => \^diwc_corrected\(21),
      I3 => \^diwc_corrected\(20),
      O => lp_wc0_i_reg_i_6_n_0
    );
\mask[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(0)
    );
\mask[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(0),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(1),
      I5 => syndrome_code(3),
      O => mask(10)
    );
\mask[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(11)
    );
\mask[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(1),
      I5 => syndrome_code(0),
      O => mask(12)
    );
\mask[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(0),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(3),
      I5 => syndrome_code(1),
      O => mask(13)
    );
\mask[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(0),
      I2 => syndrome_code(1),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(14)
    );
\mask[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(2),
      I2 => syndrome_code(3),
      I3 => syndrome_code(0),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(15)
    );
\mask[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(16)
    );
\mask[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(5),
      I2 => syndrome_code(4),
      I3 => syndrome_code(0),
      I4 => syndrome_code(2),
      I5 => syndrome_code(1),
      O => mask(17)
    );
\mask[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(18)
    );
\mask[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(19)
    );
\mask[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(3),
      I5 => syndrome_code(2),
      O => mask(1)
    );
\mask[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(20)
    );
\mask[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(21)
    );
\mask[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(22)
    );
\mask[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => syndrome_code(4),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(1),
      I4 => syndrome_code(3),
      I5 => syndrome_code(2),
      O => mask(23)
    );
\mask[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(5),
      I2 => syndrome_code(4),
      I3 => syndrome_code(2),
      I4 => syndrome_code(1),
      I5 => syndrome_code(0),
      O => mask(2)
    );
\mask[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(3),
      I4 => syndrome_code(5),
      I5 => syndrome_code(4),
      O => mask(3)
    );
\mask[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(0),
      I2 => syndrome_code(1),
      I3 => syndrome_code(4),
      I4 => syndrome_code(5),
      I5 => syndrome_code(3),
      O => mask(4)
    );
\mask[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => syndrome_code(4),
      I3 => syndrome_code(5),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(5)
    );
\mask[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(0),
      I2 => syndrome_code(2),
      I3 => syndrome_code(4),
      I4 => syndrome_code(5),
      I5 => syndrome_code(3),
      O => mask(6)
    );
\mask[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => syndrome_code(2),
      I1 => syndrome_code(3),
      I2 => syndrome_code(4),
      I3 => syndrome_code(5),
      I4 => syndrome_code(0),
      I5 => syndrome_code(1),
      O => mask(7)
    );
\mask[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(1),
      I2 => syndrome_code(0),
      I3 => syndrome_code(2),
      I4 => syndrome_code(4),
      I5 => syndrome_code(5),
      O => mask(8)
    );
\mask[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => syndrome_code(1),
      I1 => syndrome_code(5),
      I2 => syndrome_code(0),
      I3 => syndrome_code(4),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => mask(9)
    );
\mask_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(0),
      Q => \mask_reg_n_0_[0]\,
      R => SR(0)
    );
\mask_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(10),
      Q => \mask_reg_n_0_[10]\,
      R => SR(0)
    );
\mask_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(11),
      Q => \mask_reg_n_0_[11]\,
      R => SR(0)
    );
\mask_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(12),
      Q => \mask_reg_n_0_[12]\,
      R => SR(0)
    );
\mask_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(13),
      Q => \mask_reg_n_0_[13]\,
      R => SR(0)
    );
\mask_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(14),
      Q => \mask_reg_n_0_[14]\,
      R => SR(0)
    );
\mask_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(15),
      Q => \mask_reg_n_0_[15]\,
      R => SR(0)
    );
\mask_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(16),
      Q => \mask_reg_n_0_[16]\,
      R => SR(0)
    );
\mask_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(17),
      Q => \mask_reg_n_0_[17]\,
      R => SR(0)
    );
\mask_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(18),
      Q => \mask_reg_n_0_[18]\,
      R => SR(0)
    );
\mask_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(19),
      Q => \mask_reg_n_0_[19]\,
      R => SR(0)
    );
\mask_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(1),
      Q => \mask_reg_n_0_[1]\,
      R => SR(0)
    );
\mask_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(20),
      Q => \mask_reg_n_0_[20]\,
      R => SR(0)
    );
\mask_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(21),
      Q => \mask_reg_n_0_[21]\,
      R => SR(0)
    );
\mask_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(22),
      Q => \mask_reg_n_0_[22]\,
      R => SR(0)
    );
\mask_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(23),
      Q => \mask_reg_n_0_[23]\,
      R => SR(0)
    );
\mask_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(2),
      Q => \mask_reg_n_0_[2]\,
      R => SR(0)
    );
\mask_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(3),
      Q => \mask_reg_n_0_[3]\,
      R => SR(0)
    );
\mask_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(4),
      Q => \mask_reg_n_0_[4]\,
      R => SR(0)
    );
\mask_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(5),
      Q => \mask_reg_n_0_[5]\,
      R => SR(0)
    );
\mask_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(6),
      Q => \mask_reg_n_0_[6]\,
      R => SR(0)
    );
\mask_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(7),
      Q => \mask_reg_n_0_[7]\,
      R => SR(0)
    );
\mask_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(8),
      Q => \mask_reg_n_0_[8]\,
      R => SR(0)
    );
\mask_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \^ecc_start_d1\,
      D => mask(9),
      Q => \mask_reg_n_0_[9]\,
      R => SR(0)
    );
\mem_wdata[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000008AAAAAAAA"
    )
        port map (
      I0 => almost_full,
      I1 => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\,
      I2 => data_type(2),
      I3 => data_type(0),
      I4 => full,
      I5 => lbuf_blk_wen_i,
      O => mem_wdata2
    );
mem_wen_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002FF0000"
    )
        port map (
      I0 => \LINE_BUF_WR_64.mem_wdata_i[65]_i_3_n_0\,
      I1 => data_type(2),
      I2 => data_type(0),
      I3 => lbuf_blk_wen_i,
      I4 => \LINE_BUF_WR_64.mem_wen_i_reg\,
      I5 => full,
      O => mem_wen0
    );
phecc_done_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_done,
      Q => \^phecc_done\,
      R => SR(0)
    );
phecc_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => phecc_start,
      Q => \^ecc_start_d1\,
      R => SR(0)
    );
\phecc_status[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFEF"
    )
        port map (
      I0 => syndrome_code(3),
      I1 => syndrome_code(2),
      I2 => \phecc_status[1]_i_2_n_0\,
      I3 => syndrome_code(0),
      I4 => syndrome_code(1),
      I5 => code_notfound,
      O => ecc_status(1)
    );
\phecc_status[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(4),
      O => \phecc_status[1]_i_2_n_0\
    );
\phecc_status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_status(1),
      Q => \^phecc_status\(0),
      R => SR(0)
    );
\phecc_status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => code_notfound,
      Q => \^phecc_status\(1),
      R => SR(0)
    );
phecci_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => calcd_ecc(7)
    );
phecci_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => calcd_ecc(6)
    );
phecci_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => syndrome_sum(3)
    );
\pkt_header_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(0),
      Q => \pkt_header_reg_n_0_[0]\,
      R => SR(0)
    );
\pkt_header_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(10),
      Q => p_4_in,
      R => SR(0)
    );
\pkt_header_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(11),
      Q => p_5_in,
      R => SR(0)
    );
\pkt_header_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(12),
      Q => p_14_in,
      R => SR(0)
    );
\pkt_header_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(13),
      Q => p_6_in,
      R => SR(0)
    );
\pkt_header_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(14),
      Q => p_15_in,
      R => SR(0)
    );
\pkt_header_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(15),
      Q => p_19_in,
      R => SR(0)
    );
\pkt_header_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(16),
      Q => p_7_in,
      R => SR(0)
    );
\pkt_header_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(17),
      Q => p_16_in,
      R => SR(0)
    );
\pkt_header_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(18),
      Q => p_20_in,
      R => SR(0)
    );
\pkt_header_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(19),
      Q => p_22_in,
      R => SR(0)
    );
\pkt_header_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(1),
      Q => \pkt_header_reg_n_0_[1]\,
      R => SR(0)
    );
\pkt_header_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(20),
      Q => p_8_in,
      R => SR(0)
    );
\pkt_header_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(21),
      Q => p_9_in,
      R => SR(0)
    );
\pkt_header_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(22),
      Q => p_10_in,
      R => SR(0)
    );
\pkt_header_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(23),
      Q => p_23_in,
      R => SR(0)
    );
\pkt_header_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(2),
      Q => p_0_in0_in,
      R => SR(0)
    );
\pkt_header_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(3),
      Q => p_11_in,
      R => SR(0)
    );
\pkt_header_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(4),
      Q => p_1_in,
      R => SR(0)
    );
\pkt_header_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(5),
      Q => p_2_in,
      R => SR(0)
    );
\pkt_header_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(6),
      Q => p_12_in,
      R => SR(0)
    );
\pkt_header_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(7),
      Q => p_3_in,
      R => SR(0)
    );
\pkt_header_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(8),
      Q => p_13_in,
      R => SR(0)
    );
\pkt_header_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => pkt_valid,
      D => pkt_data(9),
      Q => p_18_in,
      R => SR(0)
    );
pre_byt_cnt1_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1435"
    )
        port map (
      I0 => \^byt_cnt_adj\(3),
      I1 => \cur_byte_cnt_reg[3]\(2),
      I2 => \cur_byte_cnt_reg[3]\(3),
      I3 => \^byt_cnt_adj\(2),
      O => DI(1)
    );
pre_byt_cnt1_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^byt_cnt_adj\(1),
      I1 => \cur_byte_cnt_reg[3]\(1),
      I2 => \cur_byte_cnt_reg[3]\(0),
      I3 => \^byt_cnt_adj\(0),
      O => DI(0)
    );
pre_byt_cnt1_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \^byt_cnt_adj\(11),
      I1 => \cur_byte_cnt_reg[11]\,
      I2 => \cur_byte_cnt_reg[10]\,
      I3 => \^byt_cnt_adj\(10),
      O => DI(3)
    );
pre_byt_cnt1_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^byt_cnt_adj\(7),
      I1 => \cur_byte_cnt_reg[7]\,
      I2 => \cur_byte_cnt_reg[6]\,
      I3 => \^byt_cnt_adj\(6),
      O => DI(2)
    );
pre_byt_cnt2_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^byte_cnt\(1),
      I1 => \cur_byte_cnt_reg[3]\(1),
      I2 => \^byte_cnt\(0),
      I3 => \cur_byte_cnt_reg[3]\(0),
      O => S(0)
    );
pre_byt_cnt2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1171"
    )
        port map (
      I0 => \^byte_cnt\(11),
      I1 => \cur_byte_cnt_reg[11]\,
      I2 => \cur_byte_cnt_reg[10]\,
      I3 => \^byte_cnt\(10),
      O => pre_byt_cnt2_reg(2)
    );
pre_byt_cnt2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^byte_cnt\(7),
      I1 => \cur_byte_cnt_reg[7]\,
      I2 => \cur_byte_cnt_reg[6]\,
      I3 => \^byte_cnt\(6),
      O => pre_byt_cnt2_reg(1)
    );
pre_byt_cnt2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1435"
    )
        port map (
      I0 => \^byte_cnt\(3),
      I1 => \cur_byte_cnt_reg[3]\(2),
      I2 => \cur_byte_cnt_reg[3]\(3),
      I3 => \^byte_cnt\(2),
      O => pre_byt_cnt2_reg(0)
    );
\reg_ecc_status_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^phecc_done\,
      I1 => \^phecc_status\(0),
      O => \reg_ecc_status_i_reg[2]\(0)
    );
\reg_ecc_status_i[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^phecc_done\,
      I1 => \^phecc_status\(1),
      O => \reg_ecc_status_i_reg[2]\(1)
    );
short_pkt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \byte_cnt_reg[15]_i_2_n_0\,
      I1 => \ecc_corrected_reg_n_0_[2]\,
      I2 => ecc_done,
      I3 => code_notfound,
      I4 => \ecc_corrected_reg_n_0_[3]\,
      O => short_pkt_int
    );
short_pkt_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => short_pkt_int,
      Q => \^short_pkt\,
      R => SR(0)
    );
syndrome_code_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(7),
      I1 => calcd_ecc(7),
      O => syndrome_code(7)
    );
syndrome_code_inferred_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(6),
      I1 => calcd_ecc(6),
      O => syndrome_code(6)
    );
syndrome_code_inferred_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(5),
      I1 => calcd_ecc(5),
      O => syndrome_code(5)
    );
syndrome_code_inferred_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(4),
      I1 => calcd_ecc(4),
      O => syndrome_code(4)
    );
syndrome_code_inferred_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(3),
      I1 => calcd_ecc(3),
      O => syndrome_code(3)
    );
syndrome_code_inferred_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(2),
      I1 => calcd_ecc(2),
      O => syndrome_code(2)
    );
syndrome_code_inferred_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(1),
      I1 => calcd_ecc(1),
      O => syndrome_code(1)
    );
syndrome_code_inferred_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => exp_ecc(0),
      I1 => calcd_ecc(0),
      O => syndrome_code(0)
    );
syndrome_sum_inferred_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE8E880E8808000"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(5),
      I3 => syndrome_code(2),
      I4 => syndrome_code(3),
      I5 => syndrome_code(4),
      O => syndrome_sum(2)
    );
syndrome_sum_inferred_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8117177E177E7EE8"
    )
        port map (
      I0 => syndrome_code(0),
      I1 => syndrome_code(1),
      I2 => syndrome_code(5),
      I3 => syndrome_code(4),
      I4 => syndrome_code(3),
      I5 => syndrome_code(2),
      O => syndrome_sum(1)
    );
syndrome_sum_inferred_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => syndrome_code(5),
      I1 => syndrome_code(1),
      I2 => syndrome_code(0),
      I3 => syndrome_code(4),
      I4 => syndrome_code(2),
      I5 => syndrome_code(3),
      O => syndrome_sum(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_rxvalidhs : in STD_LOGIC;
    dl0_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_errsotsynchs : in STD_LOGIC;
    dl0_errsoths : in STD_LOGIC;
    dl0_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_inf";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf is
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1_i_1_n_0 : STD_LOGIC;
  signal pkt_wr_in_progress_d1_i_2_n_0 : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ppi_fifo_wdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal valid_hunt_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of pkt_fst_data_d1_i_1 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of valid_hunt_i_1 : label is "soft_lutpair3";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
pkt_fst_data_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C08"
    )
        port map (
      I0 => valid_hunt,
      I1 => dl0_rxvalidhs,
      I2 => rxvalidhs_d1,
      I3 => dl0_rxactivehs,
      I4 => rxactivehs_d1,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
pkt_wr_in_progress_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFBAAAAA"
    )
        port map (
      I0 => pkt_wr_in_progress_d1_i_2_n_0,
      I1 => dl0_errsoths,
      I2 => dl0_errsotsynchs,
      I3 => dl0_rxsynchs,
      I4 => dl0_rxactivehs,
      I5 => rxactivehs_d1,
      O => pkt_wr_in_progress_d1_i_1_n_0
    );
pkt_wr_in_progress_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000000"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dl0_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dest_arst,
      I4 => \arststages_ff_reg[1]\,
      I5 => \^ppi_fifo_wdata\(8),
      O => pkt_wr_in_progress_d1_i_2_n_0
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_wr_in_progress_d1_i_1_n_0,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl0_rxactivehs,
      I2 => dl0_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl0_rxactivehs,
      O => \ppi_fifo_wdata[11]_i_2_n_0\
    );
\ppi_fifo_wdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(8),
      I1 => dl0_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl0_errsotsynchs,
      I4 => \^ppi_fifo_wen\,
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(9),
      I1 => dl0_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl0_errsoths,
      I4 => \^ppi_fifo_wen\,
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_2_n_0\,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
ppi_wen_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF202020"
    )
        port map (
      I0 => dl0_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => pkt_start1,
      I3 => rxvalidhs_d1,
      I4 => pkt_wr_in_progress_d1,
      I5 => \^ppi_fifo_wdata\(8),
      O => ppi_fifo_wen_i
    );
ppi_wen_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl0_rxsynchs,
      I1 => dl0_errsotsynchs,
      I2 => dl0_errsoths,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => dl0_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
valid_hunt_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl0_rxvalidhs,
      I3 => dl0_rxactivehs,
      I4 => rxactivehs_d1,
      O => valid_hunt_i_1_n_0
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl0_rxbyteclkhs,
      CE => '1',
      D => valid_hunt_i_1_n_0,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_0 is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    dl1_rxvalidhs : in STD_LOGIC;
    dl1_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_errsotsynchs : in STD_LOGIC;
    dl1_errsoths : in STD_LOGIC;
    dl1_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_inf";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_0;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_0 is
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_1__0_n_0\ : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_2__0_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ppi_fifo_wdata[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal \valid_hunt_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_fst_data_d1_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \valid_hunt_i_1__0\ : label is "soft_lutpair7";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
\pkt_fst_data_d1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C08"
    )
        port map (
      I0 => valid_hunt,
      I1 => dl1_rxvalidhs,
      I2 => rxvalidhs_d1,
      I3 => dl1_rxactivehs,
      I4 => rxactivehs_d1,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
\pkt_wr_in_progress_d1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFBAAAAA"
    )
        port map (
      I0 => \pkt_wr_in_progress_d1_i_2__0_n_0\,
      I1 => dl1_errsoths,
      I2 => dl1_errsotsynchs,
      I3 => dl1_rxsynchs,
      I4 => dl1_rxactivehs,
      I5 => rxactivehs_d1,
      O => \pkt_wr_in_progress_d1_i_1__0_n_0\
    );
\pkt_wr_in_progress_d1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000000"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dl1_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dest_arst,
      I4 => \arststages_ff_reg[1]\,
      I5 => \^ppi_fifo_wdata\(8),
      O => \pkt_wr_in_progress_d1_i_2__0_n_0\
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \pkt_wr_in_progress_d1_i_1__0_n_0\,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl1_rxactivehs,
      I2 => dl1_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl1_rxactivehs,
      O => \ppi_fifo_wdata[11]_i_2__0_n_0\
    );
\ppi_fifo_wdata[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(8),
      I1 => dl1_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl1_errsotsynchs,
      I4 => \^ppi_fifo_wen\,
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(9),
      I1 => dl1_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl1_errsoths,
      I4 => \^ppi_fifo_wen\,
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_2__0_n_0\,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
\ppi_wen_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF202020"
    )
        port map (
      I0 => dl1_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => pkt_start1,
      I3 => rxvalidhs_d1,
      I4 => pkt_wr_in_progress_d1,
      I5 => \^ppi_fifo_wdata\(8),
      O => ppi_fifo_wen_i
    );
\ppi_wen_done_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl1_rxsynchs,
      I1 => dl1_errsotsynchs,
      I2 => dl1_errsoths,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => dl1_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
\valid_hunt_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl1_rxvalidhs,
      I3 => dl1_rxactivehs,
      I4 => rxactivehs_d1,
      O => \valid_hunt_i_1__0_n_0\
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl1_rxbyteclkhs,
      CE => '1',
      D => \valid_hunt_i_1__0_n_0\,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_1 is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dl2_rxactivehs : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl2_rxbyteclkhs : in STD_LOGIC;
    dl2_rxvalidhs : in STD_LOGIC;
    dl2_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_errsotsynchs : in STD_LOGIC;
    dl2_errsoths : in STD_LOGIC;
    dl2_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_1 : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_inf";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_1;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_1 is
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_1__1_n_0\ : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_2__1_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ppi_fifo_wdata[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal \valid_hunt_i_1__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_fst_data_d1_i_1__1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \valid_hunt_i_1__1\ : label is "soft_lutpair16";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
\pkt_fst_data_d1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C08"
    )
        port map (
      I0 => valid_hunt,
      I1 => dl2_rxvalidhs,
      I2 => rxvalidhs_d1,
      I3 => dl2_rxactivehs,
      I4 => rxactivehs_d1,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
\pkt_wr_in_progress_d1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFBAAAAA"
    )
        port map (
      I0 => \pkt_wr_in_progress_d1_i_2__1_n_0\,
      I1 => dl2_errsoths,
      I2 => dl2_errsotsynchs,
      I3 => dl2_rxsynchs,
      I4 => dl2_rxactivehs,
      I5 => rxactivehs_d1,
      O => \pkt_wr_in_progress_d1_i_1__1_n_0\
    );
\pkt_wr_in_progress_d1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000000"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dl2_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dest_arst,
      I4 => \arststages_ff_reg[1]\,
      I5 => \^ppi_fifo_wdata\(8),
      O => \pkt_wr_in_progress_d1_i_2__1_n_0\
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => \pkt_wr_in_progress_d1_i_1__1_n_0\,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl2_rxactivehs,
      I2 => dl2_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl2_rxactivehs,
      O => \ppi_fifo_wdata[11]_i_2__1_n_0\
    );
\ppi_fifo_wdata[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(8),
      I1 => dl2_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl2_errsotsynchs,
      I4 => \^ppi_fifo_wen\,
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(9),
      I1 => dl2_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl2_errsoths,
      I4 => \^ppi_fifo_wen\,
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_2__1_n_0\,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
\ppi_wen_done_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF202020"
    )
        port map (
      I0 => dl2_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => pkt_start1,
      I3 => rxvalidhs_d1,
      I4 => pkt_wr_in_progress_d1,
      I5 => \^ppi_fifo_wdata\(8),
      O => ppi_fifo_wen_i
    );
\ppi_wen_done_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl2_rxsynchs,
      I1 => dl2_errsotsynchs,
      I2 => dl2_errsoths,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => dl2_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
\valid_hunt_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl2_rxvalidhs,
      I3 => dl2_rxactivehs,
      I4 => rxactivehs_d1,
      O => \valid_hunt_i_1__1_n_0\
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl2_rxbyteclkhs,
      CE => '1',
      D => \valid_hunt_i_1__1_n_0\,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_2 is
  port (
    ppi_fifo_wdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : out STD_LOGIC;
    dl3_rxactivehs : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC;
    dl3_rxbyteclkhs : in STD_LOGIC;
    dl3_rxvalidhs : in STD_LOGIC;
    dl3_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_errsotsynchs : in STD_LOGIC;
    dl3_errsoths : in STD_LOGIC;
    dl3_rxsynchs : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_2 : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_inf";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_2;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_inf_2 is
  signal errsoths_i : STD_LOGIC;
  signal errsotsynchs_i : STD_LOGIC;
  signal errsotsynchs_i1 : STD_LOGIC;
  signal pkt_fst_data : STD_LOGIC;
  signal pkt_fst_data_d1 : STD_LOGIC;
  signal pkt_start1 : STD_LOGIC;
  signal pkt_wr_in_progress_d1 : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_1__2_n_0\ : STD_LOGIC;
  signal \pkt_wr_in_progress_d1_i_2__2_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wdata\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ppi_fifo_wdata[11]_i_2__2_n_0\ : STD_LOGIC;
  signal \^ppi_fifo_wen\ : STD_LOGIC;
  signal ppi_fifo_wen_i : STD_LOGIC;
  signal rxactivehs_d1 : STD_LOGIC;
  signal rxdatahs_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxvalidhs_d1 : STD_LOGIC;
  signal valid_hunt : STD_LOGIC;
  signal \valid_hunt_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_fst_data_d1_i_1__2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \valid_hunt_i_1__2\ : label is "soft_lutpair21";
begin
  ppi_fifo_wdata(11 downto 0) <= \^ppi_fifo_wdata\(11 downto 0);
  ppi_fifo_wen <= \^ppi_fifo_wen\;
\pkt_fst_data_d1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080C08"
    )
        port map (
      I0 => valid_hunt,
      I1 => dl3_rxvalidhs,
      I2 => rxvalidhs_d1,
      I3 => dl3_rxactivehs,
      I4 => rxactivehs_d1,
      O => pkt_fst_data
    );
pkt_fst_data_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data,
      Q => pkt_fst_data_d1,
      R => '0'
    );
\pkt_wr_in_progress_d1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAFBAAAAA"
    )
        port map (
      I0 => \pkt_wr_in_progress_d1_i_2__2_n_0\,
      I1 => dl3_errsoths,
      I2 => dl3_errsotsynchs,
      I3 => dl3_rxsynchs,
      I4 => dl3_rxactivehs,
      I5 => rxactivehs_d1,
      O => \pkt_wr_in_progress_d1_i_1__2_n_0\
    );
\pkt_wr_in_progress_d1_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000000"
    )
        port map (
      I0 => pkt_wr_in_progress_d1,
      I1 => dl3_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dest_arst,
      I4 => \arststages_ff_reg[1]\,
      I5 => \^ppi_fifo_wdata\(8),
      O => \pkt_wr_in_progress_d1_i_2__2_n_0\
    );
pkt_wr_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => \pkt_wr_in_progress_d1_i_1__2_n_0\,
      Q => pkt_wr_in_progress_d1,
      R => '0'
    );
\ppi_fifo_wdata[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl3_rxactivehs,
      I2 => dl3_errsotsynchs,
      O => errsotsynchs_i1
    );
\ppi_fifo_wdata[11]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxactivehs_d1,
      I1 => dl3_rxactivehs,
      O => \ppi_fifo_wdata[11]_i_2__2_n_0\
    );
\ppi_fifo_wdata[8]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(8),
      I1 => dl3_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl3_errsotsynchs,
      I4 => \^ppi_fifo_wen\,
      O => errsotsynchs_i
    );
\ppi_fifo_wdata[9]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C00AEA2"
    )
        port map (
      I0 => \^ppi_fifo_wdata\(9),
      I1 => dl3_rxactivehs,
      I2 => rxactivehs_d1,
      I3 => dl3_errsoths,
      I4 => \^ppi_fifo_wen\,
      O => errsoths_i
    );
\ppi_fifo_wdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(0),
      Q => \^ppi_fifo_wdata\(0),
      R => '0'
    );
\ppi_fifo_wdata_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => pkt_fst_data_d1,
      Q => \^ppi_fifo_wdata\(10),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => \ppi_fifo_wdata[11]_i_2__2_n_0\,
      Q => \^ppi_fifo_wdata\(11),
      S => errsotsynchs_i1
    );
\ppi_fifo_wdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(1),
      Q => \^ppi_fifo_wdata\(1),
      R => '0'
    );
\ppi_fifo_wdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(2),
      Q => \^ppi_fifo_wdata\(2),
      R => '0'
    );
\ppi_fifo_wdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(3),
      Q => \^ppi_fifo_wdata\(3),
      R => '0'
    );
\ppi_fifo_wdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(4),
      Q => \^ppi_fifo_wdata\(4),
      R => '0'
    );
\ppi_fifo_wdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(5),
      Q => \^ppi_fifo_wdata\(5),
      R => '0'
    );
\ppi_fifo_wdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(6),
      Q => \^ppi_fifo_wdata\(6),
      R => '0'
    );
\ppi_fifo_wdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => rxdatahs_d1(7),
      Q => \^ppi_fifo_wdata\(7),
      R => '0'
    );
\ppi_fifo_wdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => errsotsynchs_i,
      Q => \^ppi_fifo_wdata\(8),
      R => '0'
    );
\ppi_fifo_wdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => errsoths_i,
      Q => \^ppi_fifo_wdata\(9),
      R => '0'
    );
\ppi_wen_done_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20202020FF202020"
    )
        port map (
      I0 => dl3_rxactivehs,
      I1 => rxactivehs_d1,
      I2 => pkt_start1,
      I3 => rxvalidhs_d1,
      I4 => pkt_wr_in_progress_d1,
      I5 => \^ppi_fifo_wdata\(8),
      O => ppi_fifo_wen_i
    );
\ppi_wen_done_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => dl3_rxsynchs,
      I1 => dl3_errsotsynchs,
      I2 => dl3_errsoths,
      O => pkt_start1
    );
ppi_wen_done_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => ppi_fifo_wen_i,
      Q => \^ppi_fifo_wen\,
      R => '0'
    );
rxactivehs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxactivehs,
      Q => rxactivehs_d1,
      R => '0'
    );
\rxdatahs_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(0),
      Q => rxdatahs_d1(0),
      R => '0'
    );
\rxdatahs_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(1),
      Q => rxdatahs_d1(1),
      R => '0'
    );
\rxdatahs_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(2),
      Q => rxdatahs_d1(2),
      R => '0'
    );
\rxdatahs_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(3),
      Q => rxdatahs_d1(3),
      R => '0'
    );
\rxdatahs_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(4),
      Q => rxdatahs_d1(4),
      R => '0'
    );
\rxdatahs_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(5),
      Q => rxdatahs_d1(5),
      R => '0'
    );
\rxdatahs_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(6),
      Q => rxdatahs_d1(6),
      R => '0'
    );
\rxdatahs_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxdatahs(7),
      Q => rxdatahs_d1(7),
      R => '0'
    );
rxvalidhs_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => dl3_rxvalidhs,
      Q => rxvalidhs_d1,
      R => '0'
    );
\valid_hunt_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8F8A"
    )
        port map (
      I0 => valid_hunt,
      I1 => rxvalidhs_d1,
      I2 => dl3_rxvalidhs,
      I3 => dl3_rxactivehs,
      I4 => rxactivehs_d1,
      O => \valid_hunt_i_1__2_n_0\
    );
valid_hunt_reg: unisim.vcomponents.FDRE
     port map (
      C => dl3_rxbyteclkhs,
      CE => '1',
      D => \valid_hunt_i_1__2_n_0\,
      Q => valid_hunt,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_stream is
  port (
    m_axis_tvalid : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    m_axis_tuser : out STD_LOGIC_VECTOR ( 55 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tready : in STD_LOGIC;
    empty : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    mem_rdata : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_stream : entity is "mipi_csi2_rx_ctrl_v1_0_6_stream";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_stream;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_stream is
  signal \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[0].line_num_reg[0]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].line_num_reg[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[1].rst_lnum[1]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].line_num_reg[2]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].rst_lnum[2]_i_5_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].line_num_reg[3]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\ : STD_LOGIC;
  signal \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\ : STD_LOGIC;
  signal \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\ : STD_LOGIC;
  signal axis_beat_smpld : STD_LOGIC;
  signal axis_last_beat : STD_LOGIC;
  signal \bytes_sent[9]_i_2_n_0\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \bytes_sent_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \bytes_sent_reg[9]_i_1_n_7\ : STD_LOGIC;
  signal \bytes_sent_reg__0\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal cur_lp_dtype : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cur_lp_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cur_lp_vc0 : STD_LOGIC;
  signal cur_lp_wc_lte4 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_1_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_3_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_4_n_0 : STD_LOGIC;
  signal cur_lp_wc_lte4_i_5_n_0 : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[0]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[10]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[11]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[12]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[13]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[14]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[15]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[1]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[2]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[3]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[4]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[5]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[6]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[7]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[8]\ : STD_LOGIC;
  signal \cur_lp_wc_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc0 : STD_LOGIC;
  signal \frame_num_vc0[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc0_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc1 : STD_LOGIC;
  signal \frame_num_vc1[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc1_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc2 : STD_LOGIC;
  signal \frame_num_vc2[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc2_reg_n_0_[9]\ : STD_LOGIC;
  signal frame_num_vc3 : STD_LOGIC;
  signal \frame_num_vc3[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_num_vc3[15]_i_3_n_0\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[10]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[11]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[12]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[13]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[14]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[15]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[4]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[5]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[6]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[7]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[8]\ : STD_LOGIC;
  signal \frame_num_vc3_reg_n_0_[9]\ : STD_LOGIC;
  signal fs_opcode : STD_LOGIC;
  signal fsync_vc0_int_reg : STD_LOGIC;
  signal fsync_vc0_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc0_rst_reg : STD_LOGIC;
  signal fsync_vc0_rst_reg0 : STD_LOGIC;
  signal fsync_vc0_rst_reg1 : STD_LOGIC;
  signal fsync_vc1_int_reg : STD_LOGIC;
  signal fsync_vc1_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc1_rst_reg : STD_LOGIC;
  signal fsync_vc1_rst_reg0 : STD_LOGIC;
  signal fsync_vc2_int_reg : STD_LOGIC;
  signal fsync_vc2_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc2_rst_reg : STD_LOGIC;
  signal fsync_vc2_rst_reg0 : STD_LOGIC;
  signal fsync_vc3_int_reg : STD_LOGIC;
  signal fsync_vc3_int_reg_i_1_n_0 : STD_LOGIC;
  signal fsync_vc3_rst_reg : STD_LOGIC;
  signal fsync_vc3_rst_reg0 : STD_LOGIC;
  signal \m_axis_tdata[63]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[63]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdest[1]_i_1_n_0\ : STD_LOGIC;
  signal m_axis_tkeep_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^m_axis_tlast\ : STD_LOGIC;
  signal m_axis_tlast1 : STD_LOGIC;
  signal m_axis_tlast_i_10_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_11_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_12_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_13_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_14_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_15_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_16_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_17_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_18_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_19_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_20_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_21_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_22_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_23_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_24_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_25_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_26_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_5_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_6_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_7_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_8_n_0 : STD_LOGIC;
  signal m_axis_tlast_i_9_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_2_n_7 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_0 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_1 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_2 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_3 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_5 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_6 : STD_LOGIC;
  signal m_axis_tlast_reg_i_4_n_7 : STD_LOGIC;
  signal \^m_axis_tuser\ : STD_LOGIC_VECTOR ( 55 downto 0 );
  signal \m_axis_tuser[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tuser[0]_i_3_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid1_in : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal m_axis_tvalid_i_3_n_0 : STD_LOGIC;
  signal \mem_rdata_r[67]_i_1_n_0\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[1]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[24]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[25]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[26]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[27]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[28]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[29]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[2]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[30]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[31]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[32]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[33]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[34]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[35]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[36]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[37]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[38]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[39]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[3]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[40]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[41]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[42]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[43]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[44]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[45]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[46]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[47]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[48]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[49]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[4]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[50]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[51]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[52]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[53]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[54]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[55]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[56]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[57]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[58]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[59]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[5]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[60]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[61]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[62]\ : STD_LOGIC;
  signal \mem_rdata_r_reg_n_0_[63]\ : STD_LOGIC;
  signal mem_rvld : STD_LOGIC;
  signal mem_vc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mem_wc : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in58_out : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal p_0_out : STD_LOGIC;
  signal p_15_out : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_33_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal p_41_in : STD_LOGIC;
  signal p_42_out : STD_LOGIC;
  signal p_44_in : STD_LOGIC;
  signal pend_data : STD_LOGIC;
  signal pend_data_i_1_n_0 : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal strm_prgrs_reg : STD_LOGIC;
  signal strm_prgrs_reg_i_1_n_0 : STD_LOGIC;
  signal swap_strb : STD_LOGIC;
  signal tlast_d1 : STD_LOGIC;
  signal tvalid_d1 : STD_LOGIC;
  signal \NLW_bytes_sent_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_bytes_sent_reg[15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_bytes_sent_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_bytes_sent_reg[15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_bytes_sent_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_m_axis_tlast_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_m_axis_tlast_reg_i_2_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_m_axis_tlast_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_m_axis_tlast_reg_i_2_S_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_m_axis_tlast_reg_i_4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_m_axis_tlast_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LINE_NUM_VC[0].rst_lnum[0]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[2].rst_lnum[2]_i_5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].line_num[3][15]_i_3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].rst_lnum[3]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \LINE_NUM_VC[3].rst_lnum[3]_i_3\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[3]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[4]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[5]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \frame_num_vc3[15]_i_3\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \frame_num_vc3[15]_i_4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of fsync_vc0_rst_reg_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of fsync_vc1_rst_reg_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of fsync_vc2_rst_reg_i_1 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of fsync_vc3_rst_reg_i_1 : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \m_axis_tdata[63]_i_3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \m_axis_tkeep[0]_INST_0\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m_axis_tkeep[1]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axis_tkeep[2]_INST_0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \m_axis_tkeep[3]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axis_tkeep[4]_INST_0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \m_axis_tkeep[5]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \m_axis_tkeep[6]_INST_0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of m_axis_tlast_i_23 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of m_axis_tlast_i_24 : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of m_axis_tlast_i_6 : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_3 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of pend_data_i_1 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of strm_prgrs_reg_i_1 : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of tlast_d1_i_1 : label is "soft_lutpair195";
begin
  m_axis_tlast <= \^m_axis_tlast\;
  m_axis_tuser(55 downto 0) <= \^m_axis_tuser\(55 downto 0);
  m_axis_tvalid <= \^m_axis_tvalid\;
  rd_en <= \^rd_en\;
\LINE_NUM_VC[0].line_num[0][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD00FFFF"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num[0][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      O => p_42_out
    );
\LINE_NUM_VC[0].line_num_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(0),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(10),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(11),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(12),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(13),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(14),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(15),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(1),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(2),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(3),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(4),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(5),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(6),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(7),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(8),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].line_num_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_42_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[0].line_num_reg[0]_3\(9),
      R => \LINE_NUM_VC[0].line_num[0][15]_i_1_n_0\
    );
\LINE_NUM_VC[0].rst_lnum[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAFFEAEAEAEA"
    )
        port map (
      I0 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I1 => \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\,
      I2 => \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\,
      I3 => cur_lp_vc(0),
      I4 => cur_lp_vc(1),
      I5 => p_44_in,
      O => p_3_out
    );
\LINE_NUM_VC[0].rst_lnum[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      O => \LINE_NUM_VC[0].rst_lnum[0]_i_2_n_0\
    );
\LINE_NUM_VC[0].rst_lnum_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_3_out,
      Q => \LINE_NUM_VC[0].rst_lnum_reg_n_0_[0]\,
      R => SR(0)
    );
\LINE_NUM_VC[1].line_num[1][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF00FFFF"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num[1][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      O => p_33_out
    );
\LINE_NUM_VC[1].line_num_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(0),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(10),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(11),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(12),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(13),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(14),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(15),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(1),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(2),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(3),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(4),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(5),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(6),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(7),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(8),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].line_num_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_33_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[1].line_num_reg[1]_2\(9),
      R => \LINE_NUM_VC[1].line_num[1][15]_i_1_n_0\
    );
\LINE_NUM_VC[1].rst_lnum[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\,
      I4 => p_44_in,
      I5 => \LINE_NUM_VC[1].rst_lnum[1]_i_2_n_0\,
      O => p_2_out
    );
\LINE_NUM_VC[1].rst_lnum[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_lp_vc(0),
      I1 => cur_lp_vc(1),
      O => \LINE_NUM_VC[1].rst_lnum[1]_i_2_n_0\
    );
\LINE_NUM_VC[1].rst_lnum_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_2_out,
      Q => \LINE_NUM_VC[1].rst_lnum_reg_n_0_[1]\,
      R => SR(0)
    );
\LINE_NUM_VC[2].line_num[2][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF00FFFF"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => p_41_in,
      I3 => \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num[2][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => mem_vc(0),
      I1 => mem_vc(1),
      I2 => p_41_in,
      O => p_24_out
    );
\LINE_NUM_VC[2].line_num_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(0),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(10),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(11),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(12),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(13),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(14),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(15),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(1),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(2),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(3),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(4),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(5),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(6),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(7),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(8),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].line_num_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_24_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[2].line_num_reg[2]_1\(9),
      R => \LINE_NUM_VC[2].line_num[2][15]_i_1_n_0\
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAAABAAABAAA"
    )
        port map (
      I0 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\,
      I4 => p_44_in,
      I5 => \LINE_NUM_VC[2].rst_lnum[2]_i_5_n_0\,
      O => p_1_out
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      O => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      O => \LINE_NUM_VC[2].rst_lnum[2]_i_3_n_0\
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      O => p_44_in
    );
\LINE_NUM_VC[2].rst_lnum[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(0),
      O => \LINE_NUM_VC[2].rst_lnum[2]_i_5_n_0\
    );
\LINE_NUM_VC[2].rst_lnum_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_1_out,
      Q => \LINE_NUM_VC[2].rst_lnum_reg_n_0_[2]\,
      R => SR(0)
    );
\LINE_NUM_VC[3].line_num[3][15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F00FFFF"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\,
      I4 => m_axis_aresetn,
      O => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num[3][15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_41_in,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      O => p_15_out
    );
\LINE_NUM_VC[3].line_num[3][15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => mem_rvld,
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      O => p_41_in
    );
\LINE_NUM_VC[3].line_num_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(0),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(0),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(10),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(10),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(11),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(11),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(12),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(12),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(13),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(13),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(14),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(14),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(15),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(15),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(1),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(1),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(2),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(2),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(3),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(3),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(4),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(4),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(5),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(5),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(6),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(6),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(7),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(7),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(8),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(8),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].line_num_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => p_15_out,
      D => mem_wc(9),
      Q => \LINE_NUM_VC[3].line_num_reg[3]_0\(9),
      R => \LINE_NUM_VC[3].line_num[3][15]_i_1_n_0\
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAAEBBAAAAAEABA"
    )
        port map (
      I0 => \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\,
      I1 => p_0_in(2),
      I2 => p_0_in(1),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\,
      O => p_0_out
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => cur_lp_vc(0),
      I1 => cur_lp_vc(1),
      I2 => p_44_in,
      O => \LINE_NUM_VC[3].rst_lnum[3]_i_2_n_0\
    );
\LINE_NUM_VC[3].rst_lnum[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      O => \LINE_NUM_VC[3].rst_lnum[3]_i_3_n_0\
    );
\LINE_NUM_VC[3].rst_lnum_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_0_out,
      Q => \LINE_NUM_VC[3].rst_lnum_reg_n_0_[3]\,
      R => SR(0)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFBF"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => swap_strb,
      I3 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tkeep_i(0)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBFB"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => swap_strb,
      O => m_axis_tkeep_i(1)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBEB"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => swap_strb,
      O => m_axis_tkeep_i(2)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FAFB"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[2]\,
      I1 => \cur_lp_wc_reg_n_0_[0]\,
      I2 => swap_strb,
      I3 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tkeep_i(3)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4443"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(4)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C043"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(5)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C083"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(6)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      I2 => \^m_axis_tlast\,
      I3 => m_axis_aresetn,
      O => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8883"
    )
        port map (
      I0 => swap_strb,
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[1]\,
      I3 => \cur_lp_wc_reg_n_0_[0]\,
      O => m_axis_tkeep_i(7)
    );
\TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => cur_lp_dtype(3),
      I1 => cur_lp_dtype(4),
      I2 => cur_lp_dtype(1),
      I3 => cur_lp_dtype(0),
      I4 => cur_lp_dtype(5),
      O => swap_strb
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(0),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(1),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(2),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(3),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(4),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(5),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(6),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TSTRB_KEPP_64.m_axis_tkeep_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => m_axis_tkeep_i(7),
      Q => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\,
      S => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0C0C0E0E0E0E0"
    )
        port map (
      I0 => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2_n_0\,
      I1 => \^m_axis_tuser\(1),
      I2 => m_axis_aresetn,
      I3 => \^m_axis_tlast\,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid\,
      O => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\
    );
\TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000030000"
    )
        port map (
      I0 => strm_prgrs_reg_i_1_n_0,
      I1 => m_axis_tvalid_i_3_n_0,
      I2 => p_0_in(2),
      I3 => p_0_in(3),
      I4 => p_0_in(0),
      I5 => p_0_in(1),
      O => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2_n_0\
    );
\TUSER_WIDTH_GTE2.m_axis_tuser_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_1_n_0\,
      Q => \^m_axis_tuser\(1),
      R => '0'
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[0]\,
      I1 => \frame_num_vc0_reg_n_0_[0]\,
      I2 => \frame_num_vc3_reg_n_0_[0]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[0]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[1]\,
      I1 => \frame_num_vc0_reg_n_0_[1]\,
      I2 => \frame_num_vc3_reg_n_0_[1]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[1]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[2]\,
      I1 => \frame_num_vc0_reg_n_0_[2]\,
      I2 => \frame_num_vc3_reg_n_0_[2]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[2]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[3]\,
      I1 => \frame_num_vc0_reg_n_0_[3]\,
      I2 => \frame_num_vc3_reg_n_0_[3]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[3]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[4]\,
      I1 => \frame_num_vc0_reg_n_0_[4]\,
      I2 => \frame_num_vc3_reg_n_0_[4]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[4]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[5]\,
      I1 => \frame_num_vc0_reg_n_0_[5]\,
      I2 => \frame_num_vc3_reg_n_0_[5]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[5]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[6]\,
      I1 => \frame_num_vc0_reg_n_0_[6]\,
      I2 => \frame_num_vc3_reg_n_0_[6]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[6]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[7]\,
      I1 => \frame_num_vc0_reg_n_0_[7]\,
      I2 => \frame_num_vc3_reg_n_0_[7]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[7]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[8]\,
      I1 => \frame_num_vc0_reg_n_0_[8]\,
      I2 => \frame_num_vc3_reg_n_0_[8]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[8]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[9]\,
      I1 => \frame_num_vc0_reg_n_0_[9]\,
      I2 => \frame_num_vc3_reg_n_0_[9]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[9]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[10]\,
      I1 => \frame_num_vc0_reg_n_0_[10]\,
      I2 => \frame_num_vc3_reg_n_0_[10]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[10]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[11]\,
      I1 => \frame_num_vc0_reg_n_0_[11]\,
      I2 => \frame_num_vc3_reg_n_0_[11]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[11]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[12]\,
      I1 => \frame_num_vc0_reg_n_0_[12]\,
      I2 => \frame_num_vc3_reg_n_0_[12]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[12]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[13]\,
      I1 => \frame_num_vc0_reg_n_0_[13]\,
      I2 => \frame_num_vc3_reg_n_0_[13]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[13]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[14]\,
      I1 => \frame_num_vc0_reg_n_0_[14]\,
      I2 => \frame_num_vc3_reg_n_0_[14]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[14]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \frame_num_vc1_reg_n_0_[15]\,
      I1 => \frame_num_vc0_reg_n_0_[15]\,
      I2 => \frame_num_vc3_reg_n_0_[15]\,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \frame_num_vc2_reg_n_0_[15]\,
      O => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1_n_0\
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[16]_i_1_n_0\,
      Q => \^m_axis_tuser\(2),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[17]_i_1_n_0\,
      Q => \^m_axis_tuser\(3),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[18]_i_1_n_0\,
      Q => \^m_axis_tuser\(4),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[19]_i_1_n_0\,
      Q => \^m_axis_tuser\(5),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[20]_i_1_n_0\,
      Q => \^m_axis_tuser\(6),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[21]_i_1_n_0\,
      Q => \^m_axis_tuser\(7),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[22]_i_1_n_0\,
      Q => \^m_axis_tuser\(8),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[23]_i_1_n_0\,
      Q => \^m_axis_tuser\(9),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[24]_i_1_n_0\,
      Q => \^m_axis_tuser\(10),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[25]_i_1_n_0\,
      Q => \^m_axis_tuser\(11),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[26]_i_1_n_0\,
      Q => \^m_axis_tuser\(12),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[27]_i_1_n_0\,
      Q => \^m_axis_tuser\(13),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[28]_i_1_n_0\,
      Q => \^m_axis_tuser\(14),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[29]_i_1_n_0\,
      Q => \^m_axis_tuser\(15),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[30]_i_1_n_0\,
      Q => \^m_axis_tuser\(16),
      R => SR(0)
    );
\TUSER_WIDTH_GTE32.m_axis_tuser_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE32.m_axis_tuser[31]_i_1_n_0\,
      Q => \^m_axis_tuser\(17),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(0),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(0),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(0),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(0),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(1),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(1),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(1),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(1),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(2),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(2),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(2),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(2),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(3),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(3),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(3),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(3),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(4),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(4),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(4),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(4),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(5),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(5),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(5),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(5),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(6),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(6),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(6),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(6),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(7),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(7),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(7),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(7),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(8),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(8),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(8),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(8),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(9),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(9),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(9),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(9),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(10),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(10),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(10),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(10),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(11),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(11),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(11),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(11),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(12),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(12),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(12),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(12),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(13),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(13),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(13),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(13),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(14),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(14),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(14),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(14),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \LINE_NUM_VC[1].line_num_reg[1]_2\(15),
      I1 => \LINE_NUM_VC[0].line_num_reg[0]_3\(15),
      I2 => \LINE_NUM_VC[3].line_num_reg[3]_0\(15),
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => \LINE_NUM_VC[2].line_num_reg[2]_1\(15),
      O => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[32]_i_1_n_0\,
      Q => \^m_axis_tuser\(18),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[33]_i_1_n_0\,
      Q => \^m_axis_tuser\(19),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[34]_i_1_n_0\,
      Q => \^m_axis_tuser\(20),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[35]_i_1_n_0\,
      Q => \^m_axis_tuser\(21),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[36]_i_1_n_0\,
      Q => \^m_axis_tuser\(22),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[37]_i_1_n_0\,
      Q => \^m_axis_tuser\(23),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[38]_i_1_n_0\,
      Q => \^m_axis_tuser\(24),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[39]_i_1_n_0\,
      Q => \^m_axis_tuser\(25),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[40]_i_1_n_0\,
      Q => \^m_axis_tuser\(26),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[41]_i_1_n_0\,
      Q => \^m_axis_tuser\(27),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[42]_i_1_n_0\,
      Q => \^m_axis_tuser\(28),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[43]_i_1_n_0\,
      Q => \^m_axis_tuser\(29),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[44]_i_1_n_0\,
      Q => \^m_axis_tuser\(30),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[45]_i_1_n_0\,
      Q => \^m_axis_tuser\(31),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[46]_i_1_n_0\,
      Q => \^m_axis_tuser\(32),
      R => SR(0)
    );
\TUSER_WIDTH_GTE48.m_axis_tuser_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \TUSER_WIDTH_GTE48.m_axis_tuser[47]_i_1_n_0\,
      Q => \^m_axis_tuser\(33),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[0]\,
      Q => \^m_axis_tuser\(34),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[1]\,
      Q => \^m_axis_tuser\(35),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[2]\,
      Q => \^m_axis_tuser\(36),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[3]\,
      Q => \^m_axis_tuser\(37),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[4]\,
      Q => \^m_axis_tuser\(38),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[5]\,
      Q => \^m_axis_tuser\(39),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[6]\,
      Q => \^m_axis_tuser\(40),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[7]\,
      Q => \^m_axis_tuser\(41),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[8]\,
      Q => \^m_axis_tuser\(42),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[9]\,
      Q => \^m_axis_tuser\(43),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[10]\,
      Q => \^m_axis_tuser\(44),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[11]\,
      Q => \^m_axis_tuser\(45),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[12]\,
      Q => \^m_axis_tuser\(46),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[13]\,
      Q => \^m_axis_tuser\(47),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[14]\,
      Q => \^m_axis_tuser\(48),
      R => SR(0)
    );
\TUSER_WIDTH_GTE64.m_axis_tuser_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => \cur_lp_wc_reg_n_0_[15]\,
      Q => \^m_axis_tuser\(49),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4000000F500F500"
    )
        port map (
      I0 => strm_prgrs_reg,
      I1 => tvalid_d1,
      I2 => tlast_d1,
      I3 => p_0_in58_out,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid\,
      O => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\
    );
\TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => mem_rvld,
      I1 => p_0_in(2),
      I2 => p_0_in(3),
      I3 => p_0_in(1),
      O => p_0_in58_out
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(0),
      Q => \^m_axis_tuser\(50),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(1),
      Q => \^m_axis_tuser\(51),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(2),
      Q => \^m_axis_tuser\(52),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(3),
      Q => \^m_axis_tuser\(53),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(4),
      Q => \^m_axis_tuser\(54),
      R => SR(0)
    );
\TUSER_WIDTH_GTE96.m_axis_tuser_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \TUSER_WIDTH_GTE96.m_axis_tuser[69]_i_1_n_0\,
      D => cur_lp_dtype(5),
      Q => \^m_axis_tuser\(55),
      R => SR(0)
    );
\bytes_sent[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => axis_beat_smpld
    );
\bytes_sent[9]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bytes_sent_reg__0\(3),
      O => \bytes_sent[9]_i_2_n_0\
    );
\bytes_sent_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(10),
      Q => \bytes_sent_reg__0\(10),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(11),
      Q => \bytes_sent_reg__0\(11),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(12),
      Q => \bytes_sent_reg__0\(12),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(13),
      Q => \bytes_sent_reg__0\(13),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(14),
      Q => \bytes_sent_reg__0\(14),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(15),
      Q => \bytes_sent_reg__0\(15),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \bytes_sent_reg[9]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_bytes_sent_reg[15]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \bytes_sent_reg[15]_i_2_n_3\,
      CO(3) => \NLW_bytes_sent_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \bytes_sent_reg[15]_i_2_n_5\,
      CO(1) => \bytes_sent_reg[15]_i_2_n_6\,
      CO(0) => \bytes_sent_reg[15]_i_2_n_7\,
      DI(7 downto 6) => \NLW_bytes_sent_reg[15]_i_2_DI_UNCONNECTED\(7 downto 6),
      DI(5 downto 0) => B"000000",
      O(7 downto 6) => \NLW_bytes_sent_reg[15]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => \p_0_in__0\(15 downto 10),
      S(7 downto 6) => \NLW_bytes_sent_reg[15]_i_2_S_UNCONNECTED\(7 downto 6),
      S(5 downto 0) => \bytes_sent_reg__0\(15 downto 10)
    );
\bytes_sent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(2),
      Q => \bytes_sent_reg__0\(2),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(3),
      Q => \bytes_sent_reg__0\(3),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(4),
      Q => \bytes_sent_reg__0\(4),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(5),
      Q => \bytes_sent_reg__0\(5),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(6),
      Q => \bytes_sent_reg__0\(6),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(7),
      Q => \bytes_sent_reg__0\(7),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(8),
      Q => \bytes_sent_reg__0\(8),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => axis_beat_smpld,
      D => \p_0_in__0\(9),
      Q => \bytes_sent_reg__0\(9),
      R => \TSTRB_KEPP_64.m_axis_tkeep_i[7]_i_1_n_0\
    );
\bytes_sent_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \bytes_sent_reg[9]_i_1_n_0\,
      CO(6) => \bytes_sent_reg[9]_i_1_n_1\,
      CO(5) => \bytes_sent_reg[9]_i_1_n_2\,
      CO(4) => \bytes_sent_reg[9]_i_1_n_3\,
      CO(3) => \NLW_bytes_sent_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \bytes_sent_reg[9]_i_1_n_5\,
      CO(1) => \bytes_sent_reg[9]_i_1_n_6\,
      CO(0) => \bytes_sent_reg[9]_i_1_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \bytes_sent_reg__0\(3),
      DI(0) => '0',
      O(7 downto 0) => \p_0_in__0\(9 downto 2),
      S(7 downto 2) => \bytes_sent_reg__0\(9 downto 4),
      S(1) => \bytes_sent[9]_i_2_n_0\,
      S(0) => \bytes_sent_reg__0\(2)
    );
\cur_lp_dtype_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => cur_lp_dtype(0),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => cur_lp_dtype(1),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => cur_lp_dtype(2),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => cur_lp_dtype(3),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => cur_lp_dtype(4),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_dtype_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => cur_lp_dtype(5),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_vc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_vc(0),
      Q => cur_lp_vc(0),
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_vc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_vc(1),
      Q => cur_lp_vc(1),
      R => cur_lp_wc_lte4_i_1_n_0
    );
cur_lp_wc_lte4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0090FFFF"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(0),
      I4 => m_axis_aresetn,
      O => cur_lp_wc_lte4_i_1_n_0
    );
cur_lp_wc_lte4_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => p_0_in(1),
      I1 => p_0_in(2),
      I2 => mem_rvld,
      I3 => p_0_in(0),
      I4 => p_0_in(3),
      O => cur_lp_vc0
    );
cur_lp_wc_lte4_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => mem_wc(0),
      I1 => mem_wc(1),
      I2 => mem_wc(2),
      I3 => mem_wc(3),
      I4 => cur_lp_wc_lte4_i_4_n_0,
      I5 => cur_lp_wc_lte4_i_5_n_0,
      O => cur_lp_wc_lte4_i_3_n_0
    );
cur_lp_wc_lte4_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mem_wc(12),
      I1 => mem_wc(13),
      I2 => mem_wc(10),
      I3 => mem_wc(11),
      I4 => mem_wc(15),
      I5 => mem_wc(14),
      O => cur_lp_wc_lte4_i_4_n_0
    );
cur_lp_wc_lte4_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => mem_wc(6),
      I1 => mem_wc(7),
      I2 => mem_wc(4),
      I3 => mem_wc(5),
      I4 => mem_wc(9),
      I5 => mem_wc(8),
      O => cur_lp_wc_lte4_i_5_n_0
    );
cur_lp_wc_lte4_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => cur_lp_wc_lte4_i_3_n_0,
      Q => cur_lp_wc_lte4,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(0),
      Q => \cur_lp_wc_reg_n_0_[0]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(10),
      Q => \cur_lp_wc_reg_n_0_[10]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(11),
      Q => \cur_lp_wc_reg_n_0_[11]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(12),
      Q => \cur_lp_wc_reg_n_0_[12]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(13),
      Q => \cur_lp_wc_reg_n_0_[13]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(14),
      Q => \cur_lp_wc_reg_n_0_[14]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(15),
      Q => \cur_lp_wc_reg_n_0_[15]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(1),
      Q => \cur_lp_wc_reg_n_0_[1]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(2),
      Q => \cur_lp_wc_reg_n_0_[2]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(3),
      Q => \cur_lp_wc_reg_n_0_[3]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(4),
      Q => \cur_lp_wc_reg_n_0_[4]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(5),
      Q => \cur_lp_wc_reg_n_0_[5]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(6),
      Q => \cur_lp_wc_reg_n_0_[6]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(7),
      Q => \cur_lp_wc_reg_n_0_[7]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(8),
      Q => \cur_lp_wc_reg_n_0_[8]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\cur_lp_wc_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => cur_lp_vc0,
      D => mem_wc(9),
      Q => \cur_lp_wc_reg_n_0_[9]\,
      R => cur_lp_wc_lte4_i_1_n_0
    );
\frame_num_vc0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0200FFFFFFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \frame_num_vc3[15]_i_3_n_0\,
      I4 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => fs_opcode,
      O => frame_num_vc0
    );
\frame_num_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(0),
      Q => \frame_num_vc0_reg_n_0_[0]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(10),
      Q => \frame_num_vc0_reg_n_0_[10]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(11),
      Q => \frame_num_vc0_reg_n_0_[11]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(12),
      Q => \frame_num_vc0_reg_n_0_[12]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(13),
      Q => \frame_num_vc0_reg_n_0_[13]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(14),
      Q => \frame_num_vc0_reg_n_0_[14]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(15),
      Q => \frame_num_vc0_reg_n_0_[15]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(1),
      Q => \frame_num_vc0_reg_n_0_[1]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(2),
      Q => \frame_num_vc0_reg_n_0_[2]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(3),
      Q => \frame_num_vc0_reg_n_0_[3]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(4),
      Q => \frame_num_vc0_reg_n_0_[4]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(5),
      Q => \frame_num_vc0_reg_n_0_[5]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(6),
      Q => \frame_num_vc0_reg_n_0_[6]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(7),
      Q => \frame_num_vc0_reg_n_0_[7]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(8),
      Q => \frame_num_vc0_reg_n_0_[8]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc0,
      D => mem_wc(9),
      Q => \frame_num_vc0_reg_n_0_[9]\,
      R => \frame_num_vc0[15]_i_1_n_0\
    );
\frame_num_vc1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800FFFFFFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => \frame_num_vc3[15]_i_3_n_0\,
      I4 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(0),
      I2 => mem_vc(1),
      I3 => fs_opcode,
      O => frame_num_vc1
    );
\frame_num_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(0),
      Q => \frame_num_vc1_reg_n_0_[0]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(10),
      Q => \frame_num_vc1_reg_n_0_[10]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(11),
      Q => \frame_num_vc1_reg_n_0_[11]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(12),
      Q => \frame_num_vc1_reg_n_0_[12]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(13),
      Q => \frame_num_vc1_reg_n_0_[13]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(14),
      Q => \frame_num_vc1_reg_n_0_[14]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(15),
      Q => \frame_num_vc1_reg_n_0_[15]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(1),
      Q => \frame_num_vc1_reg_n_0_[1]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(2),
      Q => \frame_num_vc1_reg_n_0_[2]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(3),
      Q => \frame_num_vc1_reg_n_0_[3]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(4),
      Q => \frame_num_vc1_reg_n_0_[4]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(5),
      Q => \frame_num_vc1_reg_n_0_[5]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(6),
      Q => \frame_num_vc1_reg_n_0_[6]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(7),
      Q => \frame_num_vc1_reg_n_0_[7]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(8),
      Q => \frame_num_vc1_reg_n_0_[8]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc1,
      D => mem_wc(9),
      Q => \frame_num_vc1_reg_n_0_[9]\,
      R => \frame_num_vc1[15]_i_1_n_0\
    );
\frame_num_vc2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0800FFFFFFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \frame_num_vc3[15]_i_3_n_0\,
      I4 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => fs_opcode,
      O => frame_num_vc2
    );
\frame_num_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(0),
      Q => \frame_num_vc2_reg_n_0_[0]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(10),
      Q => \frame_num_vc2_reg_n_0_[10]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(11),
      Q => \frame_num_vc2_reg_n_0_[11]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(12),
      Q => \frame_num_vc2_reg_n_0_[12]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(13),
      Q => \frame_num_vc2_reg_n_0_[13]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(14),
      Q => \frame_num_vc2_reg_n_0_[14]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(15),
      Q => \frame_num_vc2_reg_n_0_[15]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(1),
      Q => \frame_num_vc2_reg_n_0_[1]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(2),
      Q => \frame_num_vc2_reg_n_0_[2]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(3),
      Q => \frame_num_vc2_reg_n_0_[3]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(4),
      Q => \frame_num_vc2_reg_n_0_[4]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(5),
      Q => \frame_num_vc2_reg_n_0_[5]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(6),
      Q => \frame_num_vc2_reg_n_0_[6]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(7),
      Q => \frame_num_vc2_reg_n_0_[7]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(8),
      Q => \frame_num_vc2_reg_n_0_[8]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc2,
      D => mem_wc(9),
      Q => \frame_num_vc2_reg_n_0_[9]\,
      R => \frame_num_vc2[15]_i_1_n_0\
    );
\frame_num_vc3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8000FFFFFFFF"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => \frame_num_vc3[15]_i_3_n_0\,
      I4 => \LINE_NUM_VC[2].rst_lnum[2]_i_2_n_0\,
      I5 => m_axis_aresetn,
      O => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => mem_rvld,
      I1 => mem_vc(1),
      I2 => mem_vc(0),
      I3 => fs_opcode,
      O => frame_num_vc3
    );
\frame_num_vc3[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(3),
      I2 => p_0_in(1),
      I3 => p_0_in(2),
      O => \frame_num_vc3[15]_i_3_n_0\
    );
\frame_num_vc3[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(2),
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(0),
      O => fs_opcode
    );
\frame_num_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(0),
      Q => \frame_num_vc3_reg_n_0_[0]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(10),
      Q => \frame_num_vc3_reg_n_0_[10]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(11),
      Q => \frame_num_vc3_reg_n_0_[11]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(12),
      Q => \frame_num_vc3_reg_n_0_[12]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(13),
      Q => \frame_num_vc3_reg_n_0_[13]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(14),
      Q => \frame_num_vc3_reg_n_0_[14]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(15),
      Q => \frame_num_vc3_reg_n_0_[15]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(1),
      Q => \frame_num_vc3_reg_n_0_[1]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(2),
      Q => \frame_num_vc3_reg_n_0_[2]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(3),
      Q => \frame_num_vc3_reg_n_0_[3]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(4),
      Q => \frame_num_vc3_reg_n_0_[4]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(5),
      Q => \frame_num_vc3_reg_n_0_[5]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(6),
      Q => \frame_num_vc3_reg_n_0_[6]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(7),
      Q => \frame_num_vc3_reg_n_0_[7]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(8),
      Q => \frame_num_vc3_reg_n_0_[8]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
\frame_num_vc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => frame_num_vc3,
      D => mem_wc(9),
      Q => \frame_num_vc3_reg_n_0_[9]\,
      R => \frame_num_vc3[15]_i_1_n_0\
    );
fsync_vc0_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008FFFF00080008"
    )
        port map (
      I0 => fs_opcode,
      I1 => mem_rvld,
      I2 => mem_vc(1),
      I3 => mem_vc(0),
      I4 => fsync_vc0_rst_reg,
      I5 => fsync_vc0_int_reg,
      O => fsync_vc0_int_reg_i_1_n_0
    );
fsync_vc0_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc0_int_reg_i_1_n_0,
      Q => fsync_vc0_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc0_rst_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => cur_lp_vc(1),
      I1 => cur_lp_vc(0),
      I2 => p_0_in58_out,
      I3 => fsync_vc0_rst_reg1,
      O => fsync_vc0_rst_reg0
    );
fsync_vc0_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc0_rst_reg0,
      Q => fsync_vc0_rst_reg,
      R => SR(0)
    );
fsync_vc1_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800080"
    )
        port map (
      I0 => fs_opcode,
      I1 => mem_rvld,
      I2 => mem_vc(0),
      I3 => mem_vc(1),
      I4 => fsync_vc1_rst_reg,
      I5 => fsync_vc1_int_reg,
      O => fsync_vc1_int_reg_i_1_n_0
    );
fsync_vc1_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc1_int_reg_i_1_n_0,
      Q => fsync_vc1_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc1_rst_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => cur_lp_vc(0),
      I2 => cur_lp_vc(1),
      I3 => p_0_in58_out,
      O => fsync_vc1_rst_reg0
    );
fsync_vc1_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc1_rst_reg0,
      Q => fsync_vc1_rst_reg,
      R => SR(0)
    );
fsync_vc2_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => fs_opcode,
      I3 => mem_rvld,
      I4 => fsync_vc2_rst_reg,
      I5 => fsync_vc2_int_reg,
      O => fsync_vc2_int_reg_i_1_n_0
    );
fsync_vc2_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc2_int_reg_i_1_n_0,
      Q => fsync_vc2_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc2_rst_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => cur_lp_vc(1),
      I2 => cur_lp_vc(0),
      I3 => p_0_in58_out,
      O => fsync_vc2_rst_reg0
    );
fsync_vc2_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc2_rst_reg0,
      Q => fsync_vc2_rst_reg,
      R => SR(0)
    );
fsync_vc3_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => mem_vc(1),
      I1 => mem_vc(0),
      I2 => fs_opcode,
      I3 => mem_rvld,
      I4 => fsync_vc3_rst_reg,
      I5 => fsync_vc3_int_reg,
      O => fsync_vc3_int_reg_i_1_n_0
    );
fsync_vc3_int_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc3_int_reg_i_1_n_0,
      Q => fsync_vc3_int_reg,
      R => cur_lp_wc_lte4_i_1_n_0
    );
fsync_vc3_rst_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => fsync_vc0_rst_reg1,
      I1 => cur_lp_vc(1),
      I2 => cur_lp_vc(0),
      I3 => p_0_in58_out,
      O => fsync_vc3_rst_reg0
    );
fsync_vc3_rst_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => cur_lp_dtype(0),
      I1 => cur_lp_dtype(1),
      I2 => cur_lp_dtype(4),
      I3 => cur_lp_dtype(5),
      I4 => cur_lp_dtype(2),
      I5 => cur_lp_dtype(3),
      O => fsync_vc0_rst_reg1
    );
fsync_vc3_rst_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => fsync_vc3_rst_reg0,
      Q => fsync_vc3_rst_reg,
      R => SR(0)
    );
lbuf_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      I2 => empty,
      O => \^rd_en\
    );
\m_axis_tdata[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000014001"
    )
        port map (
      I0 => m_axis_tvalid_i_3_n_0,
      I1 => p_0_in(1),
      I2 => p_0_in(3),
      I3 => p_0_in(2),
      I4 => p_0_in(0),
      I5 => \m_axis_tdata[63]_i_3_n_0\,
      O => \m_axis_tdata[63]_i_2_n_0\
    );
\m_axis_tdata[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      O => \m_axis_tdata[63]_i_3_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[0]\,
      Q => m_axis_tdata(0),
      R => SR(0)
    );
\m_axis_tdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(2),
      Q => m_axis_tdata(10),
      R => SR(0)
    );
\m_axis_tdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(3),
      Q => m_axis_tdata(11),
      R => SR(0)
    );
\m_axis_tdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(4),
      Q => m_axis_tdata(12),
      R => SR(0)
    );
\m_axis_tdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(5),
      Q => m_axis_tdata(13),
      R => SR(0)
    );
\m_axis_tdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(6),
      Q => m_axis_tdata(14),
      R => SR(0)
    );
\m_axis_tdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(7),
      Q => m_axis_tdata(15),
      R => SR(0)
    );
\m_axis_tdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(8),
      Q => m_axis_tdata(16),
      R => SR(0)
    );
\m_axis_tdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(9),
      Q => m_axis_tdata(17),
      R => SR(0)
    );
\m_axis_tdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(10),
      Q => m_axis_tdata(18),
      R => SR(0)
    );
\m_axis_tdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(11),
      Q => m_axis_tdata(19),
      R => SR(0)
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[1]\,
      Q => m_axis_tdata(1),
      R => SR(0)
    );
\m_axis_tdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(12),
      Q => m_axis_tdata(20),
      R => SR(0)
    );
\m_axis_tdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(13),
      Q => m_axis_tdata(21),
      R => SR(0)
    );
\m_axis_tdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(14),
      Q => m_axis_tdata(22),
      R => SR(0)
    );
\m_axis_tdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(15),
      Q => m_axis_tdata(23),
      R => SR(0)
    );
\m_axis_tdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[24]\,
      Q => m_axis_tdata(24),
      R => SR(0)
    );
\m_axis_tdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[25]\,
      Q => m_axis_tdata(25),
      R => SR(0)
    );
\m_axis_tdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[26]\,
      Q => m_axis_tdata(26),
      R => SR(0)
    );
\m_axis_tdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[27]\,
      Q => m_axis_tdata(27),
      R => SR(0)
    );
\m_axis_tdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[28]\,
      Q => m_axis_tdata(28),
      R => SR(0)
    );
\m_axis_tdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[29]\,
      Q => m_axis_tdata(29),
      R => SR(0)
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[2]\,
      Q => m_axis_tdata(2),
      R => SR(0)
    );
\m_axis_tdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[30]\,
      Q => m_axis_tdata(30),
      R => SR(0)
    );
\m_axis_tdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[31]\,
      Q => m_axis_tdata(31),
      R => SR(0)
    );
\m_axis_tdata_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[32]\,
      Q => m_axis_tdata(32),
      R => SR(0)
    );
\m_axis_tdata_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[33]\,
      Q => m_axis_tdata(33),
      R => SR(0)
    );
\m_axis_tdata_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[34]\,
      Q => m_axis_tdata(34),
      R => SR(0)
    );
\m_axis_tdata_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[35]\,
      Q => m_axis_tdata(35),
      R => SR(0)
    );
\m_axis_tdata_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[36]\,
      Q => m_axis_tdata(36),
      R => SR(0)
    );
\m_axis_tdata_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[37]\,
      Q => m_axis_tdata(37),
      R => SR(0)
    );
\m_axis_tdata_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[38]\,
      Q => m_axis_tdata(38),
      R => SR(0)
    );
\m_axis_tdata_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[39]\,
      Q => m_axis_tdata(39),
      R => SR(0)
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[3]\,
      Q => m_axis_tdata(3),
      R => SR(0)
    );
\m_axis_tdata_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[40]\,
      Q => m_axis_tdata(40),
      R => SR(0)
    );
\m_axis_tdata_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[41]\,
      Q => m_axis_tdata(41),
      R => SR(0)
    );
\m_axis_tdata_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[42]\,
      Q => m_axis_tdata(42),
      R => SR(0)
    );
\m_axis_tdata_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[43]\,
      Q => m_axis_tdata(43),
      R => SR(0)
    );
\m_axis_tdata_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[44]\,
      Q => m_axis_tdata(44),
      R => SR(0)
    );
\m_axis_tdata_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[45]\,
      Q => m_axis_tdata(45),
      R => SR(0)
    );
\m_axis_tdata_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[46]\,
      Q => m_axis_tdata(46),
      R => SR(0)
    );
\m_axis_tdata_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[47]\,
      Q => m_axis_tdata(47),
      R => SR(0)
    );
\m_axis_tdata_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[48]\,
      Q => m_axis_tdata(48),
      R => SR(0)
    );
\m_axis_tdata_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[49]\,
      Q => m_axis_tdata(49),
      R => SR(0)
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[4]\,
      Q => m_axis_tdata(4),
      R => SR(0)
    );
\m_axis_tdata_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[50]\,
      Q => m_axis_tdata(50),
      R => SR(0)
    );
\m_axis_tdata_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[51]\,
      Q => m_axis_tdata(51),
      R => SR(0)
    );
\m_axis_tdata_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[52]\,
      Q => m_axis_tdata(52),
      R => SR(0)
    );
\m_axis_tdata_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[53]\,
      Q => m_axis_tdata(53),
      R => SR(0)
    );
\m_axis_tdata_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[54]\,
      Q => m_axis_tdata(54),
      R => SR(0)
    );
\m_axis_tdata_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[55]\,
      Q => m_axis_tdata(55),
      R => SR(0)
    );
\m_axis_tdata_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[56]\,
      Q => m_axis_tdata(56),
      R => SR(0)
    );
\m_axis_tdata_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[57]\,
      Q => m_axis_tdata(57),
      R => SR(0)
    );
\m_axis_tdata_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[58]\,
      Q => m_axis_tdata(58),
      R => SR(0)
    );
\m_axis_tdata_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[59]\,
      Q => m_axis_tdata(59),
      R => SR(0)
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[5]\,
      Q => m_axis_tdata(5),
      R => SR(0)
    );
\m_axis_tdata_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[60]\,
      Q => m_axis_tdata(60),
      R => SR(0)
    );
\m_axis_tdata_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[61]\,
      Q => m_axis_tdata(61),
      R => SR(0)
    );
\m_axis_tdata_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[62]\,
      Q => m_axis_tdata(62),
      R => SR(0)
    );
\m_axis_tdata_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => \mem_rdata_r_reg_n_0_[63]\,
      Q => m_axis_tdata(63),
      R => SR(0)
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_vc(0),
      Q => m_axis_tdata(6),
      R => SR(0)
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_vc(1),
      Q => m_axis_tdata(7),
      R => SR(0)
    );
\m_axis_tdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(0),
      Q => m_axis_tdata(8),
      R => SR(0)
    );
\m_axis_tdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdata[63]_i_2_n_0\,
      D => mem_wc(1),
      Q => m_axis_tdata(9),
      R => SR(0)
    );
\m_axis_tdest[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080C0C08880CCCC"
    )
        port map (
      I0 => m_axis_tready,
      I1 => p_0_in58_out,
      I2 => tlast_d1,
      I3 => tvalid_d1,
      I4 => \^m_axis_tvalid\,
      I5 => strm_prgrs_reg,
      O => \m_axis_tdest[1]_i_1_n_0\
    );
\m_axis_tdest_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdest[1]_i_1_n_0\,
      D => cur_lp_vc(0),
      Q => m_axis_tdest(0),
      R => SR(0)
    );
\m_axis_tdest_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \m_axis_tdest[1]_i_1_n_0\,
      D => cur_lp_vc(1),
      Q => m_axis_tdest(1),
      R => SR(0)
    );
\m_axis_tkeep[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[0]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(0)
    );
\m_axis_tkeep[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[1]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(1)
    );
\m_axis_tkeep[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[2]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(2)
    );
\m_axis_tkeep[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[3]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(3)
    );
\m_axis_tkeep[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[4]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(4)
    );
\m_axis_tkeep[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[5]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(5)
    );
\m_axis_tkeep[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[6]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(6)
    );
\m_axis_tkeep[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \TSTRB_KEPP_64.m_axis_tkeep_i_reg_n_0_[7]\,
      I1 => \^m_axis_tlast\,
      O => m_axis_tkeep(7)
    );
m_axis_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E0F000F0C0F0C0"
    )
        port map (
      I0 => m_axis_tlast_reg_i_2_n_7,
      I1 => m_axis_tlast1,
      I2 => m_axis_aresetn,
      I3 => \^m_axis_tlast\,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid\,
      O => m_axis_tlast_i_1_n_0
    );
m_axis_tlast_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[8]\,
      I1 => \cur_lp_wc_reg_n_0_[9]\,
      I2 => m_axis_tlast_i_26_n_0,
      I3 => \bytes_sent_reg__0\(8),
      I4 => \bytes_sent_reg__0\(9),
      O => m_axis_tlast_i_10_n_0
    );
m_axis_tlast_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777733331111000"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[6]\,
      I1 => \cur_lp_wc_reg_n_0_[7]\,
      I2 => \bytes_sent_reg__0\(5),
      I3 => \bytes_sent_reg__0\(4),
      I4 => \bytes_sent_reg__0\(6),
      I5 => \bytes_sent_reg__0\(7),
      O => m_axis_tlast_i_11_n_0
    );
m_axis_tlast_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0731"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[4]\,
      I1 => \cur_lp_wc_reg_n_0_[5]\,
      I2 => \bytes_sent_reg__0\(4),
      I3 => \bytes_sent_reg__0\(5),
      O => m_axis_tlast_i_12_n_0
    );
m_axis_tlast_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bytes_sent_reg__0\(2),
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \cur_lp_wc_reg_n_0_[3]\,
      I3 => \bytes_sent_reg__0\(3),
      O => m_axis_tlast_i_13_n_0
    );
m_axis_tlast_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[14]\,
      I1 => m_axis_tlast_i_23_n_0,
      I2 => \bytes_sent_reg__0\(14),
      I3 => \bytes_sent_reg__0\(15),
      I4 => \cur_lp_wc_reg_n_0_[15]\,
      O => m_axis_tlast_i_14_n_0
    );
m_axis_tlast_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[12]\,
      I1 => m_axis_tlast_i_24_n_0,
      I2 => \bytes_sent_reg__0\(12),
      I3 => \bytes_sent_reg__0\(13),
      I4 => \cur_lp_wc_reg_n_0_[13]\,
      O => m_axis_tlast_i_15_n_0
    );
m_axis_tlast_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[10]\,
      I1 => m_axis_tlast_i_25_n_0,
      I2 => \bytes_sent_reg__0\(10),
      I3 => \bytes_sent_reg__0\(11),
      I4 => \cur_lp_wc_reg_n_0_[11]\,
      O => m_axis_tlast_i_16_n_0
    );
m_axis_tlast_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"29404029"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[8]\,
      I1 => m_axis_tlast_i_26_n_0,
      I2 => \bytes_sent_reg__0\(8),
      I3 => \bytes_sent_reg__0\(9),
      I4 => \cur_lp_wc_reg_n_0_[9]\,
      O => m_axis_tlast_i_17_n_0
    );
m_axis_tlast_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A95400040002A95"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[6]\,
      I1 => \bytes_sent_reg__0\(5),
      I2 => \bytes_sent_reg__0\(4),
      I3 => \bytes_sent_reg__0\(6),
      I4 => \bytes_sent_reg__0\(7),
      I5 => \cur_lp_wc_reg_n_0_[7]\,
      O => m_axis_tlast_i_18_n_0
    );
m_axis_tlast_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[4]\,
      I1 => \bytes_sent_reg__0\(4),
      I2 => \bytes_sent_reg__0\(5),
      I3 => \cur_lp_wc_reg_n_0_[5]\,
      O => m_axis_tlast_i_19_n_0
    );
m_axis_tlast_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bytes_sent_reg__0\(2),
      I1 => \cur_lp_wc_reg_n_0_[2]\,
      I2 => \bytes_sent_reg__0\(3),
      I3 => \cur_lp_wc_reg_n_0_[3]\,
      O => m_axis_tlast_i_20_n_0
    );
m_axis_tlast_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[0]\,
      I1 => \cur_lp_wc_reg_n_0_[1]\,
      O => m_axis_tlast_i_21_n_0
    );
m_axis_tlast_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bytes_sent_reg__0\(14),
      I1 => \bytes_sent_reg__0\(12),
      I2 => \bytes_sent_reg__0\(10),
      I3 => m_axis_tlast_i_25_n_0,
      I4 => \bytes_sent_reg__0\(11),
      I5 => \bytes_sent_reg__0\(13),
      O => m_axis_tlast_i_22_n_0
    );
m_axis_tlast_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \bytes_sent_reg__0\(13),
      I1 => \bytes_sent_reg__0\(11),
      I2 => m_axis_tlast_i_25_n_0,
      I3 => \bytes_sent_reg__0\(10),
      I4 => \bytes_sent_reg__0\(12),
      O => m_axis_tlast_i_23_n_0
    );
m_axis_tlast_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \bytes_sent_reg__0\(11),
      I1 => m_axis_tlast_i_25_n_0,
      I2 => \bytes_sent_reg__0\(10),
      O => m_axis_tlast_i_24_n_0
    );
m_axis_tlast_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bytes_sent_reg__0\(9),
      I1 => \bytes_sent_reg__0\(7),
      I2 => \bytes_sent_reg__0\(5),
      I3 => \bytes_sent_reg__0\(4),
      I4 => \bytes_sent_reg__0\(6),
      I5 => \bytes_sent_reg__0\(8),
      O => m_axis_tlast_i_25_n_0
    );
m_axis_tlast_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \bytes_sent_reg__0\(7),
      I1 => \bytes_sent_reg__0\(5),
      I2 => \bytes_sent_reg__0\(4),
      I3 => \bytes_sent_reg__0\(6),
      O => m_axis_tlast_i_26_n_0
    );
m_axis_tlast_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \TUSER_WIDTH_GTE2.m_axis_tuser[1]_i_2_n_0\,
      I1 => mem_rvld,
      I2 => cur_lp_wc_lte4,
      I3 => m_axis_tlast_i_6_n_0,
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => m_axis_tlast1
    );
m_axis_tlast_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \bytes_sent_reg__0\(15),
      I1 => m_axis_tlast_i_22_n_0,
      O => m_axis_tlast_i_5_n_0
    );
m_axis_tlast_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in(3),
      I1 => p_0_in(2),
      O => m_axis_tlast_i_6_n_0
    );
m_axis_tlast_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[14]\,
      I1 => \cur_lp_wc_reg_n_0_[15]\,
      I2 => m_axis_tlast_i_23_n_0,
      I3 => \bytes_sent_reg__0\(14),
      I4 => \bytes_sent_reg__0\(15),
      O => m_axis_tlast_i_7_n_0
    );
m_axis_tlast_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[12]\,
      I1 => \cur_lp_wc_reg_n_0_[13]\,
      I2 => m_axis_tlast_i_24_n_0,
      I3 => \bytes_sent_reg__0\(12),
      I4 => \bytes_sent_reg__0\(13),
      O => m_axis_tlast_i_8_n_0
    );
m_axis_tlast_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07733110"
    )
        port map (
      I0 => \cur_lp_wc_reg_n_0_[10]\,
      I1 => \cur_lp_wc_reg_n_0_[11]\,
      I2 => m_axis_tlast_i_25_n_0,
      I3 => \bytes_sent_reg__0\(10),
      I4 => \bytes_sent_reg__0\(11),
      O => m_axis_tlast_i_9_n_0
    );
m_axis_tlast_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_tlast_i_1_n_0,
      Q => \^m_axis_tlast\,
      R => '0'
    );
m_axis_tlast_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => m_axis_tlast_reg_i_4_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => NLW_m_axis_tlast_reg_i_2_CO_UNCONNECTED(7 downto 1),
      CO(0) => m_axis_tlast_reg_i_2_n_7,
      DI(7 downto 1) => NLW_m_axis_tlast_reg_i_2_DI_UNCONNECTED(7 downto 1),
      DI(0) => '1',
      O(7 downto 0) => NLW_m_axis_tlast_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 1) => NLW_m_axis_tlast_reg_i_2_S_UNCONNECTED(7 downto 1),
      S(0) => m_axis_tlast_i_5_n_0
    );
m_axis_tlast_reg_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => m_axis_tlast_reg_i_4_n_0,
      CO(6) => m_axis_tlast_reg_i_4_n_1,
      CO(5) => m_axis_tlast_reg_i_4_n_2,
      CO(4) => m_axis_tlast_reg_i_4_n_3,
      CO(3) => NLW_m_axis_tlast_reg_i_4_CO_UNCONNECTED(3),
      CO(2) => m_axis_tlast_reg_i_4_n_5,
      CO(1) => m_axis_tlast_reg_i_4_n_6,
      CO(0) => m_axis_tlast_reg_i_4_n_7,
      DI(7) => m_axis_tlast_i_7_n_0,
      DI(6) => m_axis_tlast_i_8_n_0,
      DI(5) => m_axis_tlast_i_9_n_0,
      DI(4) => m_axis_tlast_i_10_n_0,
      DI(3) => m_axis_tlast_i_11_n_0,
      DI(2) => m_axis_tlast_i_12_n_0,
      DI(1) => m_axis_tlast_i_13_n_0,
      DI(0) => '0',
      O(7 downto 0) => NLW_m_axis_tlast_reg_i_4_O_UNCONNECTED(7 downto 0),
      S(7) => m_axis_tlast_i_14_n_0,
      S(6) => m_axis_tlast_i_15_n_0,
      S(5) => m_axis_tlast_i_16_n_0,
      S(4) => m_axis_tlast_i_17_n_0,
      S(3) => m_axis_tlast_i_18_n_0,
      S(2) => m_axis_tlast_i_19_n_0,
      S(1) => m_axis_tlast_i_20_n_0,
      S(0) => m_axis_tlast_i_21_n_0
    );
\m_axis_tuser[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E200E200E200"
    )
        port map (
      I0 => \^m_axis_tuser\(0),
      I1 => \m_axis_tuser[0]_i_2_n_0\,
      I2 => \m_axis_tuser[0]_i_3_n_0\,
      I3 => m_axis_aresetn,
      I4 => \^m_axis_tvalid\,
      I5 => m_axis_tready,
      O => \m_axis_tuser[0]_i_1_n_0\
    );
\m_axis_tuser[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA22020A0A0202"
    )
        port map (
      I0 => p_0_in58_out,
      I1 => strm_prgrs_reg,
      I2 => \^m_axis_tvalid\,
      I3 => tvalid_d1,
      I4 => tlast_d1,
      I5 => m_axis_tready,
      O => \m_axis_tuser[0]_i_2_n_0\
    );
\m_axis_tuser[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => fsync_vc1_int_reg,
      I1 => fsync_vc0_int_reg,
      I2 => fsync_vc3_int_reg,
      I3 => cur_lp_vc(1),
      I4 => cur_lp_vc(0),
      I5 => fsync_vc2_int_reg,
      O => \m_axis_tuser[0]_i_3_n_0\
    );
\m_axis_tuser_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \m_axis_tuser[0]_i_1_n_0\,
      Q => \^m_axis_tuser\(0),
      R => '0'
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCCCC08080808"
    )
        port map (
      I0 => m_axis_tvalid1_in,
      I1 => m_axis_aresetn,
      I2 => m_axis_tvalid_i_3_n_0,
      I3 => \^m_axis_tlast\,
      I4 => m_axis_tready,
      I5 => \^m_axis_tvalid\,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000033"
    )
        port map (
      I0 => strm_prgrs_reg_i_1_n_0,
      I1 => m_axis_tvalid_i_3_n_0,
      I2 => p_0_in(0),
      I3 => p_0_in(2),
      I4 => p_0_in(3),
      I5 => p_0_in(1),
      O => m_axis_tvalid1_in
    );
m_axis_tvalid_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pend_data,
      I1 => mem_rvld,
      O => m_axis_tvalid_i_3_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tvalid\,
      R => '0'
    );
\mem_rdata_r[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      O => \mem_rdata_r[67]_i_1_n_0\
    );
\mem_rdata_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(0),
      Q => \mem_rdata_r_reg_n_0_[0]\,
      R => SR(0)
    );
\mem_rdata_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(10),
      Q => mem_wc(2),
      R => SR(0)
    );
\mem_rdata_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(11),
      Q => mem_wc(3),
      R => SR(0)
    );
\mem_rdata_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(12),
      Q => mem_wc(4),
      R => SR(0)
    );
\mem_rdata_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(13),
      Q => mem_wc(5),
      R => SR(0)
    );
\mem_rdata_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(14),
      Q => mem_wc(6),
      R => SR(0)
    );
\mem_rdata_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(15),
      Q => mem_wc(7),
      R => SR(0)
    );
\mem_rdata_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(16),
      Q => mem_wc(8),
      R => SR(0)
    );
\mem_rdata_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(17),
      Q => mem_wc(9),
      R => SR(0)
    );
\mem_rdata_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(18),
      Q => mem_wc(10),
      R => SR(0)
    );
\mem_rdata_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(19),
      Q => mem_wc(11),
      R => SR(0)
    );
\mem_rdata_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(1),
      Q => \mem_rdata_r_reg_n_0_[1]\,
      R => SR(0)
    );
\mem_rdata_r_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(20),
      Q => mem_wc(12),
      R => SR(0)
    );
\mem_rdata_r_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(21),
      Q => mem_wc(13),
      R => SR(0)
    );
\mem_rdata_r_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(22),
      Q => mem_wc(14),
      R => SR(0)
    );
\mem_rdata_r_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(23),
      Q => mem_wc(15),
      R => SR(0)
    );
\mem_rdata_r_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(24),
      Q => \mem_rdata_r_reg_n_0_[24]\,
      R => SR(0)
    );
\mem_rdata_r_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(25),
      Q => \mem_rdata_r_reg_n_0_[25]\,
      R => SR(0)
    );
\mem_rdata_r_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(26),
      Q => \mem_rdata_r_reg_n_0_[26]\,
      R => SR(0)
    );
\mem_rdata_r_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(27),
      Q => \mem_rdata_r_reg_n_0_[27]\,
      R => SR(0)
    );
\mem_rdata_r_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(28),
      Q => \mem_rdata_r_reg_n_0_[28]\,
      R => SR(0)
    );
\mem_rdata_r_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(29),
      Q => \mem_rdata_r_reg_n_0_[29]\,
      R => SR(0)
    );
\mem_rdata_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(2),
      Q => \mem_rdata_r_reg_n_0_[2]\,
      R => SR(0)
    );
\mem_rdata_r_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(30),
      Q => \mem_rdata_r_reg_n_0_[30]\,
      R => SR(0)
    );
\mem_rdata_r_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(31),
      Q => \mem_rdata_r_reg_n_0_[31]\,
      R => SR(0)
    );
\mem_rdata_r_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(32),
      Q => \mem_rdata_r_reg_n_0_[32]\,
      R => SR(0)
    );
\mem_rdata_r_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(33),
      Q => \mem_rdata_r_reg_n_0_[33]\,
      R => SR(0)
    );
\mem_rdata_r_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(34),
      Q => \mem_rdata_r_reg_n_0_[34]\,
      R => SR(0)
    );
\mem_rdata_r_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(35),
      Q => \mem_rdata_r_reg_n_0_[35]\,
      R => SR(0)
    );
\mem_rdata_r_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(36),
      Q => \mem_rdata_r_reg_n_0_[36]\,
      R => SR(0)
    );
\mem_rdata_r_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(37),
      Q => \mem_rdata_r_reg_n_0_[37]\,
      R => SR(0)
    );
\mem_rdata_r_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(38),
      Q => \mem_rdata_r_reg_n_0_[38]\,
      R => SR(0)
    );
\mem_rdata_r_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(39),
      Q => \mem_rdata_r_reg_n_0_[39]\,
      R => SR(0)
    );
\mem_rdata_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(3),
      Q => \mem_rdata_r_reg_n_0_[3]\,
      R => SR(0)
    );
\mem_rdata_r_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(40),
      Q => \mem_rdata_r_reg_n_0_[40]\,
      R => SR(0)
    );
\mem_rdata_r_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(41),
      Q => \mem_rdata_r_reg_n_0_[41]\,
      R => SR(0)
    );
\mem_rdata_r_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(42),
      Q => \mem_rdata_r_reg_n_0_[42]\,
      R => SR(0)
    );
\mem_rdata_r_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(43),
      Q => \mem_rdata_r_reg_n_0_[43]\,
      R => SR(0)
    );
\mem_rdata_r_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(44),
      Q => \mem_rdata_r_reg_n_0_[44]\,
      R => SR(0)
    );
\mem_rdata_r_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(45),
      Q => \mem_rdata_r_reg_n_0_[45]\,
      R => SR(0)
    );
\mem_rdata_r_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(46),
      Q => \mem_rdata_r_reg_n_0_[46]\,
      R => SR(0)
    );
\mem_rdata_r_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(47),
      Q => \mem_rdata_r_reg_n_0_[47]\,
      R => SR(0)
    );
\mem_rdata_r_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(48),
      Q => \mem_rdata_r_reg_n_0_[48]\,
      R => SR(0)
    );
\mem_rdata_r_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(49),
      Q => \mem_rdata_r_reg_n_0_[49]\,
      R => SR(0)
    );
\mem_rdata_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(4),
      Q => \mem_rdata_r_reg_n_0_[4]\,
      R => SR(0)
    );
\mem_rdata_r_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(50),
      Q => \mem_rdata_r_reg_n_0_[50]\,
      R => SR(0)
    );
\mem_rdata_r_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(51),
      Q => \mem_rdata_r_reg_n_0_[51]\,
      R => SR(0)
    );
\mem_rdata_r_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(52),
      Q => \mem_rdata_r_reg_n_0_[52]\,
      R => SR(0)
    );
\mem_rdata_r_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(53),
      Q => \mem_rdata_r_reg_n_0_[53]\,
      R => SR(0)
    );
\mem_rdata_r_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(54),
      Q => \mem_rdata_r_reg_n_0_[54]\,
      R => SR(0)
    );
\mem_rdata_r_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(55),
      Q => \mem_rdata_r_reg_n_0_[55]\,
      R => SR(0)
    );
\mem_rdata_r_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(56),
      Q => \mem_rdata_r_reg_n_0_[56]\,
      R => SR(0)
    );
\mem_rdata_r_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(57),
      Q => \mem_rdata_r_reg_n_0_[57]\,
      R => SR(0)
    );
\mem_rdata_r_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(58),
      Q => \mem_rdata_r_reg_n_0_[58]\,
      R => SR(0)
    );
\mem_rdata_r_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(59),
      Q => \mem_rdata_r_reg_n_0_[59]\,
      R => SR(0)
    );
\mem_rdata_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(5),
      Q => \mem_rdata_r_reg_n_0_[5]\,
      R => SR(0)
    );
\mem_rdata_r_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(60),
      Q => \mem_rdata_r_reg_n_0_[60]\,
      R => SR(0)
    );
\mem_rdata_r_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(61),
      Q => \mem_rdata_r_reg_n_0_[61]\,
      R => SR(0)
    );
\mem_rdata_r_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(62),
      Q => \mem_rdata_r_reg_n_0_[62]\,
      R => SR(0)
    );
\mem_rdata_r_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(63),
      Q => \mem_rdata_r_reg_n_0_[63]\,
      R => SR(0)
    );
\mem_rdata_r_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(64),
      Q => p_0_in(0),
      R => SR(0)
    );
\mem_rdata_r_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(65),
      Q => p_0_in(1),
      R => SR(0)
    );
\mem_rdata_r_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(66),
      Q => p_0_in(2),
      R => SR(0)
    );
\mem_rdata_r_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(67),
      Q => p_0_in(3),
      R => SR(0)
    );
\mem_rdata_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(6),
      Q => mem_vc(0),
      R => SR(0)
    );
\mem_rdata_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(7),
      Q => mem_vc(1),
      R => SR(0)
    );
\mem_rdata_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(8),
      Q => mem_wc(0),
      R => SR(0)
    );
\mem_rdata_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => \mem_rdata_r[67]_i_1_n_0\,
      D => mem_rdata(9),
      Q => mem_wc(1),
      R => SR(0)
    );
mem_rvld_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^rd_en\,
      Q => mem_rvld,
      R => SR(0)
    );
pend_data_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CEC"
    )
        port map (
      I0 => mem_rvld,
      I1 => pend_data,
      I2 => \^m_axis_tvalid\,
      I3 => m_axis_tready,
      O => pend_data_i_1_n_0
    );
pend_data_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => pend_data_i_1_n_0,
      Q => pend_data,
      R => SR(0)
    );
strm_prgrs_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => strm_prgrs_reg,
      I1 => \^m_axis_tvalid\,
      I2 => tvalid_d1,
      I3 => tlast_d1,
      O => strm_prgrs_reg_i_1_n_0
    );
strm_prgrs_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => strm_prgrs_reg_i_1_n_0,
      Q => strm_prgrs_reg,
      R => SR(0)
    );
tlast_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_axis_tlast\,
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid\,
      O => axis_last_beat
    );
tlast_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => axis_last_beat,
      Q => tlast_d1,
      R => SR(0)
    );
tvalid_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \^m_axis_tvalid\,
      Q => tvalid_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_bin_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_bin_cntr : entity is "rd_bin_cntr";
end bd_bf15_rx_0_rd_bin_cntr;

architecture STRUCTURE of bd_bf15_rx_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair17";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_bin_cntr_21 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_bin_cntr_21 : entity is "rd_bin_cntr";
end bd_bf15_rx_0_rd_bin_cntr_21;

architecture STRUCTURE of bd_bf15_rx_0_rd_bin_cntr_21 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair8";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_bin_cntr_30 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_bin_cntr_30 : entity is "rd_bin_cntr";
end bd_bf15_rx_0_rd_bin_cntr_30;

architecture STRUCTURE of bd_bf15_rx_0_rd_bin_cntr_30 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_bin_cntr_39 is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_bin_cntr_39 : entity is "rd_bin_cntr";
end bd_bf15_rx_0_rd_bin_cntr_39;

architecture STRUCTURE of bd_bf15_rx_0_rd_bin_cntr_39 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair0";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \gpr1.dout_i_reg[1]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \gpr1.dout_i_reg[1]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \gpr1.dout_i_reg[1]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \gpr1.dout_i_reg[1]\(3)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_rd_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \bd_bf15_rx_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_rd_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^src_gray_ff_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair157";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \src_gray_ff_reg[4]\(4 downto 0) <= \^src_gray_ff_reg[4]\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^src_gray_ff_reg[4]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^src_gray_ff_reg[4]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^src_gray_ff_reg[4]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^src_gray_ff_reg[4]\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^src_gray_ff_reg[4]\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => \^q\(4)
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^src_gray_ff_reg[4]\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^src_gray_ff_reg[4]\(1),
      I3 => WR_PNTR_RD(1),
      I4 => WR_PNTR_RD(0),
      I5 => \^src_gray_ff_reg[4]\(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_rd_bin_cntr__parameterized0_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_rd_bin_cntr__parameterized0_12\ : entity is "rd_bin_cntr";
end \bd_bf15_rx_0_rd_bin_cntr__parameterized0_12\;

architecture STRUCTURE of \bd_bf15_rx_0_rd_bin_cntr__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^src_gray_ff_reg[4]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair84";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \src_gray_ff_reg[4]\(4 downto 0) <= \^src_gray_ff_reg[4]\(4 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => plusOp(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => plusOp(4)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(0),
      Q => \^src_gray_ff_reg[4]\(0)
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^src_gray_ff_reg[4]\(1)
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^src_gray_ff_reg[4]\(2)
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => \^src_gray_ff_reg[4]\(3)
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => \^src_gray_ff_reg[4]\(4)
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => plusOp(0),
      PRE => AR(0),
      Q => \^q\(0)
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(1),
      Q => \^q\(1)
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(2),
      Q => \^q\(2)
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(3),
      Q => \^q\(3)
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      CLR => AR(0),
      D => plusOp(4),
      Q => \^q\(4)
    );
ram_empty_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^src_gray_ff_reg[4]\(2),
      I1 => WR_PNTR_RD(2),
      I2 => \^src_gray_ff_reg[4]\(1),
      I3 => WR_PNTR_RD(1),
      I4 => WR_PNTR_RD(0),
      I5 => \^src_gray_ff_reg[4]\(0),
      O => ram_empty_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_rd_bin_cntr__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \bd_bf15_rx_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_rd_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(10),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(10),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(11),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(8),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(8),
      R => srst_full_ff_i
    );
\gc0.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(9),
      Q => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(9),
      R => srst_full_ff_i
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^q\(0),
      S => srst_full_ff_i
    );
\gc0.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(10),
      Q => \^q\(10),
      R => srst_full_ff_i
    );
\gc0.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(11),
      Q => \^q\(11),
      R => srst_full_ff_i
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => \^q\(8),
      R => srst_full_ff_i
    );
\gc0.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(9),
      Q => \^q\(9),
      R => srst_full_ff_i
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__0\(8 downto 1),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 3) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__0\(11 downto 9),
      S(7 downto 3) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 3),
      S(2 downto 0) => \^q\(11 downto 9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_fwft is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_fwft : entity is "rd_fwft";
end bd_bf15_rx_0_rd_fwft;

architecture STRUCTURE of bd_bf15_rx_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_fwft_19 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_fwft_19 : entity is "rd_fwft";
end bd_bf15_rx_0_rd_fwft_19;

architecture STRUCTURE of bd_bf15_rx_0_rd_fwft_19 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_fwft_28 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_fwft_28 : entity is "rd_fwft";
end bd_bf15_rx_0_rd_fwft_28;

architecture STRUCTURE of bd_bf15_rx_0_rd_fwft_28 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_fwft_37 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_fwft_37 : entity is "rd_fwft";
end bd_bf15_rx_0_rd_fwft_37;

architecture STRUCTURE of bd_bf15_rx_0_rd_fwft_37 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal aempty_fwft_i0 : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal empty_fwft_i0 : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => aempty_fwft_i0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_fb_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => aempty_fwft_i0,
      PRE => AR(0),
      Q => aempty_fwft_i
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => empty_fwft_i0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i0,
      PRE => AR(0),
      Q => empty_fwft_fb_o_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_i0,
      PRE => AR(0),
      Q => empty_fwft_i
    );
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[3]\(0)
    );
\goreg_dm.dout_i[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => rd_en,
      O => \goreg_dm.dout_i_reg[11]\(0)
    );
\gpr1.dout_i[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      I3 => \out\,
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => curr_fwft_state(0)
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(1),
      Q => curr_fwft_state(1)
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AR(0),
      D => next_fwft_state(0),
      Q => user_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_rd_fwft__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_ram_rd_en : out STD_LOGIC;
    \gc0.count_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_rd_fwft__parameterized0\ : entity is "rd_fwft";
end \bd_bf15_rx_0_rd_fwft__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_rd_fwft__parameterized0\ is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  empty <= empty_fwft_i;
  \out\ <= user_valid;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFEFEFEFEF"
    )
        port map (
      I0 => wr_rst_reg_reg,
      I1 => srst,
      I2 => ram_empty_fb_i_reg,
      I3 => rd_en,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => tmp_ram_rd_en
    );
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFB0"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => wr_rst_reg_reg,
      I4 => srst,
      O => tmp_ram_regout_en
    );
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => srst_full_ff_i
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => srst_full_ff_i
    );
\count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8788"
    )
        port map (
      I0 => user_valid,
      I1 => rd_en,
      I2 => ram_full_fb_i_reg,
      I3 => wr_en,
      O => E(0)
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => srst_full_ff_i
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => srst_full_ff_i
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => srst_full_ff_i
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => srst_full_ff_i
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => srst_full_ff_i
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[11]\(0)
    );
plusOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444400004000"
    )
        port map (
      I0 => ram_full_fb_i_reg,
      I1 => wr_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      I4 => rd_en,
      I5 => ram_empty_fb_i_reg,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_status_flags_as is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_status_flags_as : entity is "rd_status_flags_as";
end bd_bf15_rx_0_rd_status_flags_as;

architecture STRUCTURE of bd_bf15_rx_0_rd_status_flags_as is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
\gpr1.dout_i[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => WR_PNTR_RD(0),
      O => ram_empty_fb_i_reg_0
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_status_flags_as_11 is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_status_flags_as_11 : entity is "rd_status_flags_as";
end bd_bf15_rx_0_rd_status_flags_as_11;

architecture STRUCTURE of bd_bf15_rx_0_rd_status_flags_as_11 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  empty <= ram_empty_i;
\gpr1.dout_i[41]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rd_en,
      I1 => ram_empty_fb_i,
      O => E(0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => rd_en,
      I2 => Q(0),
      I3 => WR_PNTR_RD(0),
      O => ram_empty_fb_i_reg_0
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \dest_out_bin_ff_reg[0]\,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end bd_bf15_rx_0_rd_status_flags_ss;

architecture STRUCTURE of bd_bf15_rx_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_status_flags_ss_20 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_status_flags_ss_20 : entity is "rd_status_flags_ss";
end bd_bf15_rx_0_rd_status_flags_ss_20;

architecture STRUCTURE of bd_bf15_rx_0_rd_status_flags_ss_20 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_status_flags_ss_29 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_status_flags_ss_29 : entity is "rd_status_flags_ss";
end bd_bf15_rx_0_rd_status_flags_ss_29;

architecture STRUCTURE of bd_bf15_rx_0_rd_status_flags_ss_29 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_status_flags_ss_38 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_status_flags_ss_38 : entity is "rd_status_flags_ss";
end bd_bf15_rx_0_rd_status_flags_ss_38;

architecture STRUCTURE of bd_bf15_rx_0_rd_status_flags_ss_38 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_fb_i
    );
ram_empty_i_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      PRE => AR(0),
      Q => ram_empty_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_updn_cntr is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_updn_cntr : entity is "updn_cntr";
end bd_bf15_rx_0_updn_cntr;

architecture STRUCTURE of bd_bf15_rx_0_updn_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[12]_i_3_n_0\ : STD_LOGIC;
  signal \count[12]_i_4_n_0\ : STD_LOGIC;
  signal \count[12]_i_5_n_0\ : STD_LOGIC;
  signal \count[12]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_10_n_0\ : STD_LOGIC;
  signal \count[8]_i_2_n_0\ : STD_LOGIC;
  signal \count[8]_i_3_n_0\ : STD_LOGIC;
  signal \count[8]_i_4_n_0\ : STD_LOGIC;
  signal \count[8]_i_5_n_0\ : STD_LOGIC;
  signal \count[8]_i_6_n_0\ : STD_LOGIC;
  signal \count[8]_i_7_n_0\ : STD_LOGIC;
  signal \count[8]_i_8_n_0\ : STD_LOGIC;
  signal \count[8]_i_9_n_0\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_12\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_13\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_14\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_15\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \count_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \count_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \count_reg_n_0_[0]\ : STD_LOGIC;
  signal \NLW_count_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_count_reg[12]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_count_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_count_reg[12]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_count_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \count_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \count_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \count_reg_n_0_[0]\,
      O => \count[0]_i_1_n_0\
    );
\count[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => \count[12]_i_3_n_0\
    );
\count[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(10),
      O => \count[12]_i_4_n_0\
    );
\count[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \count[12]_i_5_n_0\
    );
\count[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      O => \count[12]_i_6_n_0\
    );
\count[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\,
      I2 => rd_en,
      O => \count[8]_i_10_n_0\
    );
\count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count[8]_i_2_n_0\
    );
\count[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \count[8]_i_3_n_0\
    );
\count[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      O => \count[8]_i_4_n_0\
    );
\count[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \count[8]_i_5_n_0\
    );
\count[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => \count[8]_i_6_n_0\
    );
\count[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \count[8]_i_7_n_0\
    );
\count[8]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \count[8]_i_8_n_0\
    );
\count[8]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count[8]_i_9_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count[0]_i_1_n_0\,
      Q => \count_reg_n_0_[0]\,
      R => srst_full_ff_i
    );
\count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[12]_i_2_n_14\,
      Q => \^q\(9),
      R => srst_full_ff_i
    );
\count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[12]_i_2_n_13\,
      Q => \^q\(10),
      R => srst_full_ff_i
    );
\count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[12]_i_2_n_12\,
      Q => \^q\(11),
      R => srst_full_ff_i
    );
\count_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_count_reg[12]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \count_reg[12]_i_2_n_5\,
      CO(1) => \count_reg[12]_i_2_n_6\,
      CO(0) => \count_reg[12]_i_2_n_7\,
      DI(7 downto 4) => \NLW_count_reg[12]_i_2_DI_UNCONNECTED\(7 downto 4),
      DI(3) => '0',
      DI(2 downto 0) => \^q\(9 downto 7),
      O(7 downto 4) => \NLW_count_reg[12]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3) => \count_reg[12]_i_2_n_12\,
      O(2) => \count_reg[12]_i_2_n_13\,
      O(1) => \count_reg[12]_i_2_n_14\,
      O(0) => \count_reg[12]_i_2_n_15\,
      S(7 downto 4) => \NLW_count_reg[12]_i_2_S_UNCONNECTED\(7 downto 4),
      S(3) => \count[12]_i_3_n_0\,
      S(2) => \count[12]_i_4_n_0\,
      S(1) => \count[12]_i_5_n_0\,
      S(0) => \count[12]_i_6_n_0\
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_15\,
      Q => \^q\(0),
      R => srst_full_ff_i
    );
\count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_14\,
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_13\,
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_12\,
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_11\,
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_10\,
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_9\,
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[8]_i_1_n_8\,
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\count_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \count_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => \count_reg[8]_i_1_n_0\,
      CO(6) => \count_reg[8]_i_1_n_1\,
      CO(5) => \count_reg[8]_i_1_n_2\,
      CO(4) => \count_reg[8]_i_1_n_3\,
      CO(3) => \NLW_count_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \count_reg[8]_i_1_n_5\,
      CO(1) => \count_reg[8]_i_1_n_6\,
      CO(0) => \count_reg[8]_i_1_n_7\,
      DI(7 downto 1) => \^q\(6 downto 0),
      DI(0) => \count[8]_i_2_n_0\,
      O(7) => \count_reg[8]_i_1_n_8\,
      O(6) => \count_reg[8]_i_1_n_9\,
      O(5) => \count_reg[8]_i_1_n_10\,
      O(4) => \count_reg[8]_i_1_n_11\,
      O(3) => \count_reg[8]_i_1_n_12\,
      O(2) => \count_reg[8]_i_1_n_13\,
      O(1) => \count_reg[8]_i_1_n_14\,
      O(0) => \count_reg[8]_i_1_n_15\,
      S(7) => \count[8]_i_3_n_0\,
      S(6) => \count[8]_i_4_n_0\,
      S(5) => \count[8]_i_5_n_0\,
      S(4) => \count[8]_i_6_n_0\,
      S(3) => \count[8]_i_7_n_0\,
      S(2) => \count[8]_i_8_n_0\,
      S(1) => \count[8]_i_9_n_0\,
      S(0) => \count[8]_i_10_n_0\
    );
\count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \count_reg[12]_i_2_n_15\,
      Q => \^q\(8),
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_bin_cntr is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_bin_cntr : entity is "wr_bin_cntr";
end bd_bf15_rx_0_wr_bin_cntr;

architecture STRUCTURE of bd_bf15_rx_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_3 : label is "soft_lutpair18";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AS(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => \out\,
      I2 => ram_empty_fb_i_i_3_n_0,
      I3 => wr_en,
      I4 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_13_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_13_out(2),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_13_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_13_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_bin_cntr_18 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_bin_cntr_18 : entity is "wr_bin_cntr";
end bd_bf15_rx_0_wr_bin_cntr_18;

architecture STRUCTURE of bd_bf15_rx_0_wr_bin_cntr_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_3 : label is "soft_lutpair9";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AS(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => \out\,
      I2 => ram_empty_fb_i_i_3_n_0,
      I3 => wr_en,
      I4 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_13_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_13_out(2),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_13_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_13_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_bin_cntr_27 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_bin_cntr_27 : entity is "wr_bin_cntr";
end bd_bf15_rx_0_wr_bin_cntr_27;

architecture STRUCTURE of bd_bf15_rx_0_wr_bin_cntr_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_3 : label is "soft_lutpair5";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AS(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => \out\,
      I2 => ram_empty_fb_i_i_3_n_0,
      I3 => wr_en,
      I4 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_13_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_13_out(2),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_13_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_13_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_bin_cntr_36 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_comb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_bin_cntr_36 : entity is "wr_bin_cntr";
end bd_bf15_rx_0_wr_bin_cntr_36;

architecture STRUCTURE of bd_bf15_rx_0_wr_bin_cntr_36 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \gwss.wsts/comp1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_3_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_3 : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_13_out(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_13_out(0),
      I1 => p_13_out(1),
      I2 => p_13_out(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_13_out(1),
      I1 => p_13_out(0),
      I2 => p_13_out(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(0),
      Q => \^q\(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(1),
      Q => \^q\(1)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(2),
      Q => \^q\(2)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => p_13_out(3),
      Q => \^q\(3)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__0\(0),
      PRE => AS(0),
      Q => p_13_out(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(1),
      Q => p_13_out(1)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(2),
      Q => p_13_out(2)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      CLR => AS(0),
      D => \plusOp__0\(3),
      Q => p_13_out(3)
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCFC44FC"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => \out\,
      I2 => ram_empty_fb_i_i_3_n_0,
      I3 => wr_en,
      I4 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => \^q\(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \^q\(2),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \gwss.wsts/comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100004100000000"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \^q\(2),
      I2 => \gc0.count_reg[3]\(2),
      I3 => \^q\(3),
      I4 => \gc0.count_reg[3]\(3),
      I5 => ram_empty_fb_i_reg(0),
      O => ram_empty_fb_i_i_3_n_0
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_reg[3]\(1),
      I2 => \^q\(0),
      I3 => \gc0.count_reg[3]\(0),
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5500FFC0"
    )
        port map (
      I0 => \gwss.wsts/comp0\,
      I1 => wr_en,
      I2 => \gwss.wsts/comp1\,
      I3 => ram_full_fb_i_reg,
      I4 => ram_empty_fb_i_reg(0),
      O => ram_full_comb
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(3),
      I1 => p_13_out(3),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => p_13_out(2),
      I4 => ram_full_fb_i_i_3_n_0,
      O => \gwss.wsts/comp1\
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => p_13_out(1),
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => p_13_out(0),
      I3 => \gc0.count_d1_reg[3]\(0),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_wr_bin_cntr__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \bd_bf15_rx_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_wr_bin_cntr__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gic0.gc0.count_d2_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair159";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gic0.gc0.count_d2_reg[2]_0\(2 downto 0) <= \^gic0.gc0.count_d2_reg[2]_0\(2 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(0),
      Q => \src_gray_ff_reg[4]\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(1),
      Q => \src_gray_ff_reg[4]\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(2),
      Q => \src_gray_ff_reg[4]\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \src_gray_ff_reg[4]\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \src_gray_ff_reg[4]\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(0),
      I2 => p_14_out(4),
      I3 => RD_PNTR_WR(1),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_wr_bin_cntr__parameterized0_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_wr_bin_cntr__parameterized0_10\ : entity is "wr_bin_cntr";
end \bd_bf15_rx_0_wr_bin_cntr__parameterized0_10\;

architecture STRUCTURE of \bd_bf15_rx_0_wr_bin_cntr__parameterized0_10\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^gic0.gc0.count_d2_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gic0.gc0.count[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gic0.gc0.count[2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \gic0.gc0.count[3]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \gic0.gc0.count[4]_i_1\ : label is "soft_lutpair86";
begin
  Q(4 downto 0) <= \^q\(4 downto 0);
  \gic0.gc0.count_d2_reg[2]_0\(2 downto 0) <= \^gic0.gc0.count_d2_reg[2]_0\(2 downto 0);
\gic0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__0\(0)
    );
\gic0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__0\(1)
    );
\gic0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \plusOp__0\(2)
    );
\gic0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      O => \plusOp__0\(3)
    );
\gic0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__0\(4)
    );
\gic0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \^q\(0),
      PRE => AR(0),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(0)
    );
\gic0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(1),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(1)
    );
\gic0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(2),
      Q => \^gic0.gc0.count_d2_reg[2]_0\(2)
    );
\gic0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(3),
      Q => p_14_out(3)
    );
\gic0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^q\(4),
      Q => p_14_out(4)
    );
\gic0.gc0.count_d2_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(0),
      Q => \src_gray_ff_reg[4]\(0)
    );
\gic0.gc0.count_d2_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(1),
      Q => \src_gray_ff_reg[4]\(1)
    );
\gic0.gc0.count_d2_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \^gic0.gc0.count_d2_reg[2]_0\(2),
      Q => \src_gray_ff_reg[4]\(2)
    );
\gic0.gc0.count_d2_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(3),
      Q => \src_gray_ff_reg[4]\(3)
    );
\gic0.gc0.count_d2_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => p_14_out(4),
      Q => \src_gray_ff_reg[4]\(4)
    );
\gic0.gc0.count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(0),
      Q => \^q\(0)
    );
\gic0.gc0.count_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \plusOp__0\(1),
      PRE => AR(0),
      Q => \^q\(1)
    );
\gic0.gc0.count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(2),
      Q => \^q\(2)
    );
\gic0.gc0.count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(3),
      Q => \^q\(3)
    );
\gic0.gc0.count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      CLR => AR(0),
      D => \plusOp__0\(4),
      Q => \^q\(4)
    );
ram_full_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_14_out(3),
      I1 => RD_PNTR_WR(0),
      I2 => p_14_out(4),
      I3 => RD_PNTR_WR(1),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_wr_bin_cntr__parameterized1\ is
  port (
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \bd_bf15_rx_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_wr_bin_cntr__parameterized1\ is
  signal \^device_8series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) <= \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11 downto 0);
  Q(10 downto 0) <= \^q\(10 downto 0);
\gcc0.gc1.gsym.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc1.gsym.count_d1_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(0),
      Q => \^q\(0),
      S => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(10),
      Q => \^q\(10),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(11),
      Q => p_12_out(11),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(1),
      Q => \^q\(1),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(2),
      Q => \^q\(2),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(3),
      Q => \^q\(3),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(4),
      Q => \^q\(4),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(5),
      Q => \^q\(5),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(6),
      Q => \^q\(6),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(7),
      Q => \^q\(7),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(8),
      Q => \^q\(8),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => wr_pntr_plus2(9),
      Q => \^q\(9),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(10),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => p_12_out(11),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(6),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(7),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(8),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_d2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \^q\(9),
      Q => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => wr_pntr_plus2(0),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(10),
      Q => wr_pntr_plus2(10),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(11),
      Q => wr_pntr_plus2(11),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => wr_pntr_plus2(1),
      S => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => wr_pntr_plus2(2),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => wr_pntr_plus2(3),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(4),
      Q => wr_pntr_plus2(4),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(5),
      Q => wr_pntr_plus2(5),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(6),
      Q => wr_pntr_plus2(6),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(7),
      Q => wr_pntr_plus2(7),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(8),
      Q => wr_pntr_plus2(8),
      R => srst_full_ff_i
    );
\gcc0.gc1.gsym.count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => E(0),
      D => \plusOp__1\(9),
      Q => wr_pntr_plus2(9),
      R => srst_full_ff_i
    );
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_reg[11]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gc0.count_reg[11]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => wr_pntr_plus2(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => v1_reg_2(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(1),
      I3 => \gc0.count_d1_reg[11]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_reg[11]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gc0.count_reg[11]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => wr_pntr_plus2(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => v1_reg_2(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(3),
      I3 => \gc0.count_d1_reg[11]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_reg[11]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gc0.count_reg[11]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => wr_pntr_plus2(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => v1_reg_2(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(5),
      I3 => \gc0.count_d1_reg[11]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_reg[11]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gc0.count_reg[11]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => wr_pntr_plus2(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => v1_reg_2(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(7),
      I3 => \gc0.count_d1_reg[11]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_reg[11]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gc0.count_reg[11]\(9),
      O => v1_reg(4)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^q\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_1(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => wr_pntr_plus2(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => v1_reg_2(4)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(9),
      I3 => \gc0.count_d1_reg[11]\(9),
      O => ram_empty_i_reg_3
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_0(5)
    );
\gmux.gm[5].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \gc0.count_reg[11]\(10),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      I3 => \gc0.count_reg[11]\(11),
      O => v1_reg(5)
    );
\gmux.gm[5].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => p_12_out(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_1(5)
    );
\gmux.gm[5].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_pntr_plus2(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => wr_pntr_plus2(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => v1_reg_2(5)
    );
\gmux.gm[5].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      I2 => \^device_8series.no_bmm_info.sdp.simple_prim36.ram\(11),
      I3 => \gc0.count_d1_reg[11]\(11),
      O => ram_empty_i_reg_4
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => wr_pntr_plus2(0),
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \plusOp__1\(8 downto 1),
      S(7 downto 0) => wr_pntr_plus2(8 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 3) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 3),
      DI(2 downto 0) => B"000",
      O(7 downto 3) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \plusOp__1\(11 downto 9),
      S(7 downto 3) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 3),
      S(2 downto 0) => wr_pntr_plus2(11 downto 9)
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_12_out(11),
      I1 => \gc0.count_d1_reg[11]\(11),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \gc0.count_d1_reg[11]\(10),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \gc0.count_d1_reg[11]\(9),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[11]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[11]\(7),
      O => S(7)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[11]\(6),
      O => S(6)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[11]\(5),
      O => S(5)
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[11]\(4),
      O => S(4)
    );
plusOp_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[11]\(3),
      O => S(3)
    );
plusOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[11]\(2),
      O => S(2)
    );
plusOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[11]\(1),
      O => S(1)
    );
plusOp_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[11]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_pf_ss is
  port (
    prog_full : out STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc1.gsym.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_pf_ss : entity is "wr_pf_ss";
end bd_bf15_rx_0_wr_pf_ss;

architecture STRUCTURE of bd_bf15_rx_0_wr_pf_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal NLW_plusOp_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_plusOp_carry__0_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_plusOp_carry__0_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of plusOp_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \plusOp_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  prog_full <= \^prog_full\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(10),
      Q => diff_pntr_pad(10),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(11),
      Q => diff_pntr_pad(11),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(12),
      Q => diff_pntr_pad(12),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => srst_full_ff_i
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => srst_full_ff_i
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF1000"
    )
        port map (
      I0 => ram_rd_en_i,
      I1 => \gpfs.prog_full_i_i_2_n_0\,
      I2 => \gpfs.prog_full_i_i_3_n_0\,
      I3 => ram_wr_en_i,
      I4 => \^prog_full\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(5),
      I4 => diff_pntr_pad(6),
      I5 => diff_pntr_pad(7),
      O => \gpfs.prog_full_i_i_2_n_0\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(12),
      I2 => diff_pntr_pad(11),
      I3 => diff_pntr_pad(10),
      I4 => diff_pntr_pad(8),
      I5 => diff_pntr_pad(9),
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      Q => \^prog_full\,
      R => srst_full_ff_i
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => p_7_out,
      Q => ram_rd_en_i,
      R => srst_full_ff_i
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => srst_full_ff_i
    );
plusOp_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ram_full_fb_i_reg,
      CI_TOP => '0',
      CO(7) => plusOp_carry_n_0,
      CO(6) => plusOp_carry_n_1,
      CO(5) => plusOp_carry_n_2,
      CO(4) => plusOp_carry_n_3,
      CO(3) => NLW_plusOp_carry_CO_UNCONNECTED(3),
      CO(2) => plusOp_carry_n_5,
      CO(1) => plusOp_carry_n_6,
      CO(0) => plusOp_carry_n_7,
      DI(7 downto 0) => Q(7 downto 0),
      O(7 downto 0) => plusOp(8 downto 1),
      S(7 downto 0) => S(7 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => plusOp_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \plusOp_carry__0_n_5\,
      CO(1) => \plusOp_carry__0_n_6\,
      CO(0) => \plusOp_carry__0_n_7\,
      DI(7 downto 4) => \NLW_plusOp_carry__0_DI_UNCONNECTED\(7 downto 4),
      DI(3) => '0',
      DI(2 downto 0) => Q(10 downto 8),
      O(7 downto 4) => \NLW_plusOp_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => plusOp(12 downto 9),
      S(7 downto 4) => \NLW_plusOp_carry__0_S_UNCONNECTED\(7 downto 4),
      S(3 downto 0) => \gcc0.gc1.gsym.count_d1_reg[11]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_status_flags_as is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_status_flags_as : entity is "wr_status_flags_as";
end bd_bf15_rx_0_wr_status_flags_as;

architecture STRUCTURE of bd_bf15_rx_0_wr_status_flags_as is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_status_flags_as_9 is
  port (
    full : out STD_LOGIC;
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_status_flags_as_9 : entity is "wr_status_flags_as";
end bd_bf15_rx_0_wr_status_flags_as_9;

architecture STRUCTURE of bd_bf15_rx_0_wr_status_flags_as_9 is
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
\gic0.gc0.count_d1[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_full_fb_i
    );
ram_full_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => wr_en,
      I2 => Q(0),
      I3 => RD_PNTR_WR(0),
      O => ram_full_fb_i_reg_0
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => AR(0),
      D => \dest_out_bin_ff_reg[0]\,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end bd_bf15_rx_0_wr_status_flags_ss;

architecture STRUCTURE of bd_bf15_rx_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_status_flags_ss_17 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_status_flags_ss_17 : entity is "wr_status_flags_ss";
end bd_bf15_rx_0_wr_status_flags_ss_17;

architecture STRUCTURE of bd_bf15_rx_0_wr_status_flags_ss_17 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_status_flags_ss_26 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_status_flags_ss_26 : entity is "wr_status_flags_ss";
end bd_bf15_rx_0_wr_status_flags_ss_26;

architecture STRUCTURE of bd_bf15_rx_0_wr_status_flags_ss_26 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_status_flags_ss_35 is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_comb : in STD_LOGIC;
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_status_flags_ss_35 : entity is "wr_status_flags_ss";
end bd_bf15_rx_0_wr_status_flags_ss_35;

architecture STRUCTURE of bd_bf15_rx_0_wr_status_flags_ss_35 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_fb_i
    );
ram_full_i_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      CLR => AS(0),
      D => ram_full_comb,
      Q => ram_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_bf15_rx_0_xpm_cdc_array_single : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_bf15_rx_0_xpm_cdc_array_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_xpm_cdc_array_single : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_bf15_rx_0_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of bd_bf15_rx_0_xpm_cdc_array_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of bd_bf15_rx_0_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_bf15_rx_0_xpm_cdc_array_single : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_bf15_rx_0_xpm_cdc_array_single : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_bf15_rx_0_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end bd_bf15_rx_0_xpm_cdc_array_single;

architecture STRUCTURE of bd_bf15_rx_0_xpm_cdc_array_single is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__1\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__2\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 21 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ : entity is 22;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ : entity is "ARRAY_SINGLE";
end \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[10].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[10].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[10].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[10].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[11].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[11].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[11].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[11].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[12].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[12].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[12].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[12].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[13].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[13].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[13].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[13].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[14].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[14].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[14].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[14].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[15].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[15].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[15].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[15].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[16].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[16].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[16].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[16].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[17].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[17].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[17].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[17].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[18].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[18].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[18].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[18].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[19].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[19].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[19].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[19].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[20].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[20].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[20].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[20].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[21].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[21].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[21].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[21].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[2].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[2].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[2].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[2].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[3].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[3].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[3].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[3].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[4].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[4].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[4].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[4].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[5].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[5].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[5].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[5].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[6].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[6].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[6].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[6].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[7].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[7].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[7].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[7].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[8].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[8].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[8].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[8].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[9].xpm_cdc_single_inst\ : label is 1;
  attribute VERSION of \single_array[9].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[9].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[9].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__3\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[10].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__13\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(10),
      src_clk => src_clk,
      src_in => src_in(10)
    );
\single_array[11].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__14\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(11),
      src_clk => src_clk,
      src_in => src_in(11)
    );
\single_array[12].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__15\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(12),
      src_clk => src_clk,
      src_in => src_in(12)
    );
\single_array[13].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__16\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(13),
      src_clk => src_clk,
      src_in => src_in(13)
    );
\single_array[14].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__17\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(14),
      src_clk => src_clk,
      src_in => src_in(14)
    );
\single_array[15].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__18\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(15),
      src_clk => src_clk,
      src_in => src_in(15)
    );
\single_array[16].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__19\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(16),
      src_clk => src_clk,
      src_in => src_in(16)
    );
\single_array[17].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__20\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(17),
      src_clk => src_clk,
      src_in => src_in(17)
    );
\single_array[18].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__21\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(18),
      src_clk => src_clk,
      src_in => src_in(18)
    );
\single_array[19].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__22\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(19),
      src_clk => src_clk,
      src_in => src_in(19)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__4\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
\single_array[20].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__23\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(20),
      src_clk => src_clk,
      src_in => src_in(20)
    );
\single_array[21].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__24\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(21),
      src_clk => src_clk,
      src_in => src_in(21)
    );
\single_array[2].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__5\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(2),
      src_clk => src_clk,
      src_in => src_in(2)
    );
\single_array[3].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__6\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(3),
      src_clk => src_clk,
      src_in => src_in(3)
    );
\single_array[4].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__7\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(4),
      src_clk => src_clk,
      src_in => src_in(4)
    );
\single_array[5].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__8\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(5),
      src_clk => src_clk,
      src_in => src_in(5)
    );
\single_array[6].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__9\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(6),
      src_clk => src_clk,
      src_in => src_in(6)
    );
\single_array[7].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__10\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(7),
      src_clk => src_clk,
      src_in => src_in(7)
    );
\single_array[8].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__11\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(8),
      src_clk => src_clk,
      src_in => src_in(8)
    );
\single_array[9].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__12\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(9),
      src_clk => src_clk,
      src_in => src_in(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ : entity is "ARRAY_SINGLE";
end \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__102\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__103\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ : entity is "ARRAY_SINGLE";
end \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__94\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__95\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ : entity is "ARRAY_SINGLE";
end \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\ is
  attribute DEST_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[0].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[0].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[0].xpm_cdc_single_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 2;
  attribute INIT_SYNC_FF of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute SRC_INPUT_REG of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute VERSION of \single_array[1].xpm_cdc_single_inst\ : label is 0;
  attribute XPM_CDC of \single_array[1].xpm_cdc_single_inst\ : label is "SINGLE";
  attribute XPM_MODULE of \single_array[1].xpm_cdc_single_inst\ : label is "TRUE";
begin
\single_array[0].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__96\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
\single_array[1].xpm_cdc_single_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_single__97\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(1),
      src_clk => src_clk,
      src_in => src_in(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_xpm_cdc_handshake is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of bd_bf15_rx_0_xpm_cdc_handshake : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_bf15_rx_0_xpm_cdc_handshake : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_bf15_rx_0_xpm_cdc_handshake : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_xpm_cdc_handshake : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_bf15_rx_0_xpm_cdc_handshake : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of bd_bf15_rx_0_xpm_cdc_handshake : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of bd_bf15_rx_0_xpm_cdc_handshake : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of bd_bf15_rx_0_xpm_cdc_handshake : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_bf15_rx_0_xpm_cdc_handshake : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_bf15_rx_0_xpm_cdc_handshake : entity is "HANDSHAKE";
end bd_bf15_rx_0_xpm_cdc_handshake;

architecture STRUCTURE of bd_bf15_rx_0_xpm_cdc_handshake is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__70\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__69\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is 2;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(1 downto 0) <= dest_hsdata_ff(1 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__31\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__30\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is 24;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[10]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[10]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[11]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[11]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[12]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[12]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[13]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[13]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[14]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[14]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[15]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[15]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[16]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[16]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[17]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[17]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[18]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[18]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[19]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[19]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[1]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[1]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[20]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[20]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[21]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[21]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[22]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[22]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[23]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[23]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[2]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[2]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[3]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[3]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[4]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[4]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[5]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[5]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[6]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[6]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[7]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[7]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[8]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[8]\ : label is "HANDSHAKE";
  attribute KEEP of \dest_hsdata_ff_reg[9]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[9]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(23 downto 0) <= dest_hsdata_ff(23 downto 0);
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(0),
      Q => dest_hsdata_ff(0),
      R => '0'
    );
\dest_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(10),
      Q => dest_hsdata_ff(10),
      R => '0'
    );
\dest_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(11),
      Q => dest_hsdata_ff(11),
      R => '0'
    );
\dest_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(12),
      Q => dest_hsdata_ff(12),
      R => '0'
    );
\dest_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(13),
      Q => dest_hsdata_ff(13),
      R => '0'
    );
\dest_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(14),
      Q => dest_hsdata_ff(14),
      R => '0'
    );
\dest_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(15),
      Q => dest_hsdata_ff(15),
      R => '0'
    );
\dest_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(16),
      Q => dest_hsdata_ff(16),
      R => '0'
    );
\dest_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(17),
      Q => dest_hsdata_ff(17),
      R => '0'
    );
\dest_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(18),
      Q => dest_hsdata_ff(18),
      R => '0'
    );
\dest_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(19),
      Q => dest_hsdata_ff(19),
      R => '0'
    );
\dest_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(1),
      Q => dest_hsdata_ff(1),
      R => '0'
    );
\dest_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(20),
      Q => dest_hsdata_ff(20),
      R => '0'
    );
\dest_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(21),
      Q => dest_hsdata_ff(21),
      R => '0'
    );
\dest_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(22),
      Q => dest_hsdata_ff(22),
      R => '0'
    );
\dest_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(23),
      Q => dest_hsdata_ff(23),
      R => '0'
    );
\dest_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(2),
      Q => dest_hsdata_ff(2),
      R => '0'
    );
\dest_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(3),
      Q => dest_hsdata_ff(3),
      R => '0'
    );
\dest_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(4),
      Q => dest_hsdata_ff(4),
      R => '0'
    );
\dest_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(5),
      Q => dest_hsdata_ff(5),
      R => '0'
    );
\dest_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(6),
      Q => dest_hsdata_ff(6),
      R => '0'
    );
\dest_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(7),
      Q => dest_hsdata_ff(7),
      R => '0'
    );
\dest_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(8),
      Q => dest_hsdata_ff(8),
      R => '0'
    );
\dest_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff(9),
      Q => dest_hsdata_ff(9),
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[23]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_sendd_ff,
      O => p_0_in
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(0),
      Q => src_hsdata_ff(0),
      R => '0'
    );
\src_hsdata_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(10),
      Q => src_hsdata_ff(10),
      R => '0'
    );
\src_hsdata_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(11),
      Q => src_hsdata_ff(11),
      R => '0'
    );
\src_hsdata_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(12),
      Q => src_hsdata_ff(12),
      R => '0'
    );
\src_hsdata_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(13),
      Q => src_hsdata_ff(13),
      R => '0'
    );
\src_hsdata_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(14),
      Q => src_hsdata_ff(14),
      R => '0'
    );
\src_hsdata_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(15),
      Q => src_hsdata_ff(15),
      R => '0'
    );
\src_hsdata_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(16),
      Q => src_hsdata_ff(16),
      R => '0'
    );
\src_hsdata_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(17),
      Q => src_hsdata_ff(17),
      R => '0'
    );
\src_hsdata_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(18),
      Q => src_hsdata_ff(18),
      R => '0'
    );
\src_hsdata_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(19),
      Q => src_hsdata_ff(19),
      R => '0'
    );
\src_hsdata_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(1),
      Q => src_hsdata_ff(1),
      R => '0'
    );
\src_hsdata_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(20),
      Q => src_hsdata_ff(20),
      R => '0'
    );
\src_hsdata_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(21),
      Q => src_hsdata_ff(21),
      R => '0'
    );
\src_hsdata_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(22),
      Q => src_hsdata_ff(22),
      R => '0'
    );
\src_hsdata_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(23),
      Q => src_hsdata_ff(23),
      R => '0'
    );
\src_hsdata_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(2),
      Q => src_hsdata_ff(2),
      R => '0'
    );
\src_hsdata_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(3),
      Q => src_hsdata_ff(3),
      R => '0'
    );
\src_hsdata_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(4),
      Q => src_hsdata_ff(4),
      R => '0'
    );
\src_hsdata_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(5),
      Q => src_hsdata_ff(5),
      R => '0'
    );
\src_hsdata_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(6),
      Q => src_hsdata_ff(6),
      R => '0'
    );
\src_hsdata_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(7),
      Q => src_hsdata_ff(7),
      R => '0'
    );
\src_hsdata_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(8),
      Q => src_hsdata_ff(8),
      R => '0'
    );
\src_hsdata_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => p_0_in,
      D => src_in(9),
      Q => src_hsdata_ff(9),
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__105\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__104\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__52\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__51\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__88\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__87\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__90\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__89\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__54\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__53\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__92\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__91\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__56\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__55\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__58\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__57\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__60\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__59\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__62\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__61\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__64\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__63\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__66\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__65\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__72\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__71\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__68\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__67\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__74\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__73\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__76\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__75\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__78\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__77\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__80\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__79\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__82\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__81\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__84\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__83\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    src_send : in STD_LOGIC;
    src_rcv : out STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_req : out STD_LOGIC;
    dest_ack : in STD_LOGIC
  );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "xpm_cdc_handshake";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 2;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ : entity is "HANDSHAKE";
end \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\ is
  signal dest_hsdata_en : STD_LOGIC;
  attribute DIRECT_ENABLE : boolean;
  attribute DIRECT_ENABLE of dest_hsdata_en : signal is std.standard.true;
  signal dest_hsdata_ff : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of dest_hsdata_ff : signal is "true";
  attribute xpm_cdc of dest_hsdata_ff : signal is "HANDSHAKE";
  signal dest_req_ff : STD_LOGIC;
  signal dest_req_nxt : STD_LOGIC;
  signal src_hsdata_ff : STD_LOGIC;
  signal \src_hsdata_ff[0]_i_1_n_0\ : STD_LOGIC;
  signal src_sendd_ff : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \dest_hsdata_ff_reg[0]\ : label is "yes";
  attribute XPM_CDC of \dest_hsdata_ff_reg[0]\ : label is "HANDSHAKE";
  attribute DEST_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_dest2src_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_dest2src_inst : label is 0;
  attribute VERSION of xpm_cdc_single_dest2src_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_dest2src_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_dest2src_inst : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_src2dest_inst : label is 0;
  attribute SRC_INPUT_REG of xpm_cdc_single_src2dest_inst : label is 0;
  attribute VERSION of xpm_cdc_single_src2dest_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_src2dest_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_src2dest_inst : label is "TRUE";
begin
  dest_out(0) <= dest_hsdata_ff;
\dest_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => dest_hsdata_en,
      D => src_hsdata_ff,
      Q => dest_hsdata_ff,
      R => '0'
    );
dest_req_ext_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_req_nxt,
      I1 => dest_req_ff,
      O => dest_hsdata_en
    );
dest_req_ext_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_hsdata_en,
      Q => dest_req,
      R => '0'
    );
dest_req_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_req_nxt,
      Q => dest_req_ff,
      R => '0'
    );
\src_hsdata_ff[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => src_hsdata_ff,
      I1 => src_sendd_ff,
      I2 => src_in(0),
      O => \src_hsdata_ff[0]_i_1_n_0\
    );
\src_hsdata_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => \src_hsdata_ff[0]_i_1_n_0\,
      Q => src_hsdata_ff,
      R => '0'
    );
src_sendd_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_send,
      Q => src_sendd_ff,
      R => '0'
    );
xpm_cdc_single_dest2src_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__86\
     port map (
      dest_clk => src_clk,
      dest_out => src_rcv,
      src_clk => dest_clk,
      src_in => dest_req_ff
    );
xpm_cdc_single_src2dest_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__85\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_req_nxt,
      src_clk => src_clk,
      src_in => src_sendd_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_xpm_cdc_pulse is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of bd_bf15_rx_0_xpm_cdc_pulse : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of bd_bf15_rx_0_xpm_cdc_pulse : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_xpm_cdc_pulse : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of bd_bf15_rx_0_xpm_cdc_pulse : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of bd_bf15_rx_0_xpm_cdc_pulse : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of bd_bf15_rx_0_xpm_cdc_pulse : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of bd_bf15_rx_0_xpm_cdc_pulse : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of bd_bf15_rx_0_xpm_cdc_pulse : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of bd_bf15_rx_0_xpm_cdc_pulse : entity is "PULSE";
end bd_bf15_rx_0_xpm_cdc_pulse;

architecture STRUCTURE of bd_bf15_rx_0_xpm_cdc_pulse is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair156";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.bd_bf15_rx_0_xpm_cdc_single
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ : entity is "PULSE";
end \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair112";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__32\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ : entity is "PULSE";
end \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair153";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__108\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ : entity is "PULSE";
end \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair154";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__109\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_pulse : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_rst : in STD_LOGIC;
    dest_rst : in STD_LOGIC;
    dest_pulse : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "xpm_cdc_pulse";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ : entity is "PULSE";
end \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\;

architecture STRUCTURE of \bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\ is
  signal dest_event_ff : STD_LOGIC;
  signal dest_event_ff_i_1_n_0 : STD_LOGIC;
  signal dest_sync_out : STD_LOGIC;
  signal src_in_ff : STD_LOGIC;
  signal src_level_ff : STD_LOGIC;
  signal src_level_nxt : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of dest_event_ff_i_1 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of dest_pulse_INST_0 : label is "soft_lutpair155";
  attribute DEST_SYNC_FF of xpm_cdc_single_inst : label is 2;
  attribute INIT_SYNC_FF of xpm_cdc_single_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_cdc_single_inst : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_cdc_single_inst : label is 0;
  attribute VERSION of xpm_cdc_single_inst : label is 0;
  attribute XPM_CDC of xpm_cdc_single_inst : label is "SINGLE";
  attribute XPM_MODULE of xpm_cdc_single_inst : label is "TRUE";
begin
dest_event_ff_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dest_sync_out,
      I1 => dest_rst,
      O => dest_event_ff_i_1_n_0
    );
dest_event_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => dest_event_ff_i_1_n_0,
      Q => dest_event_ff,
      R => '0'
    );
dest_pulse_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => dest_rst,
      I1 => dest_sync_out,
      I2 => dest_event_ff,
      O => dest_pulse
    );
src_in_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_pulse,
      Q => src_in_ff,
      R => src_rst
    );
src_level_ff_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => src_level_ff,
      I1 => src_in_ff,
      I2 => src_pulse,
      O => src_level_nxt
    );
src_level_ff_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => src_clk,
      CE => '1',
      D => src_level_nxt,
      Q => src_level_ff,
      R => src_rst
    );
xpm_cdc_single_inst: entity work.\bd_bf15_rx_0_xpm_cdc_single__110\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_sync_out,
      src_clk => src_clk,
      src_in => src_level_ff
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_blk_mem_gen_prim_width is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end bd_bf15_rx_0_blk_mem_gen_prim_width;

architecture STRUCTURE of bd_bf15_rx_0_blk_mem_gen_prim_width is
begin
\prim_noinit.ram\: entity work.bd_bf15_rx_0_blk_mem_gen_prim_wrapper
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(4 downto 0) => din(4 downto 0),
      dout(4 downto 0) => dout(4 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_clk_x_pntrs is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_clk_x_pntrs : entity is "clk_x_pntrs";
end bd_bf15_rx_0_clk_x_pntrs;

architecture STRUCTURE of bd_bf15_rx_0_clk_x_pntrs is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_25_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(1 downto 0) <= \^rd_pntr_wr\(1 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      I2 => ram_empty_i_i_2_n_0,
      I3 => ram_empty_fb_i_reg_0,
      I4 => ram_empty_i_i_4_n_0,
      I5 => \gc0.count_d1_reg[2]\,
      O => ram_empty_fb_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => \^wr_pntr_rd\(2),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^wr_pntr_rd\(1),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \gc0.count_d1_reg[4]\(3),
      I2 => \^wr_pntr_rd\(3),
      I3 => \gc0.count_d1_reg[4]\(4),
      O => ram_empty_i_i_4_n_0
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gic0.gc0.count_reg[3]\(0),
      I2 => ram_full_i_i_2_n_0,
      I3 => ram_full_fb_i_reg_0,
      I4 => \gic0.gc0.count_d1_reg[3]\,
      I5 => ram_full_i_i_5_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gic0.gc0.count_reg[3]\(3),
      I2 => p_25_out(2),
      I3 => \gic0.gc0.count_reg[3]\(2),
      I4 => \gic0.gc0.count_reg[3]\(1),
      I5 => p_25_out(1),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_25_out(2),
      I1 => \gic0.gc0.count_d1_reg[2]\(2),
      I2 => p_25_out(1),
      I3 => \gic0.gc0.count_d1_reg[2]\(1),
      I4 => \gic0.gc0.count_d1_reg[2]\(0),
      I5 => p_25_out(0),
      O => ram_full_i_i_5_n_0
    );
rd_pntr_cdc_inst: entity work.bd_bf15_rx_0_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 3) => \^rd_pntr_wr\(1 downto 0),
      dest_out_bin(2 downto 0) => p_25_out(2 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\bd_bf15_rx_0_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4) => \^wr_pntr_rd\(3),
      dest_out_bin(3) => p_24_out(3),
      dest_out_bin(2 downto 0) => \^wr_pntr_rd\(2 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_clk_x_pntrs__xdcDup__1\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    WR_PNTR_RD : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    RD_PNTR_WR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gic0.gc0.count_d1_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_clk : in STD_LOGIC;
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_clk_x_pntrs__xdcDup__1\ : entity is "clk_x_pntrs";
end \bd_bf15_rx_0_clk_x_pntrs__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_clk_x_pntrs__xdcDup__1\ is
  signal \^rd_pntr_wr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wr_pntr_rd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_24_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal p_25_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal ram_empty_i_i_2_n_0 : STD_LOGIC;
  signal ram_empty_i_i_4_n_0 : STD_LOGIC;
  signal ram_full_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_i_i_5_n_0 : STD_LOGIC;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of rd_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of rd_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of rd_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of rd_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of rd_pntr_cdc_inst : label is 0;
  attribute VERSION : integer;
  attribute VERSION of rd_pntr_cdc_inst : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of rd_pntr_cdc_inst : label is 5;
  attribute XPM_CDC : string;
  attribute XPM_CDC of rd_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of rd_pntr_cdc_inst : label is "TRUE";
  attribute DEST_SYNC_FF of wr_pntr_cdc_inst : label is 2;
  attribute INIT_SYNC_FF of wr_pntr_cdc_inst : label is 0;
  attribute REG_OUTPUT of wr_pntr_cdc_inst : label is 1;
  attribute SIM_ASSERT_CHK of wr_pntr_cdc_inst : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of wr_pntr_cdc_inst : label is 0;
  attribute VERSION of wr_pntr_cdc_inst : label is 0;
  attribute WIDTH of wr_pntr_cdc_inst : label is 5;
  attribute XPM_CDC of wr_pntr_cdc_inst : label is "GRAY";
  attribute XPM_MODULE of wr_pntr_cdc_inst : label is "TRUE";
begin
  RD_PNTR_WR(1 downto 0) <= \^rd_pntr_wr\(1 downto 0);
  WR_PNTR_RD(3 downto 0) <= \^wr_pntr_rd\(3 downto 0);
ram_empty_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => \^wr_pntr_rd\(0),
      I1 => Q(0),
      I2 => ram_empty_i_i_2_n_0,
      I3 => ram_empty_fb_i_reg_0,
      I4 => ram_empty_i_i_4_n_0,
      I5 => \gc0.count_d1_reg[2]\,
      O => ram_empty_fb_i_reg
    );
ram_empty_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => Q(3),
      I2 => \^wr_pntr_rd\(2),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \^wr_pntr_rd\(1),
      O => ram_empty_i_i_2_n_0
    );
ram_empty_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_24_out(3),
      I1 => \gc0.count_d1_reg[4]\(3),
      I2 => \^wr_pntr_rd\(3),
      I3 => \gc0.count_d1_reg[4]\(4),
      O => ram_empty_i_i_4_n_0
    );
ram_full_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF900090009000"
    )
        port map (
      I0 => p_25_out(0),
      I1 => \gic0.gc0.count_reg[3]\(0),
      I2 => ram_full_i_i_2_n_0,
      I3 => ram_full_fb_i_reg_0,
      I4 => \gic0.gc0.count_d1_reg[3]\,
      I5 => ram_full_i_i_5_n_0,
      O => ram_full_fb_i_reg
    );
ram_full_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rd_pntr_wr\(0),
      I1 => \gic0.gc0.count_reg[3]\(3),
      I2 => p_25_out(2),
      I3 => \gic0.gc0.count_reg[3]\(2),
      I4 => \gic0.gc0.count_reg[3]\(1),
      I5 => p_25_out(1),
      O => ram_full_i_i_2_n_0
    );
ram_full_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_25_out(2),
      I1 => \gic0.gc0.count_d1_reg[2]\(2),
      I2 => p_25_out(1),
      I3 => \gic0.gc0.count_d1_reg[2]\(1),
      I4 => \gic0.gc0.count_d1_reg[2]\(0),
      I5 => p_25_out(0),
      O => ram_full_i_i_5_n_0
    );
rd_pntr_cdc_inst: entity work.\bd_bf15_rx_0_xpm_cdc_gray__3\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(4 downto 3) => \^rd_pntr_wr\(1 downto 0),
      dest_out_bin(2 downto 0) => p_25_out(2 downto 0),
      src_clk => rd_clk,
      src_in_bin(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0)
    );
wr_pntr_cdc_inst: entity work.\bd_bf15_rx_0_xpm_cdc_gray__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(4) => \^wr_pntr_rd\(3),
      dest_out_bin(3) => p_24_out(3),
      dest_out_bin(2 downto 0) => \^wr_pntr_rd\(2 downto 0),
      src_clk => wr_clk,
      src_in_bin(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_dc_ss_fwft is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_dc_ss_fwft : entity is "dc_ss_fwft";
end bd_bf15_rx_0_dc_ss_fwft;

architecture STRUCTURE of bd_bf15_rx_0_dc_ss_fwft is
begin
dc: entity work.bd_bf15_rx_0_updn_cntr
     port map (
      E(0) => E(0),
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      \out\ => \out\,
      rd_en => rd_en,
      srst_full_ff_i => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_memory is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_memory : entity is "memory";
end bd_bf15_rx_0_memory;

architecture STRUCTURE of bd_bf15_rx_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_bf15_rx_0_dmem
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(11 downto 0) => dout_i(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_memory_15 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_memory_15 : entity is "memory";
end bd_bf15_rx_0_memory_15;

architecture STRUCTURE of bd_bf15_rx_0_memory_15 is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_bf15_rx_0_dmem_16
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(11 downto 0) => dout_i(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_memory_24 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_memory_24 : entity is "memory";
end bd_bf15_rx_0_memory_24;

architecture STRUCTURE of bd_bf15_rx_0_memory_24 is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_bf15_rx_0_dmem_25
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(11 downto 0) => dout_i(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_memory_33 is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_memory_33 : entity is "memory";
end bd_bf15_rx_0_memory_33;

architecture STRUCTURE of bd_bf15_rx_0_memory_33 is
  signal dout_i : STD_LOGIC_VECTOR ( 11 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.bd_bf15_rx_0_dmem_34
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \goreg_dm.dout_i_reg[11]\(11 downto 0) => dout_i(11 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gpregsm1.curr_fwft_state_reg[0]\(0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(0),
      Q => dout(0)
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(10),
      Q => dout(10)
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(11),
      Q => dout(11)
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(1),
      Q => dout(1)
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(2),
      Q => dout(2)
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(3),
      Q => dout(3)
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(4),
      Q => dout(4)
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(5),
      Q => dout(5)
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(6),
      Q => dout(6)
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(7),
      Q => dout(7)
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(8),
      Q => dout(8)
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \gpregsm1.curr_fwft_state_reg[1]\(0),
      CLR => AR(0),
      D => dout_i(9),
      Q => dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_memory__parameterized0\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gic0.gc0.count_d2_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_memory__parameterized0\ : entity is "memory";
end \bd_bf15_rx_0_memory__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_memory__parameterized0\ is
begin
\gdm.dm_gen.dm\: entity work.\bd_bf15_rx_0_dmem__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => \gic0.gc0.count_d2_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_memory__parameterized2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_clk : in STD_LOGIC;
    EN : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    count_d2 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_memory__parameterized2\ : entity is "memory";
end \bd_bf15_rx_0_memory__parameterized2\;

architecture STRUCTURE of \bd_bf15_rx_0_memory__parameterized2\ is
begin
\gdm.dm_gen.dm\: entity work.\bd_bf15_rx_0_dmem__parameterized1\
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      EN => EN,
      count_d2(4 downto 0) => count_d2(4 downto 0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc is
  port (
    crc_done : out STD_LOGIC;
    crc_start_d1 : out STD_LOGIC;
    \exp_crc_i_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ERR_FRAME_DATA[0].errframedata_reg[0]\ : out STD_LOGIC;
    \ERR_FRAME_DATA[0].errframedata_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aclk : in STD_LOGIC;
    crc_en : in STD_LOGIC;
    crc_start : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    crc_blk_sel : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rstn_i : in STD_LOGIC;
    \cur_lp_vc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    crc_start_d1_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \crc_p_value_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    core_men_r2c : in STD_LOGIC;
    crc_rst : in STD_LOGIC;
    lp_wc0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc : entity is "mipi_csi2_rx_ctrl_v1_0_6_crc";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc is
  signal \CSI_OPT1_OFF.crc_32b_i_n_4\ : STD_LOGIC;
  signal aresetn_d1 : STD_LOGIC;
  signal aresetn_d2 : STD_LOGIC;
  signal c_data : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal c_en : STD_LOGIC;
  signal \^crc_start_d1\ : STD_LOGIC;
  signal exp_crc_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^exp_crc_i_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rstart : STD_LOGIC;
begin
  crc_start_d1 <= \^crc_start_d1\;
  \exp_crc_i_reg[15]_0\(15 downto 0) <= \^exp_crc_i_reg[15]_0\(15 downto 0);
\CSI_OPT1_OFF.crc_32b_i\: entity work.bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_crc0
     port map (
      \ERR_FRAME_DATA[0].errframedata_reg[0]\ => \ERR_FRAME_DATA[0].errframedata_reg[0]\,
      \ERR_FRAME_DATA[0].errframedata_reg[0]_0\ => \ERR_FRAME_DATA[0].errframedata_reg[0]_0\,
      Q(15 downto 0) => c_data(31 downto 16),
      SR(0) => SR(0),
      aresetn_d1 => aresetn_d1,
      aresetn_d2 => aresetn_d2,
      \c_data_reg[0]\ => \^exp_crc_i_reg[15]_0\(0),
      \c_data_reg[15]\(12 downto 3) => \^exp_crc_i_reg[15]_0\(15 downto 6),
      \c_data_reg[15]\(2 downto 0) => \^exp_crc_i_reg[15]_0\(4 downto 2),
      \c_data_reg[1]\ => \^exp_crc_i_reg[15]_0\(1),
      \c_data_reg[5]\ => \^exp_crc_i_reg[15]_0\(5),
      c_en => c_en,
      core_men_r2c => core_men_r2c,
      crc_blk_sel(3 downto 0) => crc_blk_sel(3 downto 0),
      crc_rst => crc_rst,
      crc_start_d1 => \^crc_start_d1\,
      \cur_lp_vc_reg[1]\(0) => \cur_lp_vc_reg[1]\(0),
      dout(15 downto 0) => dout(15 downto 0),
      \exp_crc_i_reg[15]\(15 downto 0) => exp_crc_i(15 downto 0),
      lp_wc0 => lp_wc0,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      reg_status(0) => reg_status(0),
      rstart => rstart,
      rstart_reg => crc_done,
      rstart_reg_0 => \CSI_OPT1_OFF.crc_32b_i_n_4\,
      rstn_i => rstn_i
    );
aresetn_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => m_axis_aresetn,
      Q => aresetn_d1,
      R => '0'
    );
aresetn_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => aresetn_d1,
      Q => aresetn_d2,
      R => SR(0)
    );
\c_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(0),
      Q => \^exp_crc_i_reg[15]_0\(0),
      R => SR(0)
    );
\c_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(10),
      Q => \^exp_crc_i_reg[15]_0\(10),
      R => SR(0)
    );
\c_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(11),
      Q => \^exp_crc_i_reg[15]_0\(11),
      R => SR(0)
    );
\c_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(12),
      Q => \^exp_crc_i_reg[15]_0\(12),
      R => SR(0)
    );
\c_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(13),
      Q => \^exp_crc_i_reg[15]_0\(13),
      R => SR(0)
    );
\c_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(14),
      Q => \^exp_crc_i_reg[15]_0\(14),
      R => SR(0)
    );
\c_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(15),
      Q => \^exp_crc_i_reg[15]_0\(15),
      R => SR(0)
    );
\c_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(16),
      Q => c_data(16),
      R => SR(0)
    );
\c_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(17),
      Q => c_data(17),
      R => SR(0)
    );
\c_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(18),
      Q => c_data(18),
      R => SR(0)
    );
\c_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(19),
      Q => c_data(19),
      R => SR(0)
    );
\c_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(1),
      Q => \^exp_crc_i_reg[15]_0\(1),
      R => SR(0)
    );
\c_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(20),
      Q => c_data(20),
      R => SR(0)
    );
\c_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(21),
      Q => c_data(21),
      R => SR(0)
    );
\c_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(22),
      Q => c_data(22),
      R => SR(0)
    );
\c_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(23),
      Q => c_data(23),
      R => SR(0)
    );
\c_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(24),
      Q => c_data(24),
      R => SR(0)
    );
\c_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(25),
      Q => c_data(25),
      R => SR(0)
    );
\c_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(26),
      Q => c_data(26),
      R => SR(0)
    );
\c_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(27),
      Q => c_data(27),
      R => SR(0)
    );
\c_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(28),
      Q => c_data(28),
      R => SR(0)
    );
\c_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(29),
      Q => c_data(29),
      R => SR(0)
    );
\c_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(2),
      Q => \^exp_crc_i_reg[15]_0\(2),
      R => SR(0)
    );
\c_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(30),
      Q => c_data(30),
      R => SR(0)
    );
\c_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(31),
      Q => c_data(31),
      R => SR(0)
    );
\c_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(3),
      Q => \^exp_crc_i_reg[15]_0\(3),
      R => SR(0)
    );
\c_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(4),
      Q => \^exp_crc_i_reg[15]_0\(4),
      R => SR(0)
    );
\c_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(5),
      Q => \^exp_crc_i_reg[15]_0\(5),
      R => SR(0)
    );
\c_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(6),
      Q => \^exp_crc_i_reg[15]_0\(6),
      R => SR(0)
    );
\c_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(7),
      Q => \^exp_crc_i_reg[15]_0\(7),
      R => SR(0)
    );
\c_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(8),
      Q => \^exp_crc_i_reg[15]_0\(8),
      R => SR(0)
    );
\c_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => dout(9),
      Q => \^exp_crc_i_reg[15]_0\(9),
      R => SR(0)
    );
c_en_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_en,
      Q => c_en,
      R => SR(0)
    );
crc_start_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => crc_start,
      Q => \^crc_start_d1\,
      R => SR(0)
    );
\data_p_strb_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(0),
      Q => Q(0),
      S => SR(0)
    );
\data_p_strb_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => m_axis_aclk,
      CE => E(0),
      D => D(1),
      Q => Q(1),
      S => SR(0)
    );
\exp_crc_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(0),
      Q => exp_crc_i(0),
      R => SR(0)
    );
\exp_crc_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(10),
      Q => exp_crc_i(10),
      R => SR(0)
    );
\exp_crc_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(11),
      Q => exp_crc_i(11),
      R => SR(0)
    );
\exp_crc_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(12),
      Q => exp_crc_i(12),
      R => SR(0)
    );
\exp_crc_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(13),
      Q => exp_crc_i(13),
      R => SR(0)
    );
\exp_crc_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(14),
      Q => exp_crc_i(14),
      R => SR(0)
    );
\exp_crc_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(15),
      Q => exp_crc_i(15),
      R => SR(0)
    );
\exp_crc_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(1),
      Q => exp_crc_i(1),
      R => SR(0)
    );
\exp_crc_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(2),
      Q => exp_crc_i(2),
      R => SR(0)
    );
\exp_crc_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(3),
      Q => exp_crc_i(3),
      R => SR(0)
    );
\exp_crc_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(4),
      Q => exp_crc_i(4),
      R => SR(0)
    );
\exp_crc_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(5),
      Q => exp_crc_i(5),
      R => SR(0)
    );
\exp_crc_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(6),
      Q => exp_crc_i(6),
      R => SR(0)
    );
\exp_crc_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(0),
      D => \crc_p_value_reg[15]\(7),
      Q => exp_crc_i(7),
      R => SR(0)
    );
\exp_crc_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(8),
      Q => exp_crc_i(8),
      R => SR(0)
    );
\exp_crc_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => crc_start_d1_reg_0(1),
      D => \crc_p_value_reg[15]\(9),
      Q => exp_crc_i(9),
      R => SR(0)
    );
rstart_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => \CSI_OPT1_OFF.crc_32b_i_n_4\,
      Q => rstart,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_logic is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_logic : entity is "rd_logic";
end bd_bf15_rx_0_rd_logic;

architecture STRUCTURE of bd_bf15_rx_0_rd_logic is
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.bd_bf15_rx_0_rd_fwft
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_bf15_rx_0_rd_status_flags_ss
     port map (
      AR(0) => AR(0),
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.bd_bf15_rx_0_rd_bin_cntr
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_logic_13 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_logic_13 : entity is "rd_logic";
end bd_bf15_rx_0_rd_logic_13;

architecture STRUCTURE of bd_bf15_rx_0_rd_logic_13 is
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.bd_bf15_rx_0_rd_fwft_19
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_bf15_rx_0_rd_status_flags_ss_20
     port map (
      AR(0) => AR(0),
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.bd_bf15_rx_0_rd_bin_cntr_21
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_logic_22 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_logic_22 : entity is "rd_logic";
end bd_bf15_rx_0_rd_logic_22;

architecture STRUCTURE of bd_bf15_rx_0_rd_logic_22 is
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.bd_bf15_rx_0_rd_fwft_28
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_bf15_rx_0_rd_status_flags_ss_29
     port map (
      AR(0) => AR(0),
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.bd_bf15_rx_0_rd_bin_cntr_30
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_rd_logic_31 is
  port (
    \out\ : out STD_LOGIC;
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_rd_logic_31 : entity is "rd_logic";
end bd_bf15_rx_0_rd_logic_31;

architecture STRUCTURE of bd_bf15_rx_0_rd_logic_31 is
  signal \^gc0.count_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
begin
  \gc0.count_reg[3]\(0) <= \^gc0.count_reg[3]\(0);
  \out\ <= \^out\;
\gr1.gr1_int.rfwft\: entity work.bd_bf15_rx_0_rd_fwft_37
     port map (
      AR(0) => AR(0),
      E(0) => E(0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => \^gc0.count_reg[3]\(0),
      \goreg_dm.dout_i_reg[11]\(0) => \goreg_dm.dout_i_reg[11]\(0),
      \out\ => \^out\,
      rd_en => rd_en
    );
\grss.rsts\: entity work.bd_bf15_rx_0_rd_status_flags_ss_38
     port map (
      AR(0) => AR(0),
      clk => clk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.bd_bf15_rx_0_rd_bin_cntr_39
     port map (
      AR(0) => AR(0),
      E(0) => \^gc0.count_reg[3]\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gpr1.dout_i_reg[1]\(3 downto 0) => \gpr1.dout_i_reg[1]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_rd_logic__parameterized0\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \bd_bf15_rx_0_rd_logic__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_rd_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gras.rsts\: entity work.bd_bf15_rx_0_rd_status_flags_as
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(4),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      empty => empty,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\bd_bf15_rx_0_rd_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4) => rd_pntr_plus1(4),
      Q(3 downto 0) => Q(3 downto 0),
      WR_PNTR_RD(2 downto 0) => WR_PNTR_RD(2 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      rd_clk => rd_clk,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_rd_logic__parameterized0_7\ is
  port (
    empty : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : out STD_LOGIC;
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rd_en : in STD_LOGIC;
    WR_PNTR_RD : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_rd_logic__parameterized0_7\ : entity is "rd_logic";
end \bd_bf15_rx_0_rd_logic__parameterized0_7\;

architecture STRUCTURE of \bd_bf15_rx_0_rd_logic__parameterized0_7\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gras.rsts\: entity work.bd_bf15_rx_0_rd_status_flags_as_11
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => rd_pntr_plus1(4),
      WR_PNTR_RD(0) => WR_PNTR_RD(3),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      empty => empty,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg_0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rpntr: entity work.\bd_bf15_rx_0_rd_bin_cntr__parameterized0_12\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4) => rd_pntr_plus1(4),
      Q(3 downto 0) => Q(3 downto 0),
      WR_PNTR_RD(2 downto 0) => WR_PNTR_RD(2 downto 0),
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      rd_clk => rd_clk,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[0]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[2]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[4]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[10]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \bd_bf15_rx_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_rd_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\bd_bf15_rx_0_compare__parameterized1_5\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gcc0.gc1.gsym.count_d2_reg[0]\ => \gcc0.gc1.gsym.count_d2_reg[0]\,
      \gcc0.gc1.gsym.count_d2_reg[10]\ => \gcc0.gc1.gsym.count_d2_reg[10]\,
      \gcc0.gc1.gsym.count_d2_reg[2]\ => \gcc0.gc1.gsym.count_d2_reg[2]\,
      \gcc0.gc1.gsym.count_d2_reg[4]\ => \gcc0.gc1.gsym.count_d2_reg[4]\,
      \gcc0.gc1.gsym.count_d2_reg[6]\ => \gcc0.gc1.gsym.count_d2_reg[6]\,
      \gcc0.gc1.gsym.count_d2_reg[8]\ => \gcc0.gc1.gsym.count_d2_reg[8]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      wr_en => wr_en
    );
c2: entity work.\bd_bf15_rx_0_compare__parameterized1_6\
     port map (
      comp1 => comp1,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      S => srst_full_ff_i
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      S => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_reset_blk_ramfifo is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end bd_bf15_rx_0_reset_blk_ramfifo;

architecture STRUCTURE of bd_bf15_rx_0_reset_blk_ramfifo is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_wr_reg2,
      I1 => sckt_wr_rst_cc(1),
      I2 => sckt_wr_rst_cc(0),
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_async_rst__8\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(3),
      I1 => sckt_wr_rst_cc(2),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_reset_blk_ramfifo__parameterized0\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \bd_bf15_rx_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_reset_blk_ramfifo__parameterized0\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \syncstages_ff_reg[0]\(0) <= \^syncstages_ff_reg[0]\(0);
  wr_rst_busy <= \^wr_rst_busy\;
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.bd_bf15_rx_0_xpm_cdc_async_rst
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^syncstages_ff_reg[0]\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => rd_rst_wr_ext(2),
      I4 => rd_rst_wr_ext(3),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized0\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized0__4\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_async_rst__11\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \bd_bf15_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dest_out : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\ : STD_LOGIC;
  signal rd_rst_wr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_rd_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_rd_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_rd_reg2 : signal is "true";
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_rd_rst_wr : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_rst_busy\ : STD_LOGIC;
  signal wr_rst_rd_ext : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\ : label is "TRUE";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 4;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute SRC_INPUT_REG of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "SINGLE";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\ : label is "TRUE";
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
  AR(0) <= \^ar\(0);
  \syncstages_ff_reg[0]\(0) <= \^syncstages_ff_reg[0]\(0);
  wr_rst_busy <= \^wr_rst_busy\;
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => sckt_rd_rst_wr,
      Q => rd_rst_wr_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(0),
      Q => rd_rst_wr_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(1),
      Q => rd_rst_wr_ext(2)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      CLR => rst_wr_reg2,
      D => rd_rst_wr_ext(2),
      Q => rd_rst_wr_ext(3)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_async_rst__10\
     port map (
      dest_arst => rst_rd_reg2,
      dest_clk => rd_clk,
      src_arst => rst
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^syncstages_ff_reg[0]\(0),
      I1 => wr_rst_rd_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_i_1_n_0\,
      PRE => rst_rd_reg2,
      Q => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^ar\(0),
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA20AAAA"
    )
        port map (
      I0 => \^wr_rst_busy\,
      I1 => rd_rst_wr_ext(0),
      I2 => rd_rst_wr_ext(1),
      I3 => rd_rst_wr_ext(2),
      I4 => rd_rst_wr_ext(3),
      O => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg\: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_i_1_n_0\,
      PRE => rst_wr_reg2,
      Q => \^wr_rst_busy\
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => dest_out,
      Q => wr_rst_rd_ext(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      CLR => rst_rd_reg2,
      D => wr_rst_rd_ext(0),
      Q => wr_rst_rd_ext(1)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized0__3\
     port map (
      dest_clk => wr_clk,
      dest_out => sckt_rd_rst_wr,
      src_clk => rd_clk,
      src_in => \^syncstages_ff_reg[0]\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd\: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out => dest_out,
      src_clk => wr_clk,
      src_in => \^ar\(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_async_rst__9\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => wr_clk,
      src_arst => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_reset_blk_ramfifo__parameterized1\ is
  port (
    wr_rst_reg_reg : out STD_LOGIC;
    srst_full_ff_i : out STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_reset_blk_ramfifo__parameterized1\ : entity is "reset_blk_ramfifo";
end \bd_bf15_rx_0_reset_blk_ramfifo__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_reset_blk_ramfifo__parameterized1\ is
begin
\g8serrst.usrst_inst\: entity work.bd_bf15_rx_0_bram_fifo_rstlogic
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg_0 => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__1\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_wr_reg2,
      I1 => sckt_wr_rst_cc(1),
      I2 => sckt_wr_rst_cc(0),
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_async_rst__5\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(3),
      I1 => sckt_wr_rst_cc(2),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__2\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__2\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_wr_reg2,
      I1 => sckt_wr_rst_cc(1),
      I2 => sckt_wr_rst_cc(0),
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_async_rst__6\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(3),
      I1 => sckt_wr_rst_cc(2),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__3\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__3\ is
  signal rst_wr_reg2 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_wr_reg2 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_wr_reg2 : signal is "true";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "1'b1";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 1;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\ : label is "TRUE";
begin
\goreg_dm.dout_i[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_wr_reg2,
      I1 => sckt_wr_rst_cc(1),
      I2 => sckt_wr_rst_cc(0),
      O => AR(0)
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => rst_wr_reg2,
      Q => sckt_wr_rst_cc(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(0),
      Q => sckt_wr_rst_cc(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst\: entity work.\bd_bf15_rx_0_xpm_cdc_async_rst__7\
     port map (
      dest_arst => rst_wr_reg2,
      dest_clk => clk,
      src_arst => rst
    );
rd_rst_busy_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(3),
      I1 => sckt_wr_rst_cc(2),
      I2 => sckt_wr_rst_cc(0),
      I3 => sckt_wr_rst_cc(1),
      I4 => rst_wr_reg2,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_logic is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_logic : entity is "wr_logic";
end bd_bf15_rx_0_wr_logic;

architecture STRUCTURE of bd_bf15_rx_0_wr_logic is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_bf15_rx_0_wr_status_flags_ss
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_bf15_rx_0_wr_bin_cntr
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \gwss.wsts_n_0\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_logic_14 is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_logic_14 : entity is "wr_logic";
end bd_bf15_rx_0_wr_logic_14;

architecture STRUCTURE of bd_bf15_rx_0_wr_logic_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_bf15_rx_0_wr_status_flags_ss_17
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_bf15_rx_0_wr_bin_cntr_18
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \gwss.wsts_n_0\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_logic_23 is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_logic_23 : entity is "wr_logic";
end bd_bf15_rx_0_wr_logic_23;

architecture STRUCTURE of bd_bf15_rx_0_wr_logic_23 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_bf15_rx_0_wr_status_flags_ss_26
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_bf15_rx_0_wr_bin_cntr_27
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \gwss.wsts_n_0\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_wr_logic_32 is
  port (
    full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_wr_logic_32 : entity is "wr_logic";
end bd_bf15_rx_0_wr_logic_32;

architecture STRUCTURE of bd_bf15_rx_0_wr_logic_32 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts_n_0\ : STD_LOGIC;
  signal ram_full_comb : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gwss.wsts\: entity work.bd_bf15_rx_0_wr_status_flags_ss_35
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      clk => clk,
      full => full,
      \out\ => \gwss.wsts_n_0\,
      ram_full_comb => ram_full_comb,
      wr_en => wr_en
    );
wpntr: entity work.bd_bf15_rx_0_wr_bin_cntr_36
     port map (
      AS(0) => AS(0),
      E(0) => \^e\(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk => clk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \out\ => \out\,
      ram_empty_fb_i_reg(0) => ram_empty_fb_i_reg(0),
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_comb => ram_full_comb,
      ram_full_fb_i_reg => \gwss.wsts_n_0\,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_wr_logic__parameterized0\ is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \bd_bf15_rx_0_wr_logic__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_wr_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.bd_bf15_rx_0_wr_status_flags_as
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(4),
      RD_PNTR_WR(0) => RD_PNTR_WR(1),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      full => full,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\bd_bf15_rx_0_wr_bin_cntr__parameterized0\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4) => wr_pntr_plus2(4),
      Q(3 downto 0) => Q(3 downto 0),
      RD_PNTR_WR(1 downto 0) => RD_PNTR_WR(1 downto 0),
      \gic0.gc0.count_d2_reg[2]_0\(2 downto 0) => \gic0.gc0.count_d2_reg[2]\(2 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_wr_logic__parameterized0_8\ is
  port (
    full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : out STD_LOGIC;
    \gic0.gc0.count_d2_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \src_gray_ff_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \dest_out_bin_ff_reg[0]\ : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_en : in STD_LOGIC;
    RD_PNTR_WR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_wr_logic__parameterized0_8\ : entity is "wr_logic";
end \bd_bf15_rx_0_wr_logic__parameterized0_8\;

architecture STRUCTURE of \bd_bf15_rx_0_wr_logic__parameterized0_8\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 4 to 4 );
begin
  E(0) <= \^e\(0);
\gwas.wsts\: entity work.bd_bf15_rx_0_wr_status_flags_as_9
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(0) => wr_pntr_plus2(4),
      RD_PNTR_WR(0) => RD_PNTR_WR(1),
      \dest_out_bin_ff_reg[0]\ => \dest_out_bin_ff_reg[0]\,
      full => full,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg,
      wr_clk => wr_clk,
      wr_en => wr_en
    );
wpntr: entity work.\bd_bf15_rx_0_wr_bin_cntr__parameterized0_10\
     port map (
      AR(0) => AR(0),
      E(0) => \^e\(0),
      Q(4) => wr_pntr_plus2(4),
      Q(3 downto 0) => Q(3 downto 0),
      RD_PNTR_WR(1 downto 0) => RD_PNTR_WR(1 downto 0),
      \gic0.gc0.count_d2_reg[2]_0\(2 downto 0) => \gic0.gc0.count_d2_reg[2]\(2 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      \src_gray_ff_reg[4]\(4 downto 0) => \src_gray_ff_reg[4]\(4 downto 0),
      wr_clk => wr_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    p_7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \bd_bf15_rx_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_wr_status_flags_ss__parameterized0\ is
  signal c1_n_1 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \gaf.c2_n_0\ : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of \gaf.gaf0.ram_afull_i_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gaf.gaf0.ram_afull_i_reg\ : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \gaf.gaf0.ram_afull_i_reg\ : label is "no";
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  almost_full <= ram_afull_i;
  full <= ram_full_i;
  \out\ <= ram_full_fb_i;
\DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_en,
      I1 => ram_full_fb_i,
      O => E(0)
    );
c0: entity work.\bd_bf15_rx_0_compare__parameterized1\
     port map (
      comp0 => comp0,
      v1_reg(5 downto 0) => v1_reg(5 downto 0)
    );
c1: entity work.\bd_bf15_rx_0_compare__parameterized1_3\
     port map (
      comp0 => comp0,
      comp1 => comp1,
      \out\ => ram_full_fb_i,
      p_7_out => p_7_out,
      ram_full_fb_i_reg => c1_n_1,
      v1_reg_0(5 downto 0) => v1_reg_0(5 downto 0),
      wr_en => wr_en
    );
\gaf.c2\: entity work.\bd_bf15_rx_0_compare__parameterized1_4\
     port map (
      almost_full => ram_afull_i,
      comp1 => comp1,
      \gaf.gaf0.ram_afull_i_reg\ => \gaf.c2_n_0\,
      \out\ => ram_full_fb_i,
      p_7_out => p_7_out,
      v1_reg_1(5 downto 0) => v1_reg_1(5 downto 0),
      wr_en => wr_en
    );
\gaf.gaf0.ram_afull_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \gaf.c2_n_0\,
      Q => ram_afull_i,
      R => srst_full_ff_i
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_1,
      Q => ram_full_fb_i,
      R => srst_full_ff_i
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => c1_n_1,
      Q => ram_full_i,
      R => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_blk_mem_gen_generic_cstr is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end bd_bf15_rx_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of bd_bf15_rx_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.bd_bf15_rx_0_blk_mem_gen_prim_width
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[1].ram.r\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(17 downto 9),
      dout(8 downto 0) => dout(17 downto 9),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[2].ram.r\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(26 downto 18),
      dout(8 downto 0) => dout(26 downto 18),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[3].ram.r\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(35 downto 27),
      dout(8 downto 0) => dout(35 downto 27),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[4].ram.r\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(44 downto 36),
      dout(8 downto 0) => dout(44 downto 36),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[5].ram.r\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(53 downto 45),
      dout(8 downto 0) => dout(53 downto 45),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[6].ram.r\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(8 downto 0) => din(62 downto 54),
      dout(8 downto 0) => dout(62 downto 54),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
\ramloop[7].ram.r\: entity work.\bd_bf15_rx_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(4 downto 0) => din(67 downto 63),
      dout(4 downto 0) => dout(67 downto 63),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_fifo_generator_ramfifo is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end bd_bf15_rx_0_fifo_generator_ramfifo;

architecture STRUCTURE of bd_bf15_rx_0_fifo_generator_ramfifo is
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_bf15_rx_0_rd_logic
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_bf15_rx_0_wr_logic
     port map (
      AS(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_bf15_rx_0_memory
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.bd_bf15_rx_0_reset_blk_ramfifo
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized0\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_7\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  AR(0) <= \^ar\(0);
\gntv_or_sync_fifo.gcx.clkx\: entity work.\bd_bf15_rx_0_clk_x_pntrs__xdcDup__1\
     port map (
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      RD_PNTR_WR(1 downto 0) => p_25_out(4 downto 3),
      WR_PNTR_RD(3) => p_24_out(4),
      WR_PNTR_RD(2 downto 0) => p_24_out(2 downto 0),
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d1_reg[2]\(2 downto 0) => p_14_out(2 downto 0),
      \gic0.gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \gic0.gc0.count_reg[3]\(3 downto 0) => wr_pntr_plus2(3 downto 0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_12\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\bd_bf15_rx_0_rd_logic__parameterized0_7\
     port map (
      AR(0) => \^ar\(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      WR_PNTR_RD(3) => p_24_out(4),
      WR_PNTR_RD(2 downto 0) => p_24_out(2 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      empty => empty,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_6\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_12\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\bd_bf15_rx_0_wr_logic__parameterized0_8\
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(3 downto 0) => wr_pntr_plus2(3 downto 0),
      RD_PNTR_WR(1 downto 0) => p_25_out(4 downto 3),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      full => full,
      \gic0.gc0.count_d2_reg[2]\(2 downto 0) => p_14_out(2 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\bd_bf15_rx_0_memory__parameterized0\
     port map (
      AR(0) => \^ar\(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      EN => p_20_out,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\bd_bf15_rx_0_reset_blk_ramfifo__parameterized0__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      rd_clk => rd_clk,
      rst => rst,
      \syncstages_ff_reg[0]\(0) => \^ar\(0),
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized2\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gntv_or_sync_fifo.gcx.clkx_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gcx.clkx_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_12\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_6\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_7\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_14_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_24_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_25_out : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
  signal wr_pntr_plus2 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  AR(0) <= \^ar\(0);
\gntv_or_sync_fifo.gcx.clkx\: entity work.bd_bf15_rx_0_clk_x_pntrs
     port map (
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      RD_PNTR_WR(1 downto 0) => p_25_out(4 downto 3),
      WR_PNTR_RD(3) => p_24_out(4),
      WR_PNTR_RD(2 downto 0) => p_24_out(2 downto 0),
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_6\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gic0.gc0.count_d1_reg[2]\(2 downto 0) => p_14_out(2 downto 0),
      \gic0.gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \gic0.gc0.count_d2_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      \gic0.gc0.count_reg[3]\(3 downto 0) => wr_pntr_plus2(3 downto 0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_12\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
\gntv_or_sync_fifo.gl0.rd\: entity work.\bd_bf15_rx_0_rd_logic__parameterized0\
     port map (
      AR(0) => \^ar\(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      WR_PNTR_RD(3) => p_24_out(4),
      WR_PNTR_RD(2 downto 0) => p_24_out(2 downto 0),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_0\,
      empty => empty,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_6\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_12\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \src_gray_ff_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\bd_bf15_rx_0_wr_logic__parameterized0\
     port map (
      AR(0) => rstblk_n_0,
      E(0) => p_20_out,
      Q(3 downto 0) => wr_pntr_plus2(3 downto 0),
      RD_PNTR_WR(1 downto 0) => p_25_out(4 downto 3),
      \dest_out_bin_ff_reg[0]\ => \gntv_or_sync_fifo.gcx.clkx_n_5\,
      full => full,
      \gic0.gc0.count_d2_reg[2]\(2 downto 0) => p_14_out(2 downto 0),
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_7\,
      \src_gray_ff_reg[4]\(4 downto 0) => p_13_out(4 downto 0),
      wr_clk => wr_clk,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\bd_bf15_rx_0_memory__parameterized2\
     port map (
      AR(0) => \^ar\(0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      EN => p_20_out,
      count_d2(4 downto 0) => p_13_out(4 downto 0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      rd_clk => rd_clk,
      wr_clk => wr_clk
    );
rstblk: entity work.\bd_bf15_rx_0_reset_blk_ramfifo__parameterized0\
     port map (
      AR(0) => rstblk_n_0,
      rd_clk => rd_clk,
      rst => rst,
      \syncstages_ff_reg[0]\(0) => \^ar\(0),
      wr_clk => wr_clk,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__1\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_bf15_rx_0_rd_logic_31
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_bf15_rx_0_wr_logic_32
     port map (
      AS(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_bf15_rx_0_memory_33
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.\bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__2\ : entity is "fifo_generator_ramfifo";
end \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__2\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_bf15_rx_0_rd_logic_22
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_bf15_rx_0_wr_logic_23
     port map (
      AS(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_bf15_rx_0_memory_24
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.\bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__2\
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__3\ : entity is "fifo_generator_ramfifo";
end \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__3\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__3\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_6_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rstblk_n_0 : STD_LOGIC;
begin
\gntv_or_sync_fifo.gl0.rd\: entity work.bd_bf15_rx_0_rd_logic_13
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(3 downto 0) => rd_pntr_plus1(3 downto 0),
      clk => clk,
      empty => empty,
      \gc0.count_reg[3]\(0) => p_8_out,
      \goreg_dm.dout_i_reg[11]\(0) => p_6_out,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      rd_en => rd_en
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.bd_bf15_rx_0_wr_logic_14
     port map (
      AS(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      full => full,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \out\ => p_2_out,
      ram_empty_fb_i_reg(0) => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.bd_bf15_rx_0_memory_15
     port map (
      AR(0) => rstblk_n_0,
      E(0) => \gntv_or_sync_fifo.gl0.wr_n_1\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => p_6_out
    );
rstblk: entity work.\bd_bf15_rx_0_reset_blk_ramfifo__xdcDup__3\
     port map (
      AR(0) => rstblk_n_0,
      clk => clk,
      rst => rst,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_isr_cdc is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dest_pulse : out STD_LOGIC;
    lx_info_all : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    isr_0 : out STD_LOGIC;
    p_0_in19_in : out STD_LOGIC;
    p_0_in14_in : out STD_LOGIC;
    p_0_in13_in : out STD_LOGIC;
    p_0_in12_in : out STD_LOGIC;
    p_0_in11_in : out STD_LOGIC;
    p_0_in10_in : out STD_LOGIC;
    p_0_in9_in : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    interrupt : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \isr_i_reg[31]_0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    interrupt_0 : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wc_err : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    dl0_errcontrol : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl0_rxulpmesc : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl1_rxulpmesc : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl2_errcontrol : in STD_LOGIC;
    dl2_erresc : in STD_LOGIC;
    dl2_rxulpmesc : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl3_errcontrol : in STD_LOGIC;
    dl3_erresc : in STD_LOGIC;
    dl3_rxulpmesc : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    cl_rxulpsclknot : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    \gpr1.dout_i_reg[39]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \core_config_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prot_config_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \isr_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 21 downto 0 );
    wr2_isr : in STD_LOGIC;
    \ier_reg[31]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \core_config_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_aresetn : in STD_LOGIC;
    \errframedata_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ERR_FRAME_DATA[0].errframedata_reg[0]\ : in STD_LOGIC;
    \ERR_FRAME_DATA[1].errframedata_reg[1]\ : in STD_LOGIC;
    \ERR_FRAME_DATA[2].errframedata_reg[2]\ : in STD_LOGIC;
    p_0_in_0 : in STD_LOGIC;
    di_not_supported_i : in STD_LOGIC;
    diwc_valid : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    pkt_valid : in STD_LOGIC;
    phecc_done : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_isr_cdc : entity is "mipi_csi2_rx_ctrl_v1_0_6_isr_cdc";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_isr_cdc;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_isr_cdc is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \HSC2R_CDC[0].hsc2r_send_reg_n_0_[0]\ : STD_LOGIC;
  signal \HSC2R_CDC[10].hsc2r_send_reg_n_0_[10]\ : STD_LOGIC;
  signal \HSC2R_CDC[11].hsc2r_send_reg_n_0_[11]\ : STD_LOGIC;
  signal \HSC2R_CDC[12].hsc2r_send_reg_n_0_[12]\ : STD_LOGIC;
  signal \HSC2R_CDC[13].hsc2r_send_reg_n_0_[13]\ : STD_LOGIC;
  signal \HSC2R_CDC[14].hsc2r_send_reg_n_0_[14]\ : STD_LOGIC;
  signal \HSC2R_CDC[15].hsc2r_send_reg_n_0_[15]\ : STD_LOGIC;
  signal \HSC2R_CDC[16].hsc2r_send_reg_n_0_[16]\ : STD_LOGIC;
  signal \HSC2R_CDC[17].hsc2r_send_reg_n_0_[17]\ : STD_LOGIC;
  signal \HSC2R_CDC[18].hsc2r_send_reg_n_0_[18]\ : STD_LOGIC;
  signal \HSC2R_CDC[19].hsc2r_send_reg_n_0_[19]\ : STD_LOGIC;
  signal \HSC2R_CDC[1].hsc2r_send_reg_n_0_[1]\ : STD_LOGIC;
  signal \HSC2R_CDC[20].hsc2r_send_reg_n_0_[20]\ : STD_LOGIC;
  signal \HSC2R_CDC[2].hsc2r_send_reg_n_0_[2]\ : STD_LOGIC;
  signal \HSC2R_CDC[3].hsc2r_send_reg_n_0_[3]\ : STD_LOGIC;
  signal \HSC2R_CDC[4].hsc2r_send_reg_n_0_[4]\ : STD_LOGIC;
  signal \HSC2R_CDC[5].hsc2r_send_reg_n_0_[5]\ : STD_LOGIC;
  signal \HSC2R_CDC[6].hsc2r_send_reg_n_0_[6]\ : STD_LOGIC;
  signal \HSC2R_CDC[7].hsc2r_send_reg_n_0_[7]\ : STD_LOGIC;
  signal \HSC2R_CDC[8].hsc2r_send_reg_n_0_[8]\ : STD_LOGIC;
  signal \HSC2R_CDC[9].hsc2r_send_reg_n_0_[9]\ : STD_LOGIC;
  signal \^dest_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dest_pulse\ : STD_LOGIC;
  signal ecc_rcv : STD_LOGIC;
  signal ecc_send : STD_LOGIC;
  signal ecc_send_i_1_n_0 : STD_LOGIC;
  signal ecc_vld : STD_LOGIC;
  signal ecc_vld_i : STD_LOGIC;
  signal ecc_vld_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ecc_vld_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \ecc_vld_out[1]_i_1_n_0\ : STD_LOGIC;
  signal ecc_vld_out_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal hsc2r_rcv_0 : STD_LOGIC;
  signal hsc2r_rcv_1 : STD_LOGIC;
  signal hsc2r_rcv_10 : STD_LOGIC;
  signal hsc2r_rcv_11 : STD_LOGIC;
  signal hsc2r_rcv_12 : STD_LOGIC;
  signal hsc2r_rcv_13 : STD_LOGIC;
  signal hsc2r_rcv_14 : STD_LOGIC;
  signal hsc2r_rcv_15 : STD_LOGIC;
  signal hsc2r_rcv_16 : STD_LOGIC;
  signal hsc2r_rcv_17 : STD_LOGIC;
  signal hsc2r_rcv_18 : STD_LOGIC;
  signal hsc2r_rcv_19 : STD_LOGIC;
  signal hsc2r_rcv_2 : STD_LOGIC;
  signal hsc2r_rcv_20 : STD_LOGIC;
  signal hsc2r_rcv_3 : STD_LOGIC;
  signal hsc2r_rcv_4 : STD_LOGIC;
  signal hsc2r_rcv_5 : STD_LOGIC;
  signal hsc2r_rcv_6 : STD_LOGIC;
  signal hsc2r_rcv_7 : STD_LOGIC;
  signal hsc2r_rcv_8 : STD_LOGIC;
  signal hsc2r_rcv_9 : STD_LOGIC;
  signal hsc2r_vld_i_0 : STD_LOGIC;
  signal hsc2r_vld_i_1 : STD_LOGIC;
  signal hsc2r_vld_i_10 : STD_LOGIC;
  signal hsc2r_vld_i_11 : STD_LOGIC;
  signal hsc2r_vld_i_12 : STD_LOGIC;
  signal hsc2r_vld_i_13 : STD_LOGIC;
  signal hsc2r_vld_i_14 : STD_LOGIC;
  signal hsc2r_vld_i_15 : STD_LOGIC;
  signal hsc2r_vld_i_16 : STD_LOGIC;
  signal hsc2r_vld_i_17 : STD_LOGIC;
  signal hsc2r_vld_i_18 : STD_LOGIC;
  signal hsc2r_vld_i_19 : STD_LOGIC;
  signal hsc2r_vld_i_2 : STD_LOGIC;
  signal hsc2r_vld_i_20 : STD_LOGIC;
  signal hsc2r_vld_i_3 : STD_LOGIC;
  signal hsc2r_vld_i_4 : STD_LOGIC;
  signal hsc2r_vld_i_5 : STD_LOGIC;
  signal hsc2r_vld_i_6 : STD_LOGIC;
  signal hsc2r_vld_i_7 : STD_LOGIC;
  signal hsc2r_vld_i_8 : STD_LOGIC;
  signal hsc2r_vld_i_9 : STD_LOGIC;
  signal \^isr_0\ : STD_LOGIC;
  signal isr_i : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal \isr_i[17]_i_2_n_0\ : STD_LOGIC;
  signal \^isr_i_reg[31]_0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal isr_o : STD_LOGIC_VECTOR ( 31 downto 9 );
  signal \^lx_info_all\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal \^p_0_in10_in\ : STD_LOGIC;
  signal \^p_0_in11_in\ : STD_LOGIC;
  signal \^p_0_in12_in\ : STD_LOGIC;
  signal \^p_0_in13_in\ : STD_LOGIC;
  signal \^p_0_in14_in\ : STD_LOGIC;
  signal p_0_in15_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in18_in : STD_LOGIC;
  signal \^p_0_in19_in\ : STD_LOGIC;
  signal \^p_0_in9_in\ : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_14_out : STD_LOGIC;
  signal p_17_out : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_20_out : STD_LOGIC;
  signal p_23_out : STD_LOGIC;
  signal p_26_out : STD_LOGIC;
  signal p_29_out : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_32_out : STD_LOGIC;
  signal p_35_out : STD_LOGIC;
  signal p_38_out : STD_LOGIC;
  signal p_41_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_47_out : STD_LOGIC;
  signal p_50_out : STD_LOGIC;
  signal p_53_out : STD_LOGIC;
  signal p_56_out : STD_LOGIC;
  signal p_59_out : STD_LOGIC;
  signal p_5_out : STD_LOGIC;
  signal p_62_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal s0_i : STD_LOGIC;
  signal s1_i : STD_LOGIC;
  signal s2_i : STD_LOGIC;
  signal \NLW_HSC2R_CDC[0].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[10].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[11].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[1].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[20].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[2].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[3].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[4].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[5].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[6].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[7].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[8].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_HSC2R_CDC[9].hsc2r_bus_cdc_dest_out_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION : integer;
  attribute VERSION of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \HSC2R_CDC[0].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[10].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[11].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[12].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[13].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[14].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[15].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[16].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[17].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[18].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[19].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[1].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[20].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[2].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[3].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[4].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[5].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[6].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[7].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[8].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_EXT_HSK of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute DEST_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 2;
  attribute INIT_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute SIM_ASSERT_CHK of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute SRC_SYNC_FF of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 2;
  attribute VERSION of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 0;
  attribute WIDTH of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is 1;
  attribute XPM_CDC of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is "HANDSHAKE";
  attribute XPM_MODULE of \HSC2R_CDC[9].hsc2r_bus_cdc\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute VERSION of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_CL_ASYNC[0].xpm_single_cl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute VERSION of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_CL_ASYNC[1].xpm_single_cl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[0].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[10].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[11].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[12].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[13].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[14].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[15].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[1].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[2].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[3].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[4].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[5].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[6].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[7].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[8].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_SYNC_FF of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 2;
  attribute INIT_SYNC_FF of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute SIM_ASSERT_CHK of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute SRC_INPUT_REG of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute VERSION of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is 0;
  attribute XPM_CDC of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is "SINGLE";
  attribute XPM_MODULE of \PPI_DL_ASYNC[9].xpm_single_dl_sb\ : label is "TRUE";
  attribute DEST_EXT_HSK of ecc_cdc : label is 0;
  attribute DEST_SYNC_FF of ecc_cdc : label is 2;
  attribute INIT_SYNC_FF of ecc_cdc : label is 0;
  attribute SIM_ASSERT_CHK of ecc_cdc : label is 0;
  attribute SRC_SYNC_FF of ecc_cdc : label is 2;
  attribute VERSION of ecc_cdc : label is 0;
  attribute WIDTH of ecc_cdc : label is 2;
  attribute XPM_CDC of ecc_cdc : label is "HANDSHAKE";
  attribute XPM_MODULE of ecc_cdc : label is "TRUE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ecc_vld_out[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \ecc_vld_out[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_10 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_11 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_17 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_18 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_20 : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_22 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_23 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_24 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_25 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of interrupt_INST_0_i_7 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \isr_i[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \isr_i[14]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \isr_i[15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \isr_i[16]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \isr_i[18]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \isr_i[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \isr_i[20]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \isr_i[22]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \isr_i[2]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \isr_i[31]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \isr_i[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \isr_i[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \isr_i[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \isr_i[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \isr_i[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \isr_i[9]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_10\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \s_axi_rdata[15]_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \s_axi_rdata[16]_i_5\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_8\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \s_axi_rdata[4]_i_8\ : label is "soft_lutpair122";
  attribute DEST_SYNC_FF of xpm_array_single_05 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_05 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_05 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_05 : label is 1;
  attribute VERSION of xpm_array_single_05 : label is 0;
  attribute WIDTH of xpm_array_single_05 : label is 2;
  attribute XPM_CDC of xpm_array_single_05 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_05 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_pulse_02 : label is 2;
  attribute INIT_SYNC_FF of xpm_pulse_02 : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of xpm_pulse_02 : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of xpm_pulse_02 : label is 1;
  attribute SIM_ASSERT_CHK of xpm_pulse_02 : label is 0;
  attribute VERSION of xpm_pulse_02 : label is 0;
  attribute XPM_CDC of xpm_pulse_02 : label is "PULSE";
  attribute XPM_MODULE of xpm_pulse_02 : label is "TRUE";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  dest_out(1 downto 0) <= \^dest_out\(1 downto 0);
  dest_pulse <= \^dest_pulse\;
  isr_0 <= \^isr_0\;
  \isr_i_reg[31]_0\(12 downto 0) <= \^isr_i_reg[31]_0\(12 downto 0);
  lx_info_all(15 downto 0) <= \^lx_info_all\(15 downto 0);
  p_0_in <= \^p_0_in\;
  p_0_in10_in <= \^p_0_in10_in\;
  p_0_in11_in <= \^p_0_in11_in\;
  p_0_in12_in <= \^p_0_in12_in\;
  p_0_in13_in <= \^p_0_in13_in\;
  p_0_in14_in <= \^p_0_in14_in\;
  p_0_in19_in <= \^p_0_in19_in\;
  p_0_in9_in <= \^p_0_in9_in\;
\HSC2R_CDC[0].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__1\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[0].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_0,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(0),
      src_rcv => hsc2r_rcv_0,
      src_send => \HSC2R_CDC[0].hsc2r_send_reg_n_0_[0]\
    );
\HSC2R_CDC[0].hsc2r_send[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => hsc2r_rcv_0,
      I1 => m_axis_aresetn,
      I2 => \errframedata_d1_reg[3]\(0),
      I3 => \ERR_FRAME_DATA[0].errframedata_reg[0]\,
      I4 => \HSC2R_CDC[0].hsc2r_send_reg_n_0_[0]\,
      O => p_62_out
    );
\HSC2R_CDC[0].hsc2r_send_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_62_out,
      Q => \HSC2R_CDC[0].hsc2r_send_reg_n_0_[0]\,
      R => '0'
    );
\HSC2R_CDC[0].hsc2r_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_0,
      Q => \^isr_0\,
      R => SS(0)
    );
\HSC2R_CDC[10].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__2\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[10].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_10,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(10),
      src_rcv => hsc2r_rcv_10,
      src_send => \HSC2R_CDC[10].hsc2r_send_reg_n_0_[10]\
    );
\HSC2R_CDC[10].hsc2r_send[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_10,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(10),
      I3 => \HSC2R_CDC[10].hsc2r_send_reg_n_0_[10]\,
      O => p_32_out
    );
\HSC2R_CDC[10].hsc2r_send_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_32_out,
      Q => \HSC2R_CDC[10].hsc2r_send_reg_n_0_[10]\,
      R => '0'
    );
\HSC2R_CDC[10].hsc2r_vld_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_10,
      Q => \^p_0_in10_in\,
      R => SS(0)
    );
\HSC2R_CDC[11].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__3\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[11].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_11,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(11),
      src_rcv => hsc2r_rcv_11,
      src_send => \HSC2R_CDC[11].hsc2r_send_reg_n_0_[11]\
    );
\HSC2R_CDC[11].hsc2r_send[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_11,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(11),
      I3 => \HSC2R_CDC[11].hsc2r_send_reg_n_0_[11]\,
      O => p_29_out
    );
\HSC2R_CDC[11].hsc2r_send_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_29_out,
      Q => \HSC2R_CDC[11].hsc2r_send_reg_n_0_[11]\,
      R => '0'
    );
\HSC2R_CDC[11].hsc2r_vld_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_11,
      Q => \^p_0_in9_in\,
      R => SS(0)
    );
\HSC2R_CDC[12].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__4\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[12].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_12,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(12),
      src_rcv => hsc2r_rcv_12,
      src_send => \HSC2R_CDC[12].hsc2r_send_reg_n_0_[12]\
    );
\HSC2R_CDC[12].hsc2r_send[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_12,
      I1 => m_axis_aresetn,
      I2 => dout(0),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[12].hsc2r_send_reg_n_0_[12]\,
      O => p_26_out
    );
\HSC2R_CDC[12].hsc2r_send_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_26_out,
      Q => \HSC2R_CDC[12].hsc2r_send_reg_n_0_[12]\,
      R => '0'
    );
\HSC2R_CDC[13].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__5\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[13].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_13,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(13),
      src_rcv => hsc2r_rcv_13,
      src_send => \HSC2R_CDC[13].hsc2r_send_reg_n_0_[13]\
    );
\HSC2R_CDC[13].hsc2r_send[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_13,
      I1 => m_axis_aresetn,
      I2 => dout(1),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[13].hsc2r_send_reg_n_0_[13]\,
      O => p_23_out
    );
\HSC2R_CDC[13].hsc2r_send_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_23_out,
      Q => \HSC2R_CDC[13].hsc2r_send_reg_n_0_[13]\,
      R => '0'
    );
\HSC2R_CDC[14].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__6\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[14].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_14,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(14),
      src_rcv => hsc2r_rcv_14,
      src_send => \HSC2R_CDC[14].hsc2r_send_reg_n_0_[14]\
    );
\HSC2R_CDC[14].hsc2r_send[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_14,
      I1 => m_axis_aresetn,
      I2 => dout(2),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[14].hsc2r_send_reg_n_0_[14]\,
      O => p_20_out
    );
\HSC2R_CDC[14].hsc2r_send_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_20_out,
      Q => \HSC2R_CDC[14].hsc2r_send_reg_n_0_[14]\,
      R => '0'
    );
\HSC2R_CDC[15].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__7\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[15].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_15,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(15),
      src_rcv => hsc2r_rcv_15,
      src_send => \HSC2R_CDC[15].hsc2r_send_reg_n_0_[15]\
    );
\HSC2R_CDC[15].hsc2r_send[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_15,
      I1 => m_axis_aresetn,
      I2 => dout(3),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[15].hsc2r_send_reg_n_0_[15]\,
      O => p_17_out
    );
\HSC2R_CDC[15].hsc2r_send_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_17_out,
      Q => \HSC2R_CDC[15].hsc2r_send_reg_n_0_[15]\,
      R => '0'
    );
\HSC2R_CDC[16].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__8\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[16].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_16,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(16),
      src_rcv => hsc2r_rcv_16,
      src_send => \HSC2R_CDC[16].hsc2r_send_reg_n_0_[16]\
    );
\HSC2R_CDC[16].hsc2r_send[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_16,
      I1 => m_axis_aresetn,
      I2 => dout(4),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[16].hsc2r_send_reg_n_0_[16]\,
      O => p_14_out
    );
\HSC2R_CDC[16].hsc2r_send_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_14_out,
      Q => \HSC2R_CDC[16].hsc2r_send_reg_n_0_[16]\,
      R => '0'
    );
\HSC2R_CDC[17].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__9\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[17].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_17,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(17),
      src_rcv => hsc2r_rcv_17,
      src_send => \HSC2R_CDC[17].hsc2r_send_reg_n_0_[17]\
    );
\HSC2R_CDC[17].hsc2r_send[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_17,
      I1 => m_axis_aresetn,
      I2 => dout(5),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[17].hsc2r_send_reg_n_0_[17]\,
      O => p_11_out
    );
\HSC2R_CDC[17].hsc2r_send_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_11_out,
      Q => \HSC2R_CDC[17].hsc2r_send_reg_n_0_[17]\,
      R => '0'
    );
\HSC2R_CDC[18].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__10\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[18].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_18,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(18),
      src_rcv => hsc2r_rcv_18,
      src_send => \HSC2R_CDC[18].hsc2r_send_reg_n_0_[18]\
    );
\HSC2R_CDC[18].hsc2r_send[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_18,
      I1 => m_axis_aresetn,
      I2 => dout(6),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[18].hsc2r_send_reg_n_0_[18]\,
      O => p_8_out
    );
\HSC2R_CDC[18].hsc2r_send_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_8_out,
      Q => \HSC2R_CDC[18].hsc2r_send_reg_n_0_[18]\,
      R => '0'
    );
\HSC2R_CDC[19].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__11\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[19].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_19,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(19),
      src_rcv => hsc2r_rcv_19,
      src_send => \HSC2R_CDC[19].hsc2r_send_reg_n_0_[19]\
    );
\HSC2R_CDC[19].hsc2r_send[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444440000000"
    )
        port map (
      I0 => hsc2r_rcv_19,
      I1 => m_axis_aresetn,
      I2 => dout(7),
      I3 => pkt_valid,
      I4 => dout(8),
      I5 => \HSC2R_CDC[19].hsc2r_send_reg_n_0_[19]\,
      O => p_5_out
    );
\HSC2R_CDC[19].hsc2r_send_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_5_out,
      Q => \HSC2R_CDC[19].hsc2r_send_reg_n_0_[19]\,
      R => '0'
    );
\HSC2R_CDC[1].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__12\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[1].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_1,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(1),
      src_rcv => hsc2r_rcv_1,
      src_send => \HSC2R_CDC[1].hsc2r_send_reg_n_0_[1]\
    );
\HSC2R_CDC[1].hsc2r_send[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_1,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(1),
      I3 => \HSC2R_CDC[1].hsc2r_send_reg_n_0_[1]\,
      O => p_59_out
    );
\HSC2R_CDC[1].hsc2r_send_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_59_out,
      Q => \HSC2R_CDC[1].hsc2r_send_reg_n_0_[1]\,
      R => '0'
    );
\HSC2R_CDC[1].hsc2r_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_1,
      Q => \^p_0_in19_in\,
      R => SS(0)
    );
\HSC2R_CDC[20].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__13\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[20].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_20,
      src_clk => m_axis_aclk,
      src_in(0) => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\(0),
      src_rcv => hsc2r_rcv_20,
      src_send => \HSC2R_CDC[20].hsc2r_send_reg_n_0_[20]\
    );
\HSC2R_CDC[20].hsc2r_send[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_20,
      I1 => m_axis_aresetn,
      I2 => \FRAME_RCVD_GEN[1].frame_rcvd_i_reg[1]\(0),
      I3 => \HSC2R_CDC[20].hsc2r_send_reg_n_0_[20]\,
      O => p_2_out
    );
\HSC2R_CDC[20].hsc2r_send_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_2_out,
      Q => \HSC2R_CDC[20].hsc2r_send_reg_n_0_[20]\,
      R => '0'
    );
\HSC2R_CDC[20].hsc2r_vld_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_20,
      Q => \^p_0_in\,
      R => SS(0)
    );
\HSC2R_CDC[2].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__14\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[2].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_2,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(2),
      src_rcv => hsc2r_rcv_2,
      src_send => \HSC2R_CDC[2].hsc2r_send_reg_n_0_[2]\
    );
\HSC2R_CDC[2].hsc2r_send[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => hsc2r_rcv_2,
      I1 => m_axis_aresetn,
      I2 => \errframedata_d1_reg[3]\(1),
      I3 => \ERR_FRAME_DATA[1].errframedata_reg[1]\,
      I4 => \HSC2R_CDC[2].hsc2r_send_reg_n_0_[2]\,
      O => p_56_out
    );
\HSC2R_CDC[2].hsc2r_send_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_56_out,
      Q => \HSC2R_CDC[2].hsc2r_send_reg_n_0_[2]\,
      R => '0'
    );
\HSC2R_CDC[2].hsc2r_vld_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_2,
      Q => p_0_in18_in,
      R => SS(0)
    );
\HSC2R_CDC[3].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__15\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[3].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_3,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(3),
      src_rcv => hsc2r_rcv_3,
      src_send => \HSC2R_CDC[3].hsc2r_send_reg_n_0_[3]\
    );
\HSC2R_CDC[3].hsc2r_send[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_3,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(3),
      I3 => \HSC2R_CDC[3].hsc2r_send_reg_n_0_[3]\,
      O => p_53_out
    );
\HSC2R_CDC[3].hsc2r_send_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_53_out,
      Q => \HSC2R_CDC[3].hsc2r_send_reg_n_0_[3]\,
      R => '0'
    );
\HSC2R_CDC[3].hsc2r_vld_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_3,
      Q => p_0_in17_in,
      R => SS(0)
    );
\HSC2R_CDC[4].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__16\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[4].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_4,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(4),
      src_rcv => hsc2r_rcv_4,
      src_send => \HSC2R_CDC[4].hsc2r_send_reg_n_0_[4]\
    );
\HSC2R_CDC[4].hsc2r_send[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => hsc2r_rcv_4,
      I1 => m_axis_aresetn,
      I2 => \errframedata_d1_reg[3]\(2),
      I3 => \ERR_FRAME_DATA[2].errframedata_reg[2]\,
      I4 => \HSC2R_CDC[4].hsc2r_send_reg_n_0_[4]\,
      O => p_50_out
    );
\HSC2R_CDC[4].hsc2r_send_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_50_out,
      Q => \HSC2R_CDC[4].hsc2r_send_reg_n_0_[4]\,
      R => '0'
    );
\HSC2R_CDC[4].hsc2r_vld_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_4,
      Q => p_0_in16_in,
      R => SS(0)
    );
\HSC2R_CDC[5].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__17\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[5].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_5,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(5),
      src_rcv => hsc2r_rcv_5,
      src_send => \HSC2R_CDC[5].hsc2r_send_reg_n_0_[5]\
    );
\HSC2R_CDC[5].hsc2r_send[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_5,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(5),
      I3 => \HSC2R_CDC[5].hsc2r_send_reg_n_0_[5]\,
      O => p_47_out
    );
\HSC2R_CDC[5].hsc2r_send_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_47_out,
      Q => \HSC2R_CDC[5].hsc2r_send_reg_n_0_[5]\,
      R => '0'
    );
\HSC2R_CDC[5].hsc2r_vld_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_5,
      Q => p_0_in15_in,
      R => SS(0)
    );
\HSC2R_CDC[6].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__18\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[6].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_6,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(6),
      src_rcv => hsc2r_rcv_6,
      src_send => \HSC2R_CDC[6].hsc2r_send_reg_n_0_[6]\
    );
\HSC2R_CDC[6].hsc2r_send[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44440040"
    )
        port map (
      I0 => hsc2r_rcv_6,
      I1 => m_axis_aresetn,
      I2 => \errframedata_d1_reg[3]\(3),
      I3 => p_0_in_0,
      I4 => \HSC2R_CDC[6].hsc2r_send_reg_n_0_[6]\,
      O => p_44_out
    );
\HSC2R_CDC[6].hsc2r_send_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_44_out,
      Q => \HSC2R_CDC[6].hsc2r_send_reg_n_0_[6]\,
      R => '0'
    );
\HSC2R_CDC[6].hsc2r_vld_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_6,
      Q => \^p_0_in14_in\,
      R => SS(0)
    );
\HSC2R_CDC[7].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__19\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[7].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_7,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(7),
      src_rcv => hsc2r_rcv_7,
      src_send => \HSC2R_CDC[7].hsc2r_send_reg_n_0_[7]\
    );
\HSC2R_CDC[7].hsc2r_send[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_7,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(7),
      I3 => \HSC2R_CDC[7].hsc2r_send_reg_n_0_[7]\,
      O => p_41_out
    );
\HSC2R_CDC[7].hsc2r_send_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_41_out,
      Q => \HSC2R_CDC[7].hsc2r_send_reg_n_0_[7]\,
      R => '0'
    );
\HSC2R_CDC[7].hsc2r_vld_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_7,
      Q => \^p_0_in13_in\,
      R => SS(0)
    );
\HSC2R_CDC[8].hsc2r_bus_cdc\: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__xdcDup__20\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[8].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_8,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(8),
      src_rcv => hsc2r_rcv_8,
      src_send => \HSC2R_CDC[8].hsc2r_send_reg_n_0_[8]\
    );
\HSC2R_CDC[8].hsc2r_send[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444000"
    )
        port map (
      I0 => hsc2r_rcv_8,
      I1 => m_axis_aresetn,
      I2 => di_not_supported_i,
      I3 => diwc_valid,
      I4 => \HSC2R_CDC[8].hsc2r_send_reg_n_0_[8]\,
      O => p_38_out
    );
\HSC2R_CDC[8].hsc2r_send_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_38_out,
      Q => \HSC2R_CDC[8].hsc2r_send_reg_n_0_[8]\,
      R => '0'
    );
\HSC2R_CDC[8].hsc2r_vld_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_8,
      Q => \^p_0_in12_in\,
      R => SS(0)
    );
\HSC2R_CDC[9].hsc2r_bus_cdc\: entity work.bd_bf15_rx_0_xpm_cdc_handshake
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(0) => \NLW_HSC2R_CDC[9].hsc2r_bus_cdc_dest_out_UNCONNECTED\(0),
      dest_req => hsc2r_vld_i_9,
      src_clk => m_axis_aclk,
      src_in(0) => \gpr1.dout_i_reg[39]\(9),
      src_rcv => hsc2r_rcv_9,
      src_send => \HSC2R_CDC[9].hsc2r_send_reg_n_0_[9]\
    );
\HSC2R_CDC[9].hsc2r_send[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => hsc2r_rcv_9,
      I1 => m_axis_aresetn,
      I2 => \gpr1.dout_i_reg[39]\(9),
      I3 => \HSC2R_CDC[9].hsc2r_send_reg_n_0_[9]\,
      O => p_35_out
    );
\HSC2R_CDC[9].hsc2r_send_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => p_35_out,
      Q => \HSC2R_CDC[9].hsc2r_send_reg_n_0_[9]\,
      R => '0'
    );
\HSC2R_CDC[9].hsc2r_vld_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => hsc2r_vld_i_9,
      Q => \^p_0_in11_in\,
      R => SS(0)
    );
\PPI_CL_ASYNC[0].xpm_single_cl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__49\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^d\(0),
      src_clk => '0',
      src_in => cl_rxulpsclknot
    );
\PPI_CL_ASYNC[1].xpm_single_cl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__50\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^d\(1),
      src_clk => '0',
      src_in => cl_stopstate
    );
\PPI_DL_ASYNC[0].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__33\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(0),
      src_clk => '0',
      src_in => dl0_errcontrol
    );
\PPI_DL_ASYNC[10].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__43\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(10),
      src_clk => '0',
      src_in => dl2_rxulpmesc
    );
\PPI_DL_ASYNC[11].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__44\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(11),
      src_clk => '0',
      src_in => dl2_stopstate
    );
\PPI_DL_ASYNC[12].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__45\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(12),
      src_clk => '0',
      src_in => dl3_errcontrol
    );
\PPI_DL_ASYNC[13].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__46\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(13),
      src_clk => '0',
      src_in => dl3_erresc
    );
\PPI_DL_ASYNC[14].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__47\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(14),
      src_clk => '0',
      src_in => dl3_rxulpmesc
    );
\PPI_DL_ASYNC[15].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__48\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(15),
      src_clk => '0',
      src_in => dl3_stopstate
    );
\PPI_DL_ASYNC[1].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__34\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(1),
      src_clk => '0',
      src_in => dl0_erresc
    );
\PPI_DL_ASYNC[2].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__35\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(2),
      src_clk => '0',
      src_in => dl0_rxulpmesc
    );
\PPI_DL_ASYNC[3].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__36\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(3),
      src_clk => '0',
      src_in => dl0_stopstate
    );
\PPI_DL_ASYNC[4].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__37\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(4),
      src_clk => '0',
      src_in => dl1_errcontrol
    );
\PPI_DL_ASYNC[5].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__38\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(5),
      src_clk => '0',
      src_in => dl1_erresc
    );
\PPI_DL_ASYNC[6].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__39\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(6),
      src_clk => '0',
      src_in => dl1_rxulpmesc
    );
\PPI_DL_ASYNC[7].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__40\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(7),
      src_clk => '0',
      src_in => dl1_stopstate
    );
\PPI_DL_ASYNC[8].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__41\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(8),
      src_clk => '0',
      src_in => dl2_errcontrol
    );
\PPI_DL_ASYNC[9].xpm_single_dl_sb\: entity work.\bd_bf15_rx_0_xpm_cdc_single__42\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => \^lx_info_all\(9),
      src_clk => '0',
      src_in => dl2_erresc
    );
ecc_cdc: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__parameterized0\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => ecc_vld_out_i(1 downto 0),
      dest_req => ecc_vld_i,
      src_clk => m_axis_aclk,
      src_in(1 downto 0) => Q(1 downto 0),
      src_rcv => ecc_rcv,
      src_send => ecc_send
    );
ecc_send_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => ecc_send,
      I1 => phecc_done,
      I2 => m_axis_aresetn,
      I3 => ecc_rcv,
      O => ecc_send_i_1_n_0
    );
ecc_send_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => ecc_send_i_1_n_0,
      Q => ecc_send,
      R => '0'
    );
\ecc_vld_out[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ecc_vld_i,
      I1 => ecc_vld_out_i(0),
      O => \ecc_vld_out[0]_i_1_n_0\
    );
\ecc_vld_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ecc_vld_i,
      I1 => ecc_vld_out_i(1),
      O => \ecc_vld_out[1]_i_1_n_0\
    );
\ecc_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ecc_vld_out[0]_i_1_n_0\,
      Q => ecc_vld_out(0),
      R => SS(0)
    );
\ecc_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \ecc_vld_out[1]_i_1_n_0\,
      Q => ecc_vld_out(1),
      R => SS(0)
    );
ecc_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ecc_vld_i,
      Q => ecc_vld,
      R => SS(0)
    );
interrupt_INST_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => p_0_in15_in,
      I2 => isr_i(5),
      O => interrupt(5)
    );
interrupt_INST_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => p_0_in18_in,
      I2 => isr_i(2),
      O => interrupt(2)
    );
interrupt_INST_0_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => ecc_vld,
      I2 => ecc_vld_out(1),
      I3 => isr_i(11),
      O => interrupt(9)
    );
interrupt_INST_0_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5540"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => ecc_vld,
      I2 => ecc_vld_out(0),
      I3 => isr_i(10),
      O => interrupt(8)
    );
interrupt_INST_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => isr_o(9),
      I1 => \ier_reg[31]\(0),
      I2 => isr_o(31),
      I3 => \ier_reg[31]\(2),
      I4 => \ier_reg[31]\(1),
      I5 => isr_o(22),
      O => interrupt_0
    );
interrupt_INST_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^dest_out\(0),
      I2 => \^isr_i_reg[31]_0\(8),
      O => interrupt(14)
    );
interrupt_INST_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^dest_out\(1),
      I2 => \^isr_i_reg[31]_0\(10),
      O => interrupt(15)
    );
interrupt_INST_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in14_in\,
      I2 => \^isr_i_reg[31]_0\(2),
      O => interrupt(6)
    );
interrupt_INST_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in19_in\,
      I2 => \^isr_i_reg[31]_0\(1),
      O => interrupt(1)
    );
interrupt_INST_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in12_in\,
      I2 => \^isr_i_reg[31]_0\(4),
      O => interrupt(7)
    );
interrupt_INST_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in11_in\,
      I2 => \^isr_i_reg[31]_0\(5),
      O => isr_o(9)
    );
interrupt_INST_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^p_0_in\,
      I2 => \^isr_i_reg[31]_0\(12),
      O => isr_o(31)
    );
interrupt_INST_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^dest_pulse\,
      I2 => \^isr_i_reg[31]_0\(11),
      O => isr_o(22)
    );
interrupt_INST_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => s0_i,
      I2 => isr_i(14),
      O => interrupt(10)
    );
interrupt_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^lx_info_all\(3),
      I2 => \isr_i[17]_i_2_n_0\,
      I3 => isr_i(17),
      O => interrupt(13)
    );
\isr_i[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^isr_0\,
      I2 => \^isr_i_reg[31]_0\(0),
      I3 => wr2_isr,
      O => p_1_in(0)
    );
\isr_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5C0FFC0"
    )
        port map (
      I0 => s_axi_wdata(10),
      I1 => ecc_vld,
      I2 => ecc_vld_out(0),
      I3 => isr_i(10),
      I4 => wr2_isr,
      O => p_1_in(10)
    );
\isr_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5C0FFC0"
    )
        port map (
      I0 => s_axi_wdata(11),
      I1 => ecc_vld,
      I2 => ecc_vld_out(1),
      I3 => isr_i(11),
      I4 => wr2_isr,
      O => p_1_in(11)
    );
\isr_i[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(12),
      I1 => \^p_0_in10_in\,
      I2 => \^isr_i_reg[31]_0\(6),
      I3 => wr2_isr,
      O => p_1_in(12)
    );
\isr_i[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(13),
      I1 => \^p_0_in9_in\,
      I2 => \^isr_i_reg[31]_0\(7),
      I3 => wr2_isr,
      O => p_1_in(13)
    );
\isr_i[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(14),
      I1 => s0_i,
      I2 => isr_i(14),
      I3 => wr2_isr,
      O => p_1_in(14)
    );
\isr_i[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFECCFFFCEECC"
    )
        port map (
      I0 => \^lx_info_all\(8),
      I1 => \^lx_info_all\(0),
      I2 => \prot_config_reg[1]\(0),
      I3 => \prot_config_reg[1]\(1),
      I4 => \^lx_info_all\(4),
      I5 => \^lx_info_all\(12),
      O => s0_i
    );
\isr_i[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(15),
      I1 => s1_i,
      I2 => isr_i(15),
      I3 => wr2_isr,
      O => p_1_in(15)
    );
\isr_i[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFECCFFFCEECC"
    )
        port map (
      I0 => \^lx_info_all\(9),
      I1 => \^lx_info_all\(1),
      I2 => \prot_config_reg[1]\(0),
      I3 => \prot_config_reg[1]\(1),
      I4 => \^lx_info_all\(5),
      I5 => \^lx_info_all\(13),
      O => s1_i
    );
\isr_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(16),
      I1 => s2_i,
      I2 => isr_i(16),
      I3 => wr2_isr,
      O => p_1_in(16)
    );
\isr_i[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFECCFFFCEECC"
    )
        port map (
      I0 => \^lx_info_all\(10),
      I1 => \^lx_info_all\(2),
      I2 => \prot_config_reg[1]\(0),
      I3 => \prot_config_reg[1]\(1),
      I4 => \^lx_info_all\(6),
      I5 => \^lx_info_all\(14),
      O => s2_i
    );
\isr_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEFFEE"
    )
        port map (
      I0 => \^lx_info_all\(3),
      I1 => \isr_i[17]_i_2_n_0\,
      I2 => s_axi_wdata(17),
      I3 => isr_i(17),
      I4 => wr2_isr,
      O => p_1_in(17)
    );
\isr_i[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFECCFFFCEECC"
    )
        port map (
      I0 => \^lx_info_all\(11),
      I1 => \^d\(1),
      I2 => \prot_config_reg[1]\(0),
      I3 => \prot_config_reg[1]\(1),
      I4 => \^lx_info_all\(7),
      I5 => \^lx_info_all\(15),
      O => \isr_i[17]_i_2_n_0\
    );
\isr_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(18),
      I1 => \^dest_out\(0),
      I2 => \^isr_i_reg[31]_0\(8),
      I3 => wr2_isr,
      O => p_1_in(18)
    );
\isr_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^p_0_in19_in\,
      I2 => \^isr_i_reg[31]_0\(1),
      I3 => wr2_isr,
      O => p_1_in(1)
    );
\isr_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(19),
      I1 => \^dest_out\(1),
      I2 => \^isr_i_reg[31]_0\(10),
      I3 => wr2_isr,
      O => p_1_in(20)
    );
\isr_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(20),
      I1 => \^dest_pulse\,
      I2 => \^isr_i_reg[31]_0\(11),
      I3 => wr2_isr,
      O => p_1_in(22)
    );
\isr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(2),
      I1 => p_0_in18_in,
      I2 => isr_i(2),
      I3 => wr2_isr,
      O => p_1_in(2)
    );
\isr_i[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(21),
      I1 => \^p_0_in\,
      I2 => \^isr_i_reg[31]_0\(12),
      I3 => wr2_isr,
      O => p_1_in(31)
    );
\isr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_0_in17_in,
      I2 => isr_i(3),
      I3 => wr2_isr,
      O => p_1_in(3)
    );
\isr_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => p_0_in16_in,
      I2 => isr_i(4),
      I3 => wr2_isr,
      O => p_1_in(4)
    );
\isr_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(5),
      I1 => p_0_in15_in,
      I2 => isr_i(5),
      I3 => wr2_isr,
      O => p_1_in(5)
    );
\isr_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(6),
      I1 => \^p_0_in14_in\,
      I2 => \^isr_i_reg[31]_0\(2),
      I3 => wr2_isr,
      O => p_1_in(6)
    );
\isr_i[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(7),
      I1 => \^p_0_in13_in\,
      I2 => \^isr_i_reg[31]_0\(3),
      I3 => wr2_isr,
      O => p_1_in(7)
    );
\isr_i[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(8),
      I1 => \^p_0_in12_in\,
      I2 => \^isr_i_reg[31]_0\(4),
      I3 => wr2_isr,
      O => p_1_in(8)
    );
\isr_i[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCFC"
    )
        port map (
      I0 => s_axi_wdata(9),
      I1 => \^p_0_in11_in\,
      I2 => \^isr_i_reg[31]_0\(5),
      I3 => wr2_isr,
      O => p_1_in(9)
    );
\isr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(0),
      Q => \^isr_i_reg[31]_0\(0),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(10),
      Q => isr_i(10),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(11),
      Q => isr_i(11),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(12),
      Q => \^isr_i_reg[31]_0\(6),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(13),
      Q => \^isr_i_reg[31]_0\(7),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(14),
      Q => isr_i(14),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(15),
      Q => isr_i(15),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(16),
      Q => isr_i(16),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(17),
      Q => isr_i(17),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(18),
      Q => \^isr_i_reg[31]_0\(8),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \isr_i_reg[19]_0\(0),
      Q => \^isr_i_reg[31]_0\(9),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(1),
      Q => \^isr_i_reg[31]_0\(1),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(20),
      Q => \^isr_i_reg[31]_0\(10),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(22),
      Q => \^isr_i_reg[31]_0\(11),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(2),
      Q => isr_i(2),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(31),
      Q => \^isr_i_reg[31]_0\(12),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(3),
      Q => isr_i(3),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(4),
      Q => isr_i(4),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(5),
      Q => isr_i(5),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(6),
      Q => \^isr_i_reg[31]_0\(2),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(7),
      Q => \^isr_i_reg[31]_0\(3),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(8),
      Q => \^isr_i_reg[31]_0\(4),
      R => \core_config_reg[1]_0\(0)
    );
\isr_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_1_in(9),
      Q => \^isr_i_reg[31]_0\(5),
      R => \core_config_reg[1]_0\(0)
    );
\s_axi_rdata[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => \^isr_0\,
      I2 => \^isr_i_reg[31]_0\(0),
      O => interrupt(0)
    );
\s_axi_rdata[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => s1_i,
      I2 => isr_i(15),
      O => interrupt(11)
    );
\s_axi_rdata[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => s2_i,
      I2 => isr_i(16),
      O => interrupt(12)
    );
\s_axi_rdata[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => p_0_in17_in,
      I2 => isr_i(3),
      O => interrupt(3)
    );
\s_axi_rdata[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \core_config_reg[1]\(0),
      I1 => p_0_in16_in,
      I2 => isr_i(4),
      O => interrupt(4)
    );
xpm_array_single_05: entity work.bd_bf15_rx_0_xpm_cdc_array_single
     port map (
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => \^dest_out\(1 downto 0),
      src_clk => m_axis_aclk,
      src_in(1 downto 0) => src_in(1 downto 0)
    );
xpm_pulse_02: entity work.\bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__1\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => \^dest_pulse\,
      dest_rst => SS(0),
      src_clk => m_axis_aclk,
      src_pulse => wc_err,
      src_rst => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_rd_logic__parameterized1\ is
  port (
    empty : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \count_reg[12]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC;
    tmp_ram_regout_en : out STD_LOGIC;
    tmp_ram_rd_en : out STD_LOGIC;
    p_7_out : out STD_LOGIC;
    \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gcc0.gc1.gsym.count_d2_reg[0]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[2]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[4]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[6]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[8]\ : in STD_LOGIC;
    \gcc0.gc1.gsym.count_d2_reg[10]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_rst_reg_reg : in STD_LOGIC;
    srst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \bd_bf15_rx_0_rd_logic__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_rd_logic__parameterized1\ is
  signal cntr_en : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal p_3_out : STD_LOGIC;
  signal \^p_7_out\ : STD_LOGIC;
begin
  p_7_out <= \^p_7_out\;
\gr1.gdcf.dc\: entity work.bd_bf15_rx_0_dc_ss_fwft
     port map (
      E(0) => cntr_en,
      Q(11 downto 0) => \count_reg[12]\(11 downto 0),
      clk => clk,
      \out\ => p_3_out,
      rd_en => rd_en,
      srst_full_ff_i => srst_full_ff_i
    );
\gr1.gr1_int.rfwft\: entity work.\bd_bf15_rx_0_rd_fwft__parameterized0\
     port map (
      E(0) => cntr_en,
      clk => clk,
      empty => empty,
      \gc0.count_reg[11]\(0) => \^p_7_out\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\,
      \out\ => p_3_out,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => \out\,
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
\grss.rsts\: entity work.\bd_bf15_rx_0_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^p_7_out\,
      clk => clk,
      \gcc0.gc1.gsym.count_d2_reg[0]\ => \gcc0.gc1.gsym.count_d2_reg[0]\,
      \gcc0.gc1.gsym.count_d2_reg[10]\ => \gcc0.gc1.gsym.count_d2_reg[10]\,
      \gcc0.gc1.gsym.count_d2_reg[2]\ => \gcc0.gc1.gsym.count_d2_reg[2]\,
      \gcc0.gc1.gsym.count_d2_reg[4]\ => \gcc0.gc1.gsym.count_d2_reg[4]\,
      \gcc0.gc1.gsym.count_d2_reg[6]\ => \gcc0.gc1.gsym.count_d2_reg[6]\,
      \gcc0.gc1.gsym.count_d2_reg[8]\ => \gcc0.gc1.gsym.count_d2_reg[8]\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => \out\,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      wr_en => wr_en
    );
rpntr: entity work.\bd_bf15_rx_0_rd_bin_cntr__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0),
      E(0) => \^p_7_out\,
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      srst_full_ff_i => srst_full_ff_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_wr_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    \gcc0.gc1.gsym.count_d1_reg[11]\ : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    ram_empty_i_reg_4 : out STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    clk : in STD_LOGIC;
    p_7_out : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \bd_bf15_rx_0_wr_logic__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_wr_logic__parameterized1\ is
  signal \c0/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gaf.c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gcc0.gc1.gsym.count_d1_reg[11]\ : STD_LOGIC;
  signal p_12_out : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_19 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_20 : STD_LOGIC;
  signal wpntr_n_21 : STD_LOGIC;
  signal wpntr_n_22 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
  signal wpntr_n_4 : STD_LOGIC;
  signal wpntr_n_5 : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
begin
  \gcc0.gc1.gsym.count_d1_reg[11]\ <= \^gcc0.gc1.gsym.count_d1_reg[11]\;
\gwss.gpf.wrpf\: entity work.bd_bf15_rx_0_wr_pf_ss
     port map (
      E(0) => \^gcc0.gc1.gsym.count_d1_reg[11]\,
      Q(10 downto 0) => p_12_out(10 downto 0),
      S(7) => wpntr_n_0,
      S(6) => wpntr_n_1,
      S(5) => wpntr_n_2,
      S(4) => wpntr_n_3,
      S(3) => wpntr_n_4,
      S(2) => wpntr_n_5,
      S(1) => wpntr_n_6,
      S(0) => wpntr_n_7,
      clk => clk,
      \gcc0.gc1.gsym.count_d1_reg[11]\(3) => wpntr_n_19,
      \gcc0.gc1.gsym.count_d1_reg[11]\(2) => wpntr_n_20,
      \gcc0.gc1.gsym.count_d1_reg[11]\(1) => wpntr_n_21,
      \gcc0.gc1.gsym.count_d1_reg[11]\(0) => wpntr_n_22,
      p_7_out => p_7_out,
      prog_full => prog_full,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      srst_full_ff_i => srst_full_ff_i
    );
\gwss.wsts\: entity work.\bd_bf15_rx_0_wr_status_flags_ss__parameterized0\
     port map (
      E(0) => \^gcc0.gc1.gsym.count_d1_reg[11]\,
      almost_full => almost_full,
      clk => clk,
      full => full,
      \out\ => \out\,
      p_7_out => p_7_out,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_0(5 downto 0) => \c1/v1_reg\(5 downto 0),
      v1_reg_1(5 downto 0) => \gaf.c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
wpntr: entity work.\bd_bf15_rx_0_wr_bin_cntr__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => Q(11 downto 0),
      E(0) => \^gcc0.gc1.gsym.count_d1_reg[11]\,
      Q(10 downto 0) => p_12_out(10 downto 0),
      S(7) => wpntr_n_0,
      S(6) => wpntr_n_1,
      S(5) => wpntr_n_2,
      S(4) => wpntr_n_3,
      S(3) => wpntr_n_4,
      S(2) => wpntr_n_5,
      S(1) => wpntr_n_6,
      S(0) => wpntr_n_7,
      clk => clk,
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      \gc0.count_reg[11]\(11 downto 0) => \gc0.count_reg[11]\(11 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(3) => wpntr_n_19,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(2) => wpntr_n_20,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(1) => wpntr_n_21,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[12]\(0) => wpntr_n_22,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      ram_empty_i_reg_3 => ram_empty_i_reg_3,
      ram_empty_i_reg_4 => ram_empty_i_reg_4,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(5 downto 0) => v1_reg(5 downto 0),
      v1_reg_0(5 downto 0) => \c0/v1_reg\(5 downto 0),
      v1_reg_1(5 downto 0) => \c1/v1_reg\(5 downto 0),
      v1_reg_2(5 downto 0) => \gaf.c2/v1_reg\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_blk_mem_gen_top is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end bd_bf15_rx_0_blk_mem_gen_top;

architecture STRUCTURE of bd_bf15_rx_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.bd_bf15_rx_0_blk_mem_gen_generic_cstr
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_fifo_generator_top is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_fifo_generator_top : entity is "fifo_generator_top";
end bd_bf15_rx_0_fifo_generator_top;

architecture STRUCTURE of bd_bf15_rx_0_fifo_generator_top is
begin
\grf.rf\: entity work.bd_bf15_rx_0_fifo_generator_ramfifo
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_top__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \bd_bf15_rx_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\bd_bf15_rx_0_fifo_generator_ramfifo__parameterized0\
     port map (
      AR(0) => AR(0),
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_top__parameterized2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \bd_bf15_rx_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\bd_bf15_rx_0_fifo_generator_ramfifo__parameterized2\
     port map (
      AR(0) => AR(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_top__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \bd_bf15_rx_0_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__1\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_top__xdcDup__2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_top__xdcDup__2\ : entity is "fifo_generator_top";
end \bd_bf15_rx_0_fifo_generator_top__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_top__xdcDup__2\ is
begin
\grf.rf\: entity work.\bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__2\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_top__xdcDup__3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_top__xdcDup__3\ : entity is "fifo_generator_top";
end \bd_bf15_rx_0_fifo_generator_top__xdcDup__3\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_top__xdcDup__3\ is
begin
\grf.rf\: entity work.\bd_bf15_rx_0_fifo_generator_ramfifo__xdcDup__3\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_blk_mem_gen_v8_4_0_synth is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_blk_mem_gen_v8_4_0_synth : entity is "blk_mem_gen_v8_4_0_synth";
end bd_bf15_rx_0_blk_mem_gen_v8_4_0_synth;

architecture STRUCTURE of bd_bf15_rx_0_blk_mem_gen_v8_4_0_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.bd_bf15_rx_0_blk_mem_gen_top
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_fifo_generator_v13_2_0_synth is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_fifo_generator_v13_2_0_synth : entity is "fifo_generator_v13_2_0_synth";
end bd_bf15_rx_0_fifo_generator_v13_2_0_synth;

architecture STRUCTURE of bd_bf15_rx_0_fifo_generator_v13_2_0_synth is
begin
\gconvfifo.rf\: entity work.bd_bf15_rx_0_fifo_generator_top
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized0\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized0\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized0\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\bd_bf15_rx_0_fifo_generator_top__parameterized0\
     port map (
      AR(0) => AR(0),
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized2\ is
  port (
    wr_rst_busy : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    rd_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized2\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized2\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\bd_bf15_rx_0_fifo_generator_top__parameterized2\
     port map (
      AR(0) => AR(0),
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\bd_bf15_rx_0_fifo_generator_top__xdcDup__1\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\ is
begin
\gconvfifo.rf\: entity work.\bd_bf15_rx_0_fifo_generator_top__xdcDup__2\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\ is
  port (
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_rst_busy : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\ is
begin
\gconvfifo.rf\: entity work.\bd_bf15_rx_0_fifo_generator_top__xdcDup__3\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_blk_mem_gen_v8_4_0 is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_blk_mem_gen_v8_4_0 : entity is "blk_mem_gen_v8_4_0";
end bd_bf15_rx_0_blk_mem_gen_v8_4_0;

architecture STRUCTURE of bd_bf15_rx_0_blk_mem_gen_v8_4_0 is
begin
inst_blk_mem_gen: entity work.bd_bf15_rx_0_blk_mem_gen_v8_4_0_synth
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_fifo_generator_v13_2_0 is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_fifo_generator_v13_2_0 : entity is "fifo_generator_v13_2_0";
end bd_bf15_rx_0_fifo_generator_v13_2_0;

architecture STRUCTURE of bd_bf15_rx_0_fifo_generator_v13_2_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.bd_bf15_rx_0_fifo_generator_v13_2_0_synth
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 42;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 42;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ : entity is "fifo_generator_v13_2_0";
end \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized0\
     port map (
      AR(0) => rd_rst_busy,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 4 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ : entity is "fifo_generator_v13_2_0";
end \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized2\
     port map (
      AR(0) => rd_rst_busy,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ : entity is "fifo_generator_v13_2_0";
end \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__1\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ : entity is "fifo_generator_v13_2_0";
end \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__2\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 3 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 3 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ : entity is "fifo_generator_v13_2_0";
end \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  data_count(4) <= \<const0>\;
  data_count(3) <= \<const0>\;
  data_count(2) <= \<const0>\;
  data_count(1) <= \<const0>\;
  data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0_synth__xdcDup__3\
     port map (
      clk => clk,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      rd_en => rd_en,
      rst => rst,
      wr_en => wr_en,
      wr_rst_busy => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.bd_bf15_rx_0_fifo_generator_v13_2_0
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__2\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ is
  port (
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\;

architecture STRUCTURE of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\ is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 12;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 12;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 15;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 14;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 16;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 4;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 16;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0__xdcDup__3\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(3 downto 0) => B"0000",
      prog_empty_thresh_assert(3 downto 0) => B"0000",
      prog_empty_thresh_negate(3 downto 0) => B"0000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(3 downto 0) => B"0000",
      prog_full_thresh_assert(3 downto 0) => B"0000",
      prog_full_thresh_negate(3 downto 0) => B"0000",
      rd_clk => '0',
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo1,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 42;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 42;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => dout(41 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 is
  port (
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 23 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo2,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fifo2";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 24;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 24;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 1;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 0;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 2;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 2;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 1;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 0;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 29;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 28;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 32;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 5;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 5;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 32;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 5;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized5\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(4 downto 0) => NLW_U0_data_count_UNCONNECTED(4 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(23 downto 0) => din(23 downto 0),
      dout(23 downto 0) => dout(23 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(4 downto 0) => B"00000",
      prog_empty_thresh_assert(4 downto 0) => B"00000",
      prog_empty_thresh_negate(4 downto 0) => B"00000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(4 downto 0) => B"00000",
      prog_full_thresh_assert(4 downto 0) => B"00000",
      prog_full_thresh_negate(4 downto 0) => B"00000",
      rd_clk => rd_clk,
      rd_data_count(4 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(4 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => rst,
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => '0',
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(4 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(4 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_memory__parameterized1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    clk : in STD_LOGIC;
    mem_wen_reg : in STD_LOGIC;
    tmp_ram_rd_en : in STD_LOGIC;
    tmp_ram_regout_en : in STD_LOGIC;
    srst_full_ff_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gc0.count_d1_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_memory__parameterized1\ : entity is "memory";
end \bd_bf15_rx_0_memory__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_memory__parameterized1\ is
begin
\gbm.gbmg.gbmgb.ngecc.bmg\: entity work.bd_bf15_rx_0_blk_mem_gen_v8_4_0
     port map (
      Q(11 downto 0) => Q(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => \gc0.count_d1_reg[11]\(11 downto 0),
      mem_wen_reg => mem_wen_reg,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_ramfifo__parameterized1\ is
  signal \gntv_or_sync_fifo.gl0.rd_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_23\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_24\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_25\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_26\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_27\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_28\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_11_out : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_7_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal srst_full_ff_i : STD_LOGIC;
  signal tmp_ram_rd_en : STD_LOGIC;
  signal tmp_ram_regout_en : STD_LOGIC;
  signal \^wr_rst_reg_reg\ : STD_LOGIC;
begin
  wr_rst_reg_reg <= \^wr_rst_reg_reg\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\bd_bf15_rx_0_rd_logic__parameterized1\
     port map (
      \DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(11 downto 0) => p_0_out(11 downto 0),
      Q(11 downto 0) => rd_pntr_plus1(11 downto 0),
      clk => clk,
      \count_reg[12]\(11 downto 0) => data_count(11 downto 0),
      empty => empty,
      \gcc0.gc1.gsym.count_d2_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_23\,
      \gcc0.gc1.gsym.count_d2_reg[10]\ => \gntv_or_sync_fifo.gl0.wr_n_28\,
      \gcc0.gc1.gsym.count_d2_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_24\,
      \gcc0.gc1.gsym.count_d2_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_25\,
      \gcc0.gc1.gsym.count_d2_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_26\,
      \gcc0.gc1.gsym.count_d2_reg[8]\ => \gntv_or_sync_fifo.gl0.wr_n_27\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_25\,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      rd_en => rd_en,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en,
      v1_reg(5 downto 0) => \grss.rsts/c2/v1_reg\(5 downto 0),
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\bd_bf15_rx_0_wr_logic__parameterized1\
     port map (
      Q(11 downto 0) => p_11_out(11 downto 0),
      almost_full => almost_full,
      clk => clk,
      full => full,
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      \gc0.count_reg[11]\(11 downto 0) => rd_pntr_plus1(11 downto 0),
      \gcc0.gc1.gsym.count_d1_reg[11]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \out\ => \gntv_or_sync_fifo.gl0.wr_n_0\,
      p_7_out => p_7_out,
      prog_full => prog_full,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_23\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_24\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_25\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_26\,
      ram_empty_i_reg_3 => \gntv_or_sync_fifo.gl0.wr_n_27\,
      ram_empty_i_reg_4 => \gntv_or_sync_fifo.gl0.wr_n_28\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_25\,
      srst_full_ff_i => srst_full_ff_i,
      v1_reg(5 downto 0) => \grss.rsts/c2/v1_reg\(5 downto 0),
      wr_en => wr_en
    );
\gntv_or_sync_fifo.mem\: entity work.\bd_bf15_rx_0_memory__parameterized1\
     port map (
      Q(11 downto 0) => p_11_out(11 downto 0),
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      \gc0.count_d1_reg[11]\(11 downto 0) => p_0_out(11 downto 0),
      mem_wen_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      srst_full_ff_i => srst_full_ff_i,
      tmp_ram_rd_en => tmp_ram_rd_en,
      tmp_ram_regout_en => tmp_ram_regout_en
    );
rstblk: entity work.\bd_bf15_rx_0_reset_blk_ramfifo__parameterized1\
     port map (
      clk => clk,
      srst => srst,
      srst_full_ff_i => srst_full_ff_i,
      wr_rst_reg_reg => \^wr_rst_reg_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo is
  port (
    src_ff_reg : out STD_LOGIC;
    \isr_i_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    interrupt : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rstn_i : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    diwc_corrected : in STD_LOGIC_VECTOR ( 23 downto 0 );
    wr_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \isr_i_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr2_isr : in STD_LOGIC;
    \ier_reg[14]\ : in STD_LOGIC;
    \core_config_reg[1]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ier_reg[20]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ier_reg[11]\ : in STD_LOGIC;
    \gie_reg[0]\ : in STD_LOGIC;
    \core_config_reg[1]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rd_addr_reg[3]\ : in STD_LOGIC;
    \rd_addr_reg[6]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rd_addr_reg[3]_0\ : in STD_LOGIC;
    \rd_addr_reg[3]_1\ : in STD_LOGIC;
    \rd_addr_reg[3]_2\ : in STD_LOGIC;
    \rd_addr_reg[3]_3\ : in STD_LOGIC;
    \rd_addr_reg[3]_4\ : in STD_LOGIC;
    \ier_reg[4]\ : in STD_LOGIC;
    \rd_addr_reg[3]_5\ : in STD_LOGIC;
    \img_info2_vc0_reg[1]\ : in STD_LOGIC;
    \rd_addr_reg[3]_6\ : in STD_LOGIC;
    \rd_addr_reg[3]_7\ : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rd_addr_reg[2]\ : in STD_LOGIC;
    \rd_addr_reg[2]_0\ : in STD_LOGIC;
    \rd_addr_reg[2]_1\ : in STD_LOGIC;
    \LX_INFO_GEN[0].lx_info_reg[0][5]\ : in STD_LOGIC;
    \rd_addr_reg[2]_2\ : in STD_LOGIC;
    \rd_addr_reg[2]_3\ : in STD_LOGIC;
    \img_info1_vc1_reg[6]\ : in STD_LOGIC;
    \core_config_reg[1]_1\ : in STD_LOGIC;
    \img_info1_vc1_reg[7]\ : in STD_LOGIC;
    \core_config_reg[1]_2\ : in STD_LOGIC;
    \img_info1_vc1_reg[8]\ : in STD_LOGIC;
    \core_config_reg[1]_3\ : in STD_LOGIC;
    \img_info1_vc1_reg[9]\ : in STD_LOGIC;
    \core_config_reg[1]_4\ : in STD_LOGIC;
    \img_info1_vc1_reg[12]\ : in STD_LOGIC;
    \core_config_reg[1]_5\ : in STD_LOGIC;
    \img_info1_vc1_reg[13]\ : in STD_LOGIC;
    \core_config_reg[1]_6\ : in STD_LOGIC;
    \rd_addr_reg[3]_8\ : in STD_LOGIC;
    \img_info1_vc0_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \img_info1_vc1_reg[19]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_addr_reg[2]_4\ : in STD_LOGIC;
    \rd_addr_reg[2]_5\ : in STD_LOGIC;
    \rd_addr_reg[3]_9\ : in STD_LOGIC;
    \rd_addr_reg[3]_10\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    wr_req : in STD_LOGIC;
    reset_released : in STD_LOGIC;
    rd_req : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \rd_addr_reg[5]\ : in STD_LOGIC;
    disable_in_progress : in STD_LOGIC;
    \img_info1_vc3_reg[0]\ : in STD_LOGIC;
    \img_info1_vc2_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \img_info2_vc2_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rd_addr_reg[2]_6\ : in STD_LOGIC;
    \img_info1_vc3_reg[1]\ : in STD_LOGIC;
    \img_info1_vc3_reg[23]\ : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \img_info2_vc3_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ier_reg[21]\ : in STD_LOGIC;
    \img_info1_vc1_reg[23]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal interrupt_INST_0_i_3_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_9_n_0 : STD_LOGIC;
  signal isr_o : STD_LOGIC_VECTOR ( 19 to 19 );
  signal rstn_o : STD_LOGIC;
  signal \s_axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[19]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal spkt_fifo_empty : STD_LOGIC;
  signal spkt_fifo_rdata : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal spkt_fifo_ren : STD_LOGIC;
  signal spkt_fifo_rst : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of generic_pkt : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo2,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of generic_pkt : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of generic_pkt : label is "fifo_generator_v13_2_0,Vivado 2017.3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of interrupt_INST_0_i_19 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \isr_i[19]_i_1\ : label is "soft_lutpair161";
  attribute DEF_VAL : string;
  attribute DEF_VAL of xpm_arst_03 : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xpm_arst_03 : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xpm_arst_03 : label is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of xpm_arst_03 : label is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of xpm_arst_03 : label is 0;
  attribute VERSION : integer;
  attribute VERSION of xpm_arst_03 : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xpm_arst_03 : label is "ASYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_arst_03 : label is "TRUE";
begin
  E(0) <= \^e\(0);
generic_pkt: entity work.bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo2
     port map (
      din(23 downto 0) => diwc_corrected(23 downto 0),
      dout(23 downto 0) => spkt_fifo_rdata(23 downto 0),
      empty => spkt_fifo_empty,
      full => src_ff_reg,
      rd_clk => s_axi_aclk,
      rd_en => spkt_fifo_ren,
      rst => spkt_fifo_rst,
      wr_clk => m_axis_aclk,
      wr_en => wr_en
    );
generic_pkt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstn_o,
      O => spkt_fifo_rst
    );
generic_pkt_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_araddr(4),
      I2 => s_axi_araddr(1),
      I3 => s_axi_araddr(2),
      I4 => s_axi_araddr(0),
      I5 => \^e\(0),
      O => spkt_fifo_ren
    );
interrupt_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA00000000"
    )
        port map (
      I0 => \ier_reg[14]\,
      I1 => \core_config_reg[1]\(2),
      I2 => \ier_reg[20]\(2),
      I3 => interrupt_INST_0_i_3_n_0,
      I4 => \ier_reg[11]\,
      I5 => \gie_reg[0]\,
      O => interrupt
    );
interrupt_INST_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => Q(0),
      I1 => \isr_i_reg[19]_0\(0),
      I2 => spkt_fifo_empty,
      O => isr_o(19)
    );
interrupt_INST_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => interrupt_INST_0_i_9_n_0,
      I1 => \ier_reg[20]\(1),
      I2 => \core_config_reg[1]\(1),
      I3 => \ier_reg[20]\(0),
      I4 => \core_config_reg[1]\(0),
      I5 => \ier_reg[4]\,
      O => interrupt_INST_0_i_3_n_0
    );
interrupt_INST_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \core_config_reg[1]\(3),
      I1 => \ier_reg[20]\(3),
      I2 => \core_config_reg[1]\(4),
      I3 => \ier_reg[20]\(5),
      I4 => \ier_reg[20]\(4),
      I5 => isr_o(19),
      O => interrupt_INST_0_i_9_n_0
    );
\isr_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FCF"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \isr_i_reg[19]_0\(0),
      I2 => spkt_fifo_empty,
      I3 => wr2_isr,
      O => \isr_i_reg[19]\(0)
    );
\rd_addr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => wr_req,
      I1 => reset_released,
      I2 => rd_req,
      I3 => s_axi_arvalid,
      O => \^e\(0)
    );
\s_axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \rd_addr_reg[5]\,
      I1 => disable_in_progress,
      I2 => \s_axi_rdata[0]_i_8_n_0\,
      I3 => \img_info1_vc3_reg[0]\,
      I4 => \rd_addr_reg[6]\(3),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[0]_i_3_n_0\
    );
\s_axi_rdata[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => spkt_fifo_rdata(0),
      I1 => \img_info1_vc2_reg[23]\(0),
      I2 => \img_info2_vc2_reg[5]\(0),
      I3 => \rd_addr_reg[6]\(4),
      I4 => \rd_addr_reg[6]\(0),
      O => \s_axi_rdata[0]_i_8_n_0\
    );
\s_axi_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_2_n_0\,
      I1 => \rd_addr_reg[3]_3\,
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      O => D(10)
    );
\s_axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(10),
      I1 => \img_info1_vc2_reg[23]\(10),
      I2 => \img_info1_vc3_reg[23]\(8),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[10]_i_2_n_0\
    );
\s_axi_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_2_n_0\,
      I1 => \rd_addr_reg[3]_4\,
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      O => D(11)
    );
\s_axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(11),
      I1 => \img_info1_vc2_reg[23]\(11),
      I2 => \img_info1_vc3_reg[23]\(9),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[11]_i_2_n_0\
    );
\s_axi_rdata[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[12]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[12]\,
      I2 => \core_config_reg[1]_5\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(12)
    );
\s_axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(12),
      I1 => \img_info1_vc2_reg[23]\(12),
      I2 => \img_info1_vc3_reg[23]\(10),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[12]_i_2_n_0\
    );
\s_axi_rdata[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[13]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[13]\,
      I2 => \core_config_reg[1]_6\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(13)
    );
\s_axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(13),
      I1 => \img_info1_vc2_reg[23]\(13),
      I2 => \img_info1_vc3_reg[23]\(11),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[13]_i_2_n_0\
    );
\s_axi_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_2_n_0\,
      I1 => \rd_addr_reg[3]_2\,
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      O => D(14)
    );
\s_axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(14),
      I1 => \img_info1_vc2_reg[23]\(14),
      I2 => \img_info1_vc3_reg[23]\(12),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[14]_i_2_n_0\
    );
\s_axi_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_2_n_0\,
      I1 => \rd_addr_reg[3]_1\,
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      O => D(15)
    );
\s_axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(15),
      I1 => \img_info1_vc2_reg[23]\(15),
      I2 => \img_info1_vc3_reg[23]\(13),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[15]_i_2_n_0\
    );
\s_axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(0),
      I2 => \rd_addr_reg[3]_0\,
      I3 => \s_axi_rdata[16]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(16)
    );
\s_axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(16),
      I1 => \img_info1_vc2_reg[23]\(16),
      I2 => \img_info1_vc3_reg[23]\(14),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[16]_i_3_n_0\
    );
\s_axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(1),
      I2 => \rd_addr_reg[3]\,
      I3 => \s_axi_rdata[17]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(17)
    );
\s_axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(17),
      I1 => \img_info1_vc2_reg[23]\(17),
      I2 => \img_info1_vc3_reg[23]\(15),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[17]_i_3_n_0\
    );
\s_axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(2),
      I2 => \rd_addr_reg[3]_8\,
      I3 => \s_axi_rdata[18]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(18)
    );
\s_axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(18),
      I1 => \img_info1_vc2_reg[23]\(18),
      I2 => \img_info1_vc3_reg[23]\(16),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[18]_i_3_n_0\
    );
\s_axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(3),
      I2 => \s_axi_rdata[19]_i_2_n_0\,
      I3 => \s_axi_rdata[19]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(19)
    );
\s_axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => \rd_addr_reg[6]\(1),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \rd_addr_reg[6]\(0),
      I3 => \img_info1_vc0_reg[19]\(0),
      I4 => \img_info1_vc1_reg[19]\(0),
      I5 => \s_axi_rdata[19]_i_4_n_0\,
      O => \s_axi_rdata[19]_i_2_n_0\
    );
\s_axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(19),
      I1 => \img_info1_vc2_reg[23]\(19),
      I2 => \img_info1_vc3_reg[23]\(17),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[19]_i_3_n_0\
    );
\s_axi_rdata[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF450045004500"
    )
        port map (
      I0 => Q(0),
      I1 => \isr_i_reg[19]_0\(0),
      I2 => spkt_fifo_empty,
      I3 => \rd_addr_reg[2]_4\,
      I4 => \ier_reg[20]\(4),
      I5 => \rd_addr_reg[2]_5\,
      O => \s_axi_rdata[19]_i_4_n_0\
    );
\s_axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF888888F8F88888"
    )
        port map (
      I0 => \rd_addr_reg[2]_6\,
      I1 => \syncstages_ff_reg[1]\(0),
      I2 => \s_axi_rdata[1]_i_8_n_0\,
      I3 => \img_info1_vc3_reg[1]\,
      I4 => \rd_addr_reg[6]\(3),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[1]_i_3_n_0\
    );
\s_axi_rdata[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => spkt_fifo_rdata(1),
      I1 => \img_info1_vc2_reg[23]\(1),
      I2 => \img_info2_vc2_reg[5]\(1),
      I3 => \rd_addr_reg[6]\(4),
      I4 => \rd_addr_reg[6]\(0),
      O => \s_axi_rdata[1]_i_8_n_0\
    );
\s_axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(4),
      I2 => \rd_addr_reg[3]_9\,
      I3 => \s_axi_rdata[20]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(20)
    );
\s_axi_rdata[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(20),
      I1 => \img_info1_vc2_reg[23]\(20),
      I2 => \img_info1_vc3_reg[23]\(18),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[20]_i_3_n_0\
    );
\s_axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(5),
      I2 => \ier_reg[21]\,
      I3 => \s_axi_rdata[21]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(21)
    );
\s_axi_rdata[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(21),
      I1 => \img_info1_vc2_reg[23]\(21),
      I2 => \img_info1_vc3_reg[23]\(19),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[21]_i_3_n_0\
    );
\s_axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88F8F888888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(6),
      I2 => \rd_addr_reg[3]_10\,
      I3 => \s_axi_rdata[22]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(22)
    );
\s_axi_rdata[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(22),
      I1 => \img_info1_vc2_reg[23]\(22),
      I2 => \img_info1_vc3_reg[23]\(20),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[22]_i_3_n_0\
    );
\s_axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8888888"
    )
        port map (
      I0 => \core_config_reg[1]_0\,
      I1 => O(7),
      I2 => \rd_addr_reg[6]\(3),
      I3 => \rd_addr_reg[6]\(2),
      I4 => \s_axi_rdata[23]_i_4_n_0\,
      I5 => \img_info1_vc1_reg[23]\,
      O => D(23)
    );
\s_axi_rdata[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(23),
      I1 => \img_info1_vc2_reg[23]\(23),
      I2 => \img_info1_vc3_reg[23]\(21),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[23]_i_4_n_0\
    );
\s_axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \rd_addr_reg[3]_6\,
      I1 => \core_config_reg[1]_0\,
      I2 => spkt_fifo_empty,
      I3 => \s_axi_rdata[2]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(2)
    );
\s_axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[2]_i_7_n_0\,
      I1 => \img_info1_vc3_reg[23]\(0),
      I2 => \img_info2_vc3_reg[5]\(0),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[2]_i_3_n_0\
    );
\s_axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \rd_addr_reg[6]\(0),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \img_info2_vc2_reg[5]\(2),
      I3 => \img_info1_vc2_reg[23]\(2),
      I4 => spkt_fifo_rdata(2),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[2]_i_7_n_0\
    );
\s_axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAEAEAEAEA"
    )
        port map (
      I0 => \rd_addr_reg[3]_7\,
      I1 => \core_config_reg[1]_0\,
      I2 => \syncstages_ff_reg[1]\(1),
      I3 => \s_axi_rdata[3]_i_3_n_0\,
      I4 => \rd_addr_reg[6]\(2),
      I5 => \rd_addr_reg[6]\(3),
      O => D(3)
    );
\s_axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[3]_i_7_n_0\,
      I1 => \img_info1_vc3_reg[23]\(1),
      I2 => \img_info2_vc3_reg[5]\(1),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[3]_i_3_n_0\
    );
\s_axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \rd_addr_reg[6]\(0),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \img_info2_vc2_reg[5]\(3),
      I3 => \img_info1_vc2_reg[23]\(3),
      I4 => spkt_fifo_rdata(3),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[3]_i_7_n_0\
    );
\s_axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB33BB33BB338830"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_2_n_0\,
      I1 => \rd_addr_reg[6]\(2),
      I2 => \rd_addr_reg[2]\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[2]_0\,
      I5 => \rd_addr_reg[2]_1\,
      O => D(4)
    );
\s_axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[4]_i_6_n_0\,
      I1 => \img_info1_vc3_reg[23]\(2),
      I2 => \img_info2_vc3_reg[5]\(2),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[4]_i_2_n_0\
    );
\s_axi_rdata[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \rd_addr_reg[6]\(0),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \img_info2_vc2_reg[5]\(4),
      I3 => \img_info1_vc2_reg[23]\(4),
      I4 => spkt_fifo_rdata(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[4]_i_6_n_0\
    );
\s_axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB33BB33BB338830"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_2_n_0\,
      I1 => \rd_addr_reg[6]\(2),
      I2 => \LX_INFO_GEN[0].lx_info_reg[0][5]\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[2]_2\,
      I5 => \rd_addr_reg[2]_3\,
      O => D(5)
    );
\s_axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_6_n_0\,
      I1 => \img_info1_vc3_reg[23]\(3),
      I2 => \img_info2_vc3_reg[5]\(3),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[5]_i_2_n_0\
    );
\s_axi_rdata[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D591C480"
    )
        port map (
      I0 => \rd_addr_reg[6]\(0),
      I1 => \rd_addr_reg[6]\(4),
      I2 => \img_info2_vc2_reg[5]\(5),
      I3 => \img_info1_vc2_reg[23]\(5),
      I4 => spkt_fifo_rdata(5),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[5]_i_6_n_0\
    );
\s_axi_rdata[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[6]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[6]\,
      I2 => \core_config_reg[1]_1\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(6)
    );
\s_axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(6),
      I1 => \img_info1_vc2_reg[23]\(6),
      I2 => \img_info1_vc3_reg[23]\(4),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[6]_i_2_n_0\
    );
\s_axi_rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[7]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[7]\,
      I2 => \core_config_reg[1]_2\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(7)
    );
\s_axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(7),
      I1 => \img_info1_vc2_reg[23]\(7),
      I2 => \img_info1_vc3_reg[23]\(5),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[7]_i_2_n_0\
    );
\s_axi_rdata[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[8]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[8]\,
      I2 => \core_config_reg[1]_3\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(8)
    );
\s_axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(8),
      I1 => \img_info1_vc2_reg[23]\(8),
      I2 => \img_info1_vc3_reg[23]\(6),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[8]_i_2_n_0\
    );
\s_axi_rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00FC00"
    )
        port map (
      I0 => \s_axi_rdata[9]_i_2_n_0\,
      I1 => \img_info1_vc1_reg[9]\,
      I2 => \core_config_reg[1]_4\,
      I3 => \rd_addr_reg[6]\(3),
      I4 => \rd_addr_reg[6]\(2),
      O => D(9)
    );
\s_axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0000000CC00AA"
    )
        port map (
      I0 => spkt_fifo_rdata(9),
      I1 => \img_info1_vc2_reg[23]\(9),
      I2 => \img_info1_vc3_reg[23]\(7),
      I3 => \rd_addr_reg[6]\(0),
      I4 => \rd_addr_reg[6]\(4),
      I5 => \rd_addr_reg[6]\(1),
      O => \s_axi_rdata[9]_i_2_n_0\
    );
\s_axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rd_addr_reg[3]_5\,
      I1 => \s_axi_rdata[0]_i_3_n_0\,
      O => D(0),
      S => \rd_addr_reg[6]\(2)
    );
\s_axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \img_info2_vc0_reg[1]\,
      I1 => \s_axi_rdata[1]_i_3_n_0\,
      O => D(1),
      S => \rd_addr_reg[6]\(2)
    );
xpm_arst_03: entity work.\bd_bf15_rx_0_xpm_cdc_async_rst__parameterized0\
     port map (
      dest_arst => rstn_o,
      dest_clk => m_axis_aclk,
      src_arst => rstn_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 41 downto 0 );
    empty : out STD_LOGIC;
    phecc_start : out STD_LOGIC;
    err_sot_sync : out STD_LOGIC;
    nxt_state0 : out STD_LOGIC;
    reg_status : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \LINE_BUF_WR_64.mem_data_l32_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \LINE_BUF_WR_64.mem_data_l32_reg[0]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[1]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[2]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[3]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[4]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[5]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[6]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[7]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[8]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[10]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[11]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[16]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[17]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[18]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[19]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[20]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[22]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[13]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[9]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[12]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[14]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[15]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[21]\ : out STD_LOGIC;
    \LINE_BUF_WR_64.mem_data_l32_reg[23]\ : out STD_LOGIC;
    \crc_p_value_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rst : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 41 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    pkt_valid : in STD_LOGIC;
    core_men_r2c : in STD_LOGIC;
    \FSM_sequential_cur_state_reg[2]\ : in STD_LOGIC;
    \data_type_reg_reg[5]\ : in STD_LOGIC;
    pkt_rdvld_reg : in STD_LOGIC;
    \data_type_reg_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_pkt_fifo is
  signal \^dout\ : STD_LOGIC_VECTOR ( 41 downto 0 );
  signal \^err_sot_sync\ : STD_LOGIC;
  signal pkt_fifo_full : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cur_state[0]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \HSC2R_CDC[12].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \HSC2R_CDC[13].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \HSC2R_CDC[14].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \HSC2R_CDC[15].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \HSC2R_CDC[16].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \HSC2R_CDC[17].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \HSC2R_CDC[18].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \HSC2R_CDC[19].hsc2r_bus_cdc_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[0]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[10]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[11]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[12]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[13]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[14]_i_2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[15]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[16]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[17]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[18]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[19]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[1]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[21]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[22]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[23]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[2]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[3]_i_2\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[4]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[5]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[6]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[7]_i_2\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \LINE_BUF_WR_64.mem_data_l32[8]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \crc_p_value[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \crc_p_value[10]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \crc_p_value[11]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \crc_p_value[12]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \crc_p_value[13]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \crc_p_value[14]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \crc_p_value[15]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \crc_p_value[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \crc_p_value[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \crc_p_value[3]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \crc_p_value[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \crc_p_value[5]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \crc_p_value[6]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \crc_p_value[7]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \crc_p_value[8]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \crc_p_value[9]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of phecc_start_d1_i_1 : label is "soft_lutpair89";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of pkt_fifo : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo1,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of pkt_fifo : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of pkt_fifo : label is "fifo_generator_v13_2_0,Vivado 2017.3";
begin
  dout(41 downto 0) <= \^dout\(41 downto 0);
  err_sot_sync <= \^err_sot_sync\;
\FSM_sequential_cur_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^dout\(40),
      I1 => pkt_valid,
      I2 => core_men_r2c,
      I3 => \^err_sot_sync\,
      O => nxt_state0
    );
\HSC2R_CDC[10].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \^dout\(38),
      I1 => \^dout\(8),
      I2 => \^dout\(28),
      I3 => \^dout\(18),
      I4 => pkt_valid,
      I5 => \^dout\(40),
      O => reg_status(0)
    );
\HSC2R_CDC[11].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000F000F000E000"
    )
        port map (
      I0 => \^dout\(19),
      I1 => \^dout\(29),
      I2 => pkt_valid,
      I3 => \^dout\(40),
      I4 => \^dout\(9),
      I5 => \^dout\(39),
      O => reg_status(1)
    );
\HSC2R_CDC[12].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(8),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(2)
    );
\HSC2R_CDC[13].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(9),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(3)
    );
\HSC2R_CDC[14].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(18),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(4)
    );
\HSC2R_CDC[15].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(19),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(5)
    );
\HSC2R_CDC[16].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(28),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(6)
    );
\HSC2R_CDC[17].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(29),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(7)
    );
\HSC2R_CDC[18].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(38),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(8)
    );
\HSC2R_CDC[19].hsc2r_bus_cdc_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dout\(39),
      I1 => pkt_valid,
      I2 => \^dout\(40),
      O => reg_status(9)
    );
\LINE_BUF_WR_64.mem_data_l32[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(0),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(1),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[0]\
    );
\LINE_BUF_WR_64.mem_data_l32[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(12),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(16),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[10]\
    );
\LINE_BUF_WR_64.mem_data_l32[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(13),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(17),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[11]\
    );
\LINE_BUF_WR_64.mem_data_l32[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \^dout\(14),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(24),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[12]\
    );
\LINE_BUF_WR_64.mem_data_l32[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \^dout\(15),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(25),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[13]\
    );
\LINE_BUF_WR_64.mem_data_l32[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \^dout\(16),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(26),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[14]\
    );
\LINE_BUF_WR_64.mem_data_l32[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F7"
    )
        port map (
      I0 => \^dout\(17),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(27),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[15]\
    );
\LINE_BUF_WR_64.mem_data_l32[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(20),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(21),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[16]\
    );
\LINE_BUF_WR_64.mem_data_l32[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(21),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(22),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[17]\
    );
\LINE_BUF_WR_64.mem_data_l32[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(22),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(23),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[18]\
    );
\LINE_BUF_WR_64.mem_data_l32[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(23),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(24),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[19]\
    );
\LINE_BUF_WR_64.mem_data_l32[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(1),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(2),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[1]\
    );
\LINE_BUF_WR_64.mem_data_l32[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(24),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(27),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[20]\
    );
\LINE_BUF_WR_64.mem_data_l32[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \^dout\(25),
      I1 => \data_type_reg_reg[5]\,
      I2 => \data_type_reg_reg[1]\,
      I3 => \^dout\(30),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[21]\
    );
\LINE_BUF_WR_64.mem_data_l32[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(26),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(31),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[22]\
    );
\LINE_BUF_WR_64.mem_data_l32[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \^dout\(17),
      I1 => \data_type_reg_reg[1]\,
      I2 => \^dout\(32),
      I3 => \data_type_reg_reg[5]\,
      I4 => \^dout\(27),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[23]\
    );
\LINE_BUF_WR_64.mem_data_l32[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(34),
      I3 => pkt_rdvld_reg,
      I4 => \data_type_reg_reg[1]\,
      I5 => \^dout\(0),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[27]\(0)
    );
\LINE_BUF_WR_64.mem_data_l32[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^dout\(31),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(35),
      I3 => pkt_rdvld_reg,
      I4 => \data_type_reg_reg[1]\,
      I5 => \^dout\(1),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[27]\(1)
    );
\LINE_BUF_WR_64.mem_data_l32[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(36),
      I3 => pkt_rdvld_reg,
      I4 => \data_type_reg_reg[1]\,
      I5 => \^dout\(2),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[27]\(2)
    );
\LINE_BUF_WR_64.mem_data_l32[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \^dout\(33),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(37),
      I3 => pkt_rdvld_reg,
      I4 => \data_type_reg_reg[1]\,
      I5 => \^dout\(3),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[27]\(3)
    );
\LINE_BUF_WR_64.mem_data_l32[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(2),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(3),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[2]\
    );
\LINE_BUF_WR_64.mem_data_l32[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(3),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(4),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[3]\
    );
\LINE_BUF_WR_64.mem_data_l32[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(4),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(7),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[4]\
    );
\LINE_BUF_WR_64.mem_data_l32[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(5),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(10),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[5]\
    );
\LINE_BUF_WR_64.mem_data_l32[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(6),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(11),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[6]\
    );
\LINE_BUF_WR_64.mem_data_l32[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(7),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(12),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[7]\
    );
\LINE_BUF_WR_64.mem_data_l32[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \data_type_reg_reg[5]\,
      I2 => \^dout\(14),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[8]\
    );
\LINE_BUF_WR_64.mem_data_l32[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB888B8"
    )
        port map (
      I0 => \^dout\(21),
      I1 => \data_type_reg_reg[1]\,
      I2 => \^dout\(15),
      I3 => \data_type_reg_reg[5]\,
      I4 => \^dout\(11),
      O => \LINE_BUF_WR_64.mem_data_l32_reg[9]\
    );
\crc_p_value[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(30),
      I1 => \^dout\(20),
      I2 => Q(0),
      I3 => \^dout\(10),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(0)
    );
\crc_p_value[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(22),
      I1 => Q(1),
      I2 => \^dout\(32),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(10)
    );
\crc_p_value[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(23),
      I1 => Q(1),
      I2 => \^dout\(33),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(11)
    );
\crc_p_value[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(24),
      I1 => Q(1),
      I2 => \^dout\(34),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(12)
    );
\crc_p_value[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(25),
      I1 => Q(1),
      I2 => \^dout\(35),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(13)
    );
\crc_p_value[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(26),
      I1 => Q(1),
      I2 => \^dout\(36),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(14)
    );
\crc_p_value[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(27),
      I1 => Q(1),
      I2 => \^dout\(37),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(15)
    );
\crc_p_value[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(31),
      I1 => \^dout\(11),
      I2 => Q(1),
      I3 => \^dout\(21),
      I4 => Q(0),
      O => \crc_p_value_reg[15]\(1)
    );
\crc_p_value[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(32),
      I1 => \^dout\(22),
      I2 => Q(0),
      I3 => \^dout\(12),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(2)
    );
\crc_p_value[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(33),
      I1 => \^dout\(23),
      I2 => Q(0),
      I3 => \^dout\(13),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(3)
    );
\crc_p_value[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(34),
      I1 => \^dout\(24),
      I2 => Q(0),
      I3 => \^dout\(14),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(4)
    );
\crc_p_value[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(35),
      I1 => \^dout\(25),
      I2 => Q(0),
      I3 => \^dout\(15),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(5)
    );
\crc_p_value[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(36),
      I1 => \^dout\(26),
      I2 => Q(0),
      I3 => \^dout\(16),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(6)
    );
\crc_p_value[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF0F"
    )
        port map (
      I0 => \^dout\(37),
      I1 => \^dout\(27),
      I2 => Q(0),
      I3 => \^dout\(17),
      I4 => Q(1),
      O => \crc_p_value_reg[15]\(7)
    );
\crc_p_value[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22F3"
    )
        port map (
      I0 => \^dout\(20),
      I1 => Q(1),
      I2 => \^dout\(30),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(8)
    );
\crc_p_value[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CAF"
    )
        port map (
      I0 => \^dout\(31),
      I1 => \^dout\(21),
      I2 => Q(1),
      I3 => Q(0),
      O => \crc_p_value_reg[15]\(9)
    );
phecc_start_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^dout\(40),
      I1 => pkt_valid,
      I2 => core_men_r2c,
      I3 => \FSM_sequential_cur_state_reg[2]\,
      I4 => \^err_sot_sync\,
      O => phecc_start
    );
phecc_start_d1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dout\(18),
      I1 => \^dout\(28),
      I2 => \^dout\(8),
      I3 => \^dout\(38),
      O => \^err_sot_sync\
    );
pkt_fifo: entity work.bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo1
     port map (
      din(41 downto 0) => din(41 downto 0),
      dout(41 downto 0) => \^dout\(41 downto 0),
      empty => empty,
      full => pkt_fifo_full,
      rd_clk => m_axis_aclk,
      rd_en => rd_en,
      rst => rst,
      wr_clk => dl0_rxbyteclkhs,
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    rst : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    \pkt_fifo_cnt_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    dl3_rxbyteclkhs : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    empty_fwft_i_reg_0 : in STD_LOGIC;
    mst_rd_en_d1_reg : in STD_LOGIC;
    empty_fwft_i_reg_1 : in STD_LOGIC;
    o_pkt_prcng : in STD_LOGIC;
    dest_arst : in STD_LOGIC;
    \arststages_ff_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo is
  signal \^empty\ : STD_LOGIC;
  signal \^pkt_fifo_cnt_reg[0]\ : STD_LOGIC;
  signal ppi_fifo3_full : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  signal \^rst\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_0,Vivado 2017.3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \CSI_OPT3_OFF.ppi_fifo_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pkt_fifo_cnt[1]_i_4\ : label is "soft_lutpair20";
begin
  empty <= \^empty\;
  \pkt_fifo_cnt_reg[0]\ <= \^pkt_fifo_cnt_reg[0]\;
  rd_en <= \^rd_en\;
  rst <= \^rst\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0
     port map (
      clk => dl3_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => dout(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo3_full,
      rd_en => \^rd_en\,
      rst => \^rst\,
      wr_en => ppi_fifo_wen
    );
\CSI_OPT3_OFF.ppi_fifo_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => mst_rd_en_d1_reg,
      O => \^rd_en\
    );
\CSI_OPT3_OFF.ppi_fifo_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => dest_arst,
      I1 => \arststages_ff_reg[1]\,
      O => \^rst\
    );
\pkt_fifo_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^pkt_fifo_cnt_reg[0]\,
      I1 => o_pkt_prcng,
      O => E(0)
    );
\pkt_fifo_cnt[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F00FF"
    )
        port map (
      I0 => \^empty\,
      I1 => empty_fwft_i_reg,
      I2 => empty_fwft_i_reg_0,
      I3 => mst_rd_en_d1_reg,
      I4 => empty_fwft_i_reg_1,
      O => \^pkt_fifo_cnt_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__1\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    mst_rd_en_d1_reg : out STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    mst_rd_en_d1_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__1\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo";
end \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__1\;

architecture STRUCTURE of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__1\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal ppi_fifo0_full : STD_LOGIC;
  signal ppi_fifo_l0_ren : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_0,Vivado 2017.3";
begin
  dout(11 downto 0) <= \^dout\(11 downto 0);
  empty <= \^empty\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.\bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__1\
     port map (
      clk => dl0_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => \^dout\(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo0_full,
      rd_en => ppi_fifo_l0_ren,
      rst => rst,
      wr_en => ppi_fifo_wen
    );
\CSI_OPT3_OFF.ppi_fifo_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => mst_rd_en_d1_reg_0,
      O => ppi_fifo_l0_ren
    );
mst_rd_en_d1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \^empty\,
      I1 => empty_fwft_i_reg,
      I2 => \^dout\(10),
      I3 => \goreg_dm.dout_i_reg[10]\(0),
      I4 => \goreg_dm.dout_i_reg[10]_0\(0),
      I5 => empty_fwft_i_reg_0,
      O => mst_rd_en_d1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__2\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    mst_rd_en_d1_reg : out STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    mst_rd_en_d1_reg_0 : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_dm.dout_i_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__2\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo";
end \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__2\;

architecture STRUCTURE of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__2\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal ppi_fifo1_full : STD_LOGIC;
  signal \^rd_en\ : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_0,Vivado 2017.3";
begin
  dout(11 downto 0) <= \^dout\(11 downto 0);
  empty <= \^empty\;
  rd_en <= \^rd_en\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.\bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__2\
     port map (
      clk => dl1_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => \^dout\(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo1_full,
      rd_en => \^rd_en\,
      rst => rst,
      wr_en => ppi_fifo_wen
    );
\CSI_OPT3_OFF.ppi_fifo_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => mst_rd_en_d1_reg_0,
      O => \^rd_en\
    );
mst_rd_en_d1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000000"
    )
        port map (
      I0 => \^dout\(10),
      I1 => \^empty\,
      I2 => empty_fwft_i_reg,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \goreg_dm.dout_i_reg[10]\(0),
      O => mst_rd_en_d1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__3\ is
  port (
    dout : out STD_LOGIC_VECTOR ( 11 downto 0 );
    empty : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 9 downto 0 );
    dl2_rxbyteclkhs : in STD_LOGIC;
    rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ppi_fifo_wen : in STD_LOGIC;
    mst_rd_en_d1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__3\ : entity is "mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo";
end \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__3\;

architecture STRUCTURE of \bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_ppi_fifo__xdcDup__3\ is
  signal \^dout\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal ppi_fifo2_full : STD_LOGIC;
  signal ppi_fifo_l2_ren : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \CSI_OPT3_OFF.ppi_fifo\ : label is "mipi_csi2_rx_ctrl_v1_0_6_fifo0,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \CSI_OPT3_OFF.ppi_fifo\ : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of \CSI_OPT3_OFF.ppi_fifo\ : label is "fifo_generator_v13_2_0,Vivado 2017.3";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \buf2[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \buf2[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \buf2[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \buf2[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \buf2[4]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \buf2[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \buf2[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \buf2[7]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \buf2[8]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \buf2[9]_i_2\ : label is "soft_lutpair11";
begin
  dout(11 downto 0) <= \^dout\(11 downto 0);
  empty <= \^empty\;
\CSI_OPT3_OFF.ppi_fifo\: entity work.\bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fifo0__xdcDup__3\
     port map (
      clk => dl2_rxbyteclkhs,
      din(11 downto 0) => din(11 downto 0),
      dout(11 downto 0) => \^dout\(11 downto 0),
      empty => \^empty\,
      full => ppi_fifo2_full,
      rd_en => ppi_fifo_l2_ren,
      rst => rst,
      wr_en => ppi_fifo_wen
    );
\CSI_OPT3_OFF.ppi_fifo_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^empty\,
      I1 => mst_rd_en_d1_reg,
      O => ppi_fifo_l2_ren
    );
\buf2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(0),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(0),
      O => D(0)
    );
\buf2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(1),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(1),
      O => D(1)
    );
\buf2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(2),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(2),
      O => D(2)
    );
\buf2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(3),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(3),
      O => D(3)
    );
\buf2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(4),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(4),
      O => D(4)
    );
\buf2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(5),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(5),
      O => D(5)
    );
\buf2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(6),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(6),
      O => D(6)
    );
\buf2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(7),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(7),
      O => D(7)
    );
\buf2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(8),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(8),
      O => D(8)
    );
\buf2[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dout\(9),
      I1 => Q(0),
      I2 => \goreg_dm.dout_i_reg[9]\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_top__parameterized1\ is
  port (
    DATA_COUNT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \bd_bf15_rx_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\bd_bf15_rx_0_fifo_generator_ramfifo__parameterized1\
     port map (
      almost_full => almost_full,
      clk => clk,
      data_count(11 downto 0) => DATA_COUNT(11 downto 0),
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_reg_inf is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC;
    \syncstages_ff_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \syncstages_ff_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    src_ff_reg : out STD_LOGIC;
    src_rcv : out STD_LOGIC;
    src_send : out STD_LOGIC;
    rstn_i : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    cl_enable : out STD_LOGIC;
    pktnppi_fifo_rst_ack_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    \ERR_FRAME_SYNC[3].fe_hunt_reg[3]\ : out STD_LOGIC;
    \isr_i_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr2_isr : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    \s_axi_rdata_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awready : out STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    \LP_CNT_C2R[0].lp_count_reg[0][0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cur_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_aclk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 21 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    full : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    diwc_corrected : in STD_LOGIC_VECTOR ( 23 downto 0 );
    data_shutdown : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    lp_count_en : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aresetn : in STD_LOGIC;
    img_send_reg_0 : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    \core_config_reg[1]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \isr_i_reg[31]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    p_0_in9_in : in STD_LOGIC;
    p_0_in10_in : in STD_LOGIC;
    \ier_reg[9]_0\ : in STD_LOGIC;
    isr_0 : in STD_LOGIC;
    p_0_in19_in : in STD_LOGIC;
    \syncstages_ff_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in14_in : in STD_LOGIC;
    p_0_in13_in : in STD_LOGIC;
    p_0_in12_in : in STD_LOGIC;
    p_0_in11_in : in STD_LOGIC;
    dest_pulse : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_rready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lx_info_all : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \arststages_ff_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_reg_inf : entity is "mipi_csi2_rx_ctrl_v1_0_6_reg_inf";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_reg_inf;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_reg_inf is
  signal \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[0].lp_count_reg[0]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[1].lp_count_reg[1]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[2].lp_count_reg[2]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_1\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_2\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_3\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_5\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_6\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_7\ : STD_LOGIC;
  signal \LP_CNT_C2R[3].lp_count_reg[3]_8\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \LX_INFO_GEN[0].lx_info_reg[0]_1\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \LX_INFO_GEN[1].lx_info_reg[1]_2\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \LX_INFO_GEN[2].lx_info_reg[2]_3\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \LX_INFO_GEN[3].lx_info_reg[3]_4\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SD_INV_1.shutdown_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \active_lanes[1]_i_1_n_0\ : STD_LOGIC;
  signal active_lanes_r2p : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cl_enable_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of cl_enable_i : signal is std.standard.true;
  signal cl_info : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \core_config[1]_i_1_n_0\ : STD_LOGIC;
  signal \core_config[1]_i_2_n_0\ : STD_LOGIC;
  signal \core_config_reg_n_0_[0]\ : STD_LOGIC;
  signal core_en_d1 : STD_LOGIC;
  signal core_men : STD_LOGIC;
  signal data_dis_done : STD_LOGIC;
  signal data_dis_done_i_1_n_0 : STD_LOGIC;
  signal data_shutdown_c2r : STD_LOGIC;
  signal \^dest_out\ : STD_LOGIC;
  signal disable_in_progress : STD_LOGIC;
  signal disable_in_progress_d1 : STD_LOGIC;
  signal disable_in_progress_d1_i_2_n_0 : STD_LOGIC;
  signal gen_spkt_fifo_n_10 : STD_LOGIC;
  signal gen_spkt_fifo_n_11 : STD_LOGIC;
  signal gen_spkt_fifo_n_12 : STD_LOGIC;
  signal gen_spkt_fifo_n_13 : STD_LOGIC;
  signal gen_spkt_fifo_n_14 : STD_LOGIC;
  signal gen_spkt_fifo_n_15 : STD_LOGIC;
  signal gen_spkt_fifo_n_16 : STD_LOGIC;
  signal gen_spkt_fifo_n_17 : STD_LOGIC;
  signal gen_spkt_fifo_n_18 : STD_LOGIC;
  signal gen_spkt_fifo_n_19 : STD_LOGIC;
  signal gen_spkt_fifo_n_20 : STD_LOGIC;
  signal gen_spkt_fifo_n_21 : STD_LOGIC;
  signal gen_spkt_fifo_n_22 : STD_LOGIC;
  signal gen_spkt_fifo_n_23 : STD_LOGIC;
  signal gen_spkt_fifo_n_24 : STD_LOGIC;
  signal gen_spkt_fifo_n_25 : STD_LOGIC;
  signal gen_spkt_fifo_n_26 : STD_LOGIC;
  signal gen_spkt_fifo_n_3 : STD_LOGIC;
  signal gen_spkt_fifo_n_4 : STD_LOGIC;
  signal gen_spkt_fifo_n_5 : STD_LOGIC;
  signal gen_spkt_fifo_n_6 : STD_LOGIC;
  signal gen_spkt_fifo_n_7 : STD_LOGIC;
  signal gen_spkt_fifo_n_8 : STD_LOGIC;
  signal gen_spkt_fifo_n_9 : STD_LOGIC;
  signal \gie[0]_i_1_n_0\ : STD_LOGIC;
  signal \gie_reg_n_0_[0]\ : STD_LOGIC;
  signal ier : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \ier_reg_n_0_[10]\ : STD_LOGIC;
  signal \ier_reg_n_0_[11]\ : STD_LOGIC;
  signal \ier_reg_n_0_[12]\ : STD_LOGIC;
  signal \ier_reg_n_0_[13]\ : STD_LOGIC;
  signal \ier_reg_n_0_[14]\ : STD_LOGIC;
  signal \ier_reg_n_0_[15]\ : STD_LOGIC;
  signal \ier_reg_n_0_[16]\ : STD_LOGIC;
  signal \ier_reg_n_0_[17]\ : STD_LOGIC;
  signal \ier_reg_n_0_[18]\ : STD_LOGIC;
  signal \ier_reg_n_0_[19]\ : STD_LOGIC;
  signal \ier_reg_n_0_[1]\ : STD_LOGIC;
  signal \ier_reg_n_0_[20]\ : STD_LOGIC;
  signal \ier_reg_n_0_[21]\ : STD_LOGIC;
  signal \ier_reg_n_0_[2]\ : STD_LOGIC;
  signal \ier_reg_n_0_[3]\ : STD_LOGIC;
  signal \ier_reg_n_0_[4]\ : STD_LOGIC;
  signal \ier_reg_n_0_[5]\ : STD_LOGIC;
  signal \ier_reg_n_0_[6]\ : STD_LOGIC;
  signal \ier_reg_n_0_[7]\ : STD_LOGIC;
  signal \ier_reg_n_0_[8]\ : STD_LOGIC;
  signal img_info1_vc0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc0[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc0[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc1[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc1[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc2[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc2[31]_i_1_n_0\ : STD_LOGIC;
  signal img_info1_vc3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \img_info1_vc3[15]_i_1_n_0\ : STD_LOGIC;
  signal \img_info1_vc3[31]_i_1_n_0\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc0_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc1_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc2_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_info2_vc3_reg_n_0_[5]\ : STD_LOGIC;
  signal img_vld : STD_LOGIC;
  signal img_vld0 : STD_LOGIC;
  signal img_vld_i : STD_LOGIC;
  signal img_vld_out_i : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \img_vld_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[16]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[17]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[18]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[19]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[20]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[21]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[22]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[23]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \img_vld_out_reg_n_0_[9]\ : STD_LOGIC;
  signal interrupt_INST_0_i_12_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_13_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_1_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_21_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_4_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_5_n_0 : STD_LOGIC;
  signal interrupt_INST_0_i_6_n_0 : STD_LOGIC;
  signal l0_ppiclk_ss1 : STD_LOGIC;
  signal l1_ppiclk_ss1 : STD_LOGIC;
  signal l2_ppiclk_ss1 : STD_LOGIC;
  signal l3_ppiclk_ss1 : STD_LOGIC;
  signal lp_count_all : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal lp_count_en_c2r_0 : STD_LOGIC;
  signal lp_count_en_c2r_1 : STD_LOGIC;
  signal lp_count_en_c2r_2 : STD_LOGIC;
  signal lp_count_en_c2r_3 : STD_LOGIC;
  signal lp_count_pulse_0 : STD_LOGIC;
  signal lp_count_pulse_1 : STD_LOGIC;
  signal lp_count_pulse_2 : STD_LOGIC;
  signal lp_count_pulse_3 : STD_LOGIC;
  signal lx_info : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_11_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pkt_dis_done : STD_LOGIC;
  signal pktnppi_fifo_rst0 : STD_LOGIC;
  signal pktnppi_fifo_rst_ack : STD_LOGIC;
  signal pktnppi_fifo_rst_ack_i : STD_LOGIC;
  signal \^pktnppi_fifo_rst_ack_i_reg_0\ : STD_LOGIC;
  signal ppi_dis_done_i_2_n_0 : STD_LOGIC;
  signal \prot_config[1]_i_1_n_0\ : STD_LOGIC;
  signal rd_req : STD_LOGIC;
  signal rd_req_i_1_n_0 : STD_LOGIC;
  signal reset_released : STD_LOGIC;
  signal \^rstn_i\ : STD_LOGIC;
  signal \^s_axi_bvalid\ : STD_LOGIC;
  signal s_axi_bvalid_i_2_n_0 : STD_LOGIC;
  signal \s_axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[10]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[11]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[12]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[13]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[14]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[15]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[16]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[17]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[18]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[20]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[22]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[23]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[2]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[30]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_10_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_11_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_12_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_13_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_14_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_15_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_16_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_17_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_18_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_19_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_20_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_21_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_22_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_23_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_24_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_25_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_26_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_27_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_28_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_29_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_30_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_31_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_32_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_33_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_34_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[31]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[4]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_7_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_8_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[8]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata[9]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[23]_i_3_n_7\ : STD_LOGIC;
  signal \^s_axi_rdata_reg[31]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \s_axi_rdata_reg[31]_i_8_n_1\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_2\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_3\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_5\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_6\ : STD_LOGIC;
  signal \s_axi_rdata_reg[31]_i_8_n_7\ : STD_LOGIC;
  signal \^s_axi_rvalid\ : STD_LOGIC;
  signal s_axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal shutdown_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of shutdown_i : signal is std.standard.true;
  signal soft_rst_d1 : STD_LOGIC;
  signal spkt_fifo_dis_done : STD_LOGIC;
  signal spkt_fifo_dis_done_i_1_n_0 : STD_LOGIC;
  signal spkt_fifo_dis_done_reg_n_0 : STD_LOGIC;
  signal spkt_fifo_rst_ack : STD_LOGIC;
  signal spkt_fifo_rst_r2c : STD_LOGIC;
  signal \^src_ff_reg\ : STD_LOGIC;
  signal \^src_send\ : STD_LOGIC;
  signal \^syncstages_ff_reg[0]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^syncstages_ff_reg[0]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal vc_num : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^wr2_isr\ : STD_LOGIC;
  signal \wr_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[6]_i_2_n_0\ : STD_LOGIC;
  signal wr_req : STD_LOGIC;
  signal wr_req016_out : STD_LOGIC;
  signal xpm_array_single_02_n_0 : STD_LOGIC;
  signal xpm_array_single_02_n_1 : STD_LOGIC;
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_axi_rdata_reg[23]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_axi_rdata_reg[31]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_xpm_array_single_01_dest_out_UNCONNECTED : STD_LOGIC_VECTOR ( 21 downto 0 );
  signal NLW_xpm_single_01_dest_out_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_single_05_dest_out_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \LP_CNTS[0].lp_data[0]_i_3\ : label is "soft_lutpair179";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute RST_USED : integer;
  attribute RST_USED of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \LP_CNT_C2R[0].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \LP_CNT_C2R[0].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \LP_CNT_C2R[0].xpm_pulse_01\ : label is "TRUE";
  attribute DEST_SYNC_FF of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[1].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[1].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[1].xpm_pulse_01\ : label is "TRUE";
  attribute DEST_SYNC_FF of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[2].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[2].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[2].xpm_pulse_01\ : label is "TRUE";
  attribute DEST_SYNC_FF of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 2;
  attribute INIT_SYNC_FF of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute REG_OUTPUT of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute RST_USED of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 1;
  attribute SIM_ASSERT_CHK of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute VERSION of \LP_CNT_C2R[3].xpm_pulse_01\ : label is 0;
  attribute XPM_CDC of \LP_CNT_C2R[3].xpm_pulse_01\ : label is "PULSE";
  attribute XPM_MODULE of \LP_CNT_C2R[3].xpm_pulse_01\ : label is "TRUE";
  attribute DONT_TOUCH of \SD_INV_1.cl_enable_i_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \SD_INV_1.cl_enable_i_reg\ : label is "yes";
  attribute SOFT_HLUTNM of \SD_INV_1.shutdown_i[3]_i_1\ : label is "soft_lutpair178";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[0]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[0]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[1]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[1]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[2]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[2]\ : label is "yes";
  attribute DONT_TOUCH of \SD_INV_1.shutdown_i_reg[3]\ : label is std.standard.true;
  attribute KEEP of \SD_INV_1.shutdown_i_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of data_dis_done_i_1 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of disable_in_progress_d1_i_1 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of disable_in_progress_d1_i_2 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \gie[0]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \ier[31]_i_2\ : label is "soft_lutpair175";
  attribute DEST_EXT_HSK : integer;
  attribute DEST_EXT_HSK of img_info_cdc : label is 0;
  attribute DEST_SYNC_FF of img_info_cdc : label is 2;
  attribute INIT_SYNC_FF of img_info_cdc : label is 0;
  attribute SIM_ASSERT_CHK of img_info_cdc : label is 0;
  attribute SRC_SYNC_FF : integer;
  attribute SRC_SYNC_FF of img_info_cdc : label is 2;
  attribute VERSION of img_info_cdc : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of img_info_cdc : label is 24;
  attribute XPM_CDC of img_info_cdc : label is "HANDSHAKE";
  attribute XPM_MODULE of img_info_cdc : label is "TRUE";
  attribute SOFT_HLUTNM of \isr_i[31]_i_3\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of pktnppi_fifo_rst_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of s_axi_arready_INST_0 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of s_axi_awready_INST_0 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of s_axi_bvalid_i_2 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \s_axi_rdata[0]_i_7\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_5\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_axi_rdata[13]_i_6\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \s_axi_rdata[16]_i_4\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \s_axi_rdata[17]_i_4\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \s_axi_rdata[1]_i_4\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_axi_rdata[23]_i_21\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_axi_rdata[2]_i_5\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \s_axi_rdata[2]_i_8\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_3\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_5\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \s_axi_rdata[30]_i_6\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_26\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_32\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_5\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_7\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \s_axi_rdata[31]_i_9\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_5\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \s_axi_rdata[3]_i_9\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \s_axi_rdata[5]_i_8\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \s_axi_rdata[5]_i_9\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of s_axi_wready_INST_0 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of wr_req_i_1 : label is "soft_lutpair162";
  attribute DEST_SYNC_FF of xpm_array_single_01 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_01 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_01 : label is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xpm_array_single_01 : label is 1;
  attribute VERSION of xpm_array_single_01 : label is 0;
  attribute WIDTH of xpm_array_single_01 : label is 22;
  attribute XPM_CDC of xpm_array_single_01 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_01 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_02 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_02 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_02 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_02 : label is 0;
  attribute VERSION of xpm_array_single_02 : label is 0;
  attribute WIDTH of xpm_array_single_02 : label is 2;
  attribute XPM_CDC of xpm_array_single_02 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_02 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_03 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_03 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_03 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_03 : label is 0;
  attribute VERSION of xpm_array_single_03 : label is 0;
  attribute WIDTH of xpm_array_single_03 : label is 2;
  attribute XPM_CDC of xpm_array_single_03 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_03 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_array_single_04 : label is 2;
  attribute INIT_SYNC_FF of xpm_array_single_04 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_array_single_04 : label is 0;
  attribute SRC_INPUT_REG of xpm_array_single_04 : label is 0;
  attribute VERSION of xpm_array_single_04 : label is 0;
  attribute WIDTH of xpm_array_single_04 : label is 2;
  attribute XPM_CDC of xpm_array_single_04 : label is "ARRAY_SINGLE";
  attribute XPM_MODULE of xpm_array_single_04 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_01 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_01 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_01 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_01 : label is 0;
  attribute VERSION of xpm_single_01 : label is 0;
  attribute XPM_CDC of xpm_single_01 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_01 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_02 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_02 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_02 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_02 : label is 1;
  attribute VERSION of xpm_single_02 : label is 0;
  attribute XPM_CDC of xpm_single_02 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_02 : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_single_02_i_1 : label is "soft_lutpair172";
  attribute DEST_SYNC_FF of xpm_single_05 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_05 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_05 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_05 : label is 1;
  attribute VERSION of xpm_single_05 : label is 0;
  attribute XPM_CDC of xpm_single_05 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_05 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_07 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_07 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_07 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_07 : label is 0;
  attribute VERSION of xpm_single_07 : label is 0;
  attribute XPM_CDC of xpm_single_07 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_07 : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_single_07_i_1 : label is "soft_lutpair179";
  attribute DEST_SYNC_FF of xpm_single_08 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_08 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_08 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_08 : label is 0;
  attribute VERSION of xpm_single_08 : label is 0;
  attribute XPM_CDC of xpm_single_08 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_08 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_17 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_17 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_17 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_17 : label is 0;
  attribute VERSION of xpm_single_17 : label is 0;
  attribute XPM_CDC of xpm_single_17 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_17 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_18 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_18 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_18 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_18 : label is 0;
  attribute VERSION of xpm_single_18 : label is 0;
  attribute XPM_CDC of xpm_single_18 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_18 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_19 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_19 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_19 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_19 : label is 0;
  attribute VERSION of xpm_single_19 : label is 0;
  attribute XPM_CDC of xpm_single_19 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_19 : label is "TRUE";
  attribute DEST_SYNC_FF of xpm_single_20 : label is 2;
  attribute INIT_SYNC_FF of xpm_single_20 : label is 0;
  attribute SIM_ASSERT_CHK of xpm_single_20 : label is 0;
  attribute SRC_INPUT_REG of xpm_single_20 : label is 0;
  attribute VERSION of xpm_single_20 : label is 0;
  attribute XPM_CDC of xpm_single_20 : label is "SINGLE";
  attribute XPM_MODULE of xpm_single_20 : label is "TRUE";
begin
  \LP_CNT_C2R[0].lp_count_reg[0][0]_0\(0) <= \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0);
  Q(0) <= \^q\(0);
  SS(0) <= \^ss\(0);
  cl_enable <= cl_enable_i;
  dest_out <= \^dest_out\;
  \out\(3 downto 0) <= shutdown_i(3 downto 0);
  pktnppi_fifo_rst_ack_i_reg_0 <= \^pktnppi_fifo_rst_ack_i_reg_0\;
  rstn_i <= \^rstn_i\;
  s_axi_bvalid <= \^s_axi_bvalid\;
  \s_axi_rdata_reg[31]_0\(2 downto 0) <= \^s_axi_rdata_reg[31]_0\(2 downto 0);
  s_axi_rvalid <= \^s_axi_rvalid\;
  src_ff_reg <= \^src_ff_reg\;
  src_send <= \^src_send\;
  \syncstages_ff_reg[0]\(1 downto 0) <= \^syncstages_ff_reg[0]\(1 downto 0);
  \syncstages_ff_reg[0]_0\(1 downto 0) <= \^syncstages_ff_reg[0]_0\(1 downto 0);
  wr2_isr <= \^wr2_isr\;
\FSM_sequential_cur_state[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rstn_i\,
      O => \FSM_sequential_cur_state_reg[0]\(0)
    );
\LP_CNTS[0].lp_data[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dest_out\,
      I1 => m_axis_aresetn,
      O => \ERR_FRAME_SYNC[3].fe_hunt_reg[3]\
    );
\LP_CNT_C2R[0].lp_count[0][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      O => \p_0_in__2\(0)
    );
\LP_CNT_C2R[0].lp_count[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_count_en_c2r_0,
      I1 => reset_released,
      O => lp_count_pulse_0
    );
\LP_CNT_C2R[0].lp_count_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(0),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(10),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(11),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(12),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(13),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(14),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(15),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_n_7\,
      DI(7) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__2\(15 downto 9),
      S(7) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][15]_i_2_S_UNCONNECTED\(7),
      S(6 downto 0) => \LP_CNT_C2R[0].lp_count_reg[0]_7\(15 downto 9)
    );
\LP_CNT_C2R[0].lp_count_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(1),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(2),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(3),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(4),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(5),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(6),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(7),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(8),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].lp_count_reg[0][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[0].lp_count_reg[0][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__2\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8 downto 1)
    );
\LP_CNT_C2R[0].lp_count_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_0,
      D => \p_0_in__2\(9),
      Q => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[0].xpm_pulse_01\: entity work.\bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__2\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_0,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(0),
      src_rst => SR(0)
    );
\LP_CNT_C2R[1].lp_count[1][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      O => \p_0_in__1\(0)
    );
\LP_CNT_C2R[1].lp_count[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_count_en_c2r_1,
      I1 => reset_released,
      O => lp_count_pulse_1
    );
\LP_CNT_C2R[1].lp_count_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(0),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(10),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(11),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(12),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(13),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(14),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(15),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_n_7\,
      DI(7) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][15]_i_2_S_UNCONNECTED\(7),
      S(6 downto 0) => \LP_CNT_C2R[1].lp_count_reg[1]_6\(15 downto 9)
    );
\LP_CNT_C2R[1].lp_count_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(1),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(2),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(3),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(4),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(5),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(6),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(7),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(8),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].lp_count_reg[1][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[1].lp_count_reg[1][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8 downto 1)
    );
\LP_CNT_C2R[1].lp_count_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_1,
      D => \p_0_in__1\(9),
      Q => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[1].xpm_pulse_01\: entity work.\bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__3\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_1,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(1),
      src_rst => SR(0)
    );
\LP_CNT_C2R[2].lp_count[2][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      O => \p_0_in__0\(0)
    );
\LP_CNT_C2R[2].lp_count[2][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_count_en_c2r_2,
      I1 => reset_released,
      O => lp_count_pulse_2
    );
\LP_CNT_C2R[2].lp_count_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(0),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(10),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(11),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(12),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(13),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(14),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(15),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_n_7\,
      DI(7) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__0\(15 downto 9),
      S(7) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][15]_i_2_S_UNCONNECTED\(7),
      S(6 downto 0) => \LP_CNT_C2R[2].lp_count_reg[2]_5\(15 downto 9)
    );
\LP_CNT_C2R[2].lp_count_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(1),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(2),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(3),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(4),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(5),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(6),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(7),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(8),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].lp_count_reg[2][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[2].lp_count_reg[2][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__0\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8 downto 1)
    );
\LP_CNT_C2R[2].lp_count_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_2,
      D => \p_0_in__0\(9),
      Q => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[2].xpm_pulse_01\: entity work.\bd_bf15_rx_0_xpm_cdc_pulse__xdcDup__4\
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_2,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(2),
      src_rst => SR(0)
    );
\LP_CNT_C2R[3].lp_count[3][0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      O => \p_0_in__3\(0)
    );
\LP_CNT_C2R[3].lp_count[3][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lp_count_en_c2r_3,
      I1 => reset_released,
      O => lp_count_pulse_3
    );
\LP_CNT_C2R[3].lp_count_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(0),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(10),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(11),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(12),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(13),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(14),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(15),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][15]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_2\,
      CO(4) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_5\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_6\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_n_7\,
      DI(7) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_DI_UNCONNECTED\(7),
      DI(6 downto 0) => B"0000000",
      O(7) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__3\(15 downto 9),
      S(7) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][15]_i_2_S_UNCONNECTED\(7),
      S(6 downto 0) => \LP_CNT_C2R[3].lp_count_reg[3]_8\(15 downto 9)
    );
\LP_CNT_C2R[3].lp_count_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(1),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(2),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(3),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(4),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(5),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(6),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(7),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(8),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].lp_count_reg[3][8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      CI_TOP => '0',
      CO(7) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_0\,
      CO(6) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_1\,
      CO(5) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_2\,
      CO(4) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_3\,
      CO(3) => \NLW_LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_5\,
      CO(1) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_6\,
      CO(0) => \LP_CNT_C2R[3].lp_count_reg[3][8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__3\(8 downto 1),
      S(7 downto 0) => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8 downto 1)
    );
\LP_CNT_C2R[3].lp_count_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => lp_count_pulse_3,
      D => \p_0_in__3\(9),
      Q => \LP_CNT_C2R[3].lp_count_reg[3]_8\(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\LP_CNT_C2R[3].xpm_pulse_01\: entity work.bd_bf15_rx_0_xpm_cdc_pulse
     port map (
      dest_clk => s_axi_aclk,
      dest_pulse => lp_count_en_c2r_3,
      dest_rst => \^ss\(0),
      src_clk => m_axis_aclk,
      src_pulse => lp_count_en(3),
      src_rst => SR(0)
    );
\LX_INFO_GEN[0].lx_info[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBFBBB"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_aresetn,
      I2 => \core_config[1]_i_2_n_0\,
      I3 => p_0_in_0(0),
      I4 => p_0_in_0(3),
      O => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(0),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(2),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(1),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(3),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(2),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(4),
      R => lx_info
    );
\LX_INFO_GEN[0].lx_info_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(3),
      Q => \LX_INFO_GEN[0].lx_info_reg[0]_1\(5),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(4),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(2),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(5),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(3),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(6),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(4),
      R => lx_info
    );
\LX_INFO_GEN[1].lx_info_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(7),
      Q => \LX_INFO_GEN[1].lx_info_reg[1]_2\(5),
      R => lx_info
    );
\LX_INFO_GEN[2].lx_info_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(8),
      Q => \LX_INFO_GEN[2].lx_info_reg[2]_3\(2),
      R => lx_info
    );
\LX_INFO_GEN[2].lx_info_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(9),
      Q => \LX_INFO_GEN[2].lx_info_reg[2]_3\(3),
      R => lx_info
    );
\LX_INFO_GEN[2].lx_info_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(10),
      Q => \LX_INFO_GEN[2].lx_info_reg[2]_3\(4),
      R => lx_info
    );
\LX_INFO_GEN[2].lx_info_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(11),
      Q => \LX_INFO_GEN[2].lx_info_reg[2]_3\(5),
      R => lx_info
    );
\LX_INFO_GEN[3].lx_info_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(12),
      Q => \LX_INFO_GEN[3].lx_info_reg[3]_4\(2),
      R => lx_info
    );
\LX_INFO_GEN[3].lx_info_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(13),
      Q => \LX_INFO_GEN[3].lx_info_reg[3]_4\(3),
      R => lx_info
    );
\LX_INFO_GEN[3].lx_info_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(14),
      Q => \LX_INFO_GEN[3].lx_info_reg[3]_4\(4),
      R => lx_info
    );
\LX_INFO_GEN[3].lx_info_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => lx_info_all(15),
      Q => \LX_INFO_GEN[3].lx_info_reg[3]_4\(5),
      R => lx_info
    );
\SD_INV_1.cl_enable_i_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => cl_enable_i,
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => pkt_dis_done,
      O => \SD_INV_1.shutdown_i[3]_i_1_n_0\
    );
\SD_INV_1.shutdown_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(0),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(1),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(2),
      S => \^ss\(0)
    );
\SD_INV_1.shutdown_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \SD_INV_1.shutdown_i[3]_i_1_n_0\,
      Q => shutdown_i(3),
      S => \^ss\(0)
    );
\active_lanes[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008080C0C0CCCC"
    )
        port map (
      I0 => l2_ppiclk_ss1,
      I1 => l0_ppiclk_ss1,
      I2 => l1_ppiclk_ss1,
      I3 => l3_ppiclk_ss1,
      I4 => \^syncstages_ff_reg[0]_0\(0),
      I5 => \^syncstages_ff_reg[0]_0\(1),
      O => \active_lanes[1]_i_1_n_0\
    );
\active_lanes_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \active_lanes[1]_i_1_n_0\,
      D => active_lanes_r2p(0),
      PRE => \arststages_ff_reg[1]\,
      Q => \^syncstages_ff_reg[0]_0\(0)
    );
\active_lanes_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => dl0_rxbyteclkhs,
      CE => \active_lanes[1]_i_1_n_0\,
      D => active_lanes_r2p(1),
      PRE => \arststages_ff_reg[1]\,
      Q => \^syncstages_ff_reg[0]_0\(1)
    );
\cl_info_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(0),
      Q => cl_info(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\cl_info_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => D(1),
      Q => cl_info(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\core_config[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(0),
      I2 => \core_config[1]_i_2_n_0\,
      O => \core_config[1]_i_1_n_0\
    );
\core_config[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_wvalid,
      I2 => wr_req,
      I3 => p_0_in_0(4),
      I4 => p_0_in_0(2),
      I5 => p_0_in_0(1),
      O => \core_config[1]_i_2_n_0\
    );
\core_config_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \core_config[1]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \core_config_reg_n_0_[0]\,
      S => \^ss\(0)
    );
\core_config_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \core_config[1]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \^q\(0),
      R => \^ss\(0)
    );
core_en_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \core_config_reg_n_0_[0]\,
      Q => core_en_d1,
      R => \^ss\(0)
    );
data_dis_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => data_shutdown_c2r,
      I1 => data_dis_done,
      O => data_dis_done_i_1_n_0
    );
data_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_dis_done_i_1_n_0,
      Q => data_dis_done,
      R => spkt_fifo_dis_done
    );
disable_in_progress_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF22F2"
    )
        port map (
      I0 => core_en_d1,
      I1 => \core_config_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => soft_rst_d1,
      I4 => disable_in_progress_d1_i_2_n_0,
      O => disable_in_progress
    );
disable_in_progress_d1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => disable_in_progress_d1,
      I1 => data_dis_done,
      I2 => pkt_dis_done,
      I3 => spkt_fifo_dis_done_reg_n_0,
      O => disable_in_progress_d1_i_2_n_0
    );
disable_in_progress_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => disable_in_progress,
      Q => disable_in_progress_d1,
      R => \^ss\(0)
    );
gen_spkt_fifo: entity work.bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_gen_spkt_fifo
     port map (
      D(23) => gen_spkt_fifo_n_3,
      D(22) => gen_spkt_fifo_n_4,
      D(21) => gen_spkt_fifo_n_5,
      D(20) => gen_spkt_fifo_n_6,
      D(19) => gen_spkt_fifo_n_7,
      D(18) => gen_spkt_fifo_n_8,
      D(17) => gen_spkt_fifo_n_9,
      D(16) => gen_spkt_fifo_n_10,
      D(15) => gen_spkt_fifo_n_11,
      D(14) => gen_spkt_fifo_n_12,
      D(13) => gen_spkt_fifo_n_13,
      D(12) => gen_spkt_fifo_n_14,
      D(11) => gen_spkt_fifo_n_15,
      D(10) => gen_spkt_fifo_n_16,
      D(9) => gen_spkt_fifo_n_17,
      D(8) => gen_spkt_fifo_n_18,
      D(7) => gen_spkt_fifo_n_19,
      D(6) => gen_spkt_fifo_n_20,
      D(5) => gen_spkt_fifo_n_21,
      D(4) => gen_spkt_fifo_n_22,
      D(3) => gen_spkt_fifo_n_23,
      D(2) => gen_spkt_fifo_n_24,
      D(1) => gen_spkt_fifo_n_25,
      D(0) => gen_spkt_fifo_n_26,
      E(0) => p_19_in,
      \LX_INFO_GEN[0].lx_info_reg[0][5]\ => \s_axi_rdata[5]_i_3_n_0\,
      O(7 downto 0) => lp_count_all(7 downto 0),
      Q(0) => \^q\(0),
      \core_config_reg[1]\(4 downto 3) => \core_config_reg[1]_0\(15 downto 14),
      \core_config_reg[1]\(2 downto 1) => \core_config_reg[1]_0\(6 downto 5),
      \core_config_reg[1]\(0) => \core_config_reg[1]_0\(2),
      \core_config_reg[1]_0\ => \s_axi_rdata[23]_i_2_n_0\,
      \core_config_reg[1]_1\ => \s_axi_rdata[6]_i_4_n_0\,
      \core_config_reg[1]_2\ => \s_axi_rdata[7]_i_4_n_0\,
      \core_config_reg[1]_3\ => \s_axi_rdata[8]_i_4_n_0\,
      \core_config_reg[1]_4\ => \s_axi_rdata[9]_i_4_n_0\,
      \core_config_reg[1]_5\ => \s_axi_rdata[12]_i_4_n_0\,
      \core_config_reg[1]_6\ => \s_axi_rdata[13]_i_4_n_0\,
      disable_in_progress => disable_in_progress,
      diwc_corrected(23 downto 0) => diwc_corrected(23 downto 0),
      \gie_reg[0]\ => \gie_reg_n_0_[0]\,
      \ier_reg[11]\ => interrupt_INST_0_i_4_n_0,
      \ier_reg[14]\ => interrupt_INST_0_i_1_n_0,
      \ier_reg[20]\(5) => \ier_reg_n_0_[20]\,
      \ier_reg[20]\(4) => \ier_reg_n_0_[19]\,
      \ier_reg[20]\(3) => \ier_reg_n_0_[18]\,
      \ier_reg[20]\(2) => \ier_reg_n_0_[6]\,
      \ier_reg[20]\(1) => \ier_reg_n_0_[5]\,
      \ier_reg[20]\(0) => \ier_reg_n_0_[2]\,
      \ier_reg[21]\ => \s_axi_rdata[21]_i_2_n_0\,
      \ier_reg[4]\ => interrupt_INST_0_i_12_n_0,
      \img_info1_vc0_reg[19]\(0) => img_info1_vc0(19),
      \img_info1_vc1_reg[12]\ => \s_axi_rdata[12]_i_3_n_0\,
      \img_info1_vc1_reg[13]\ => \s_axi_rdata[13]_i_3_n_0\,
      \img_info1_vc1_reg[19]\(0) => img_info1_vc1(19),
      \img_info1_vc1_reg[23]\ => \s_axi_rdata[23]_i_5_n_0\,
      \img_info1_vc1_reg[6]\ => \s_axi_rdata[6]_i_3_n_0\,
      \img_info1_vc1_reg[7]\ => \s_axi_rdata[7]_i_3_n_0\,
      \img_info1_vc1_reg[8]\ => \s_axi_rdata[8]_i_3_n_0\,
      \img_info1_vc1_reg[9]\ => \s_axi_rdata[9]_i_3_n_0\,
      \img_info1_vc2_reg[23]\(23 downto 0) => img_info1_vc2(23 downto 0),
      \img_info1_vc3_reg[0]\ => \s_axi_rdata[0]_i_9_n_0\,
      \img_info1_vc3_reg[1]\ => \s_axi_rdata[1]_i_9_n_0\,
      \img_info1_vc3_reg[23]\(21 downto 0) => img_info1_vc3(23 downto 2),
      \img_info2_vc0_reg[1]\ => \s_axi_rdata[1]_i_2_n_0\,
      \img_info2_vc2_reg[5]\(5) => \img_info2_vc2_reg_n_0_[5]\,
      \img_info2_vc2_reg[5]\(4) => \img_info2_vc2_reg_n_0_[4]\,
      \img_info2_vc2_reg[5]\(3) => \img_info2_vc2_reg_n_0_[3]\,
      \img_info2_vc2_reg[5]\(2) => \img_info2_vc2_reg_n_0_[2]\,
      \img_info2_vc2_reg[5]\(1) => \img_info2_vc2_reg_n_0_[1]\,
      \img_info2_vc2_reg[5]\(0) => \img_info2_vc2_reg_n_0_[0]\,
      \img_info2_vc3_reg[5]\(3) => \img_info2_vc3_reg_n_0_[5]\,
      \img_info2_vc3_reg[5]\(2) => \img_info2_vc3_reg_n_0_[4]\,
      \img_info2_vc3_reg[5]\(1) => \img_info2_vc3_reg_n_0_[3]\,
      \img_info2_vc3_reg[5]\(0) => \img_info2_vc3_reg_n_0_[2]\,
      interrupt => interrupt,
      \isr_i_reg[19]\(0) => \isr_i_reg[19]\(0),
      \isr_i_reg[19]_0\(0) => \isr_i_reg[31]\(9),
      m_axis_aclk => m_axis_aclk,
      \rd_addr_reg[2]\ => \s_axi_rdata[4]_i_3_n_0\,
      \rd_addr_reg[2]_0\ => \s_axi_rdata[4]_i_4_n_0\,
      \rd_addr_reg[2]_1\ => \s_axi_rdata[4]_i_5_n_0\,
      \rd_addr_reg[2]_2\ => \s_axi_rdata[5]_i_4_n_0\,
      \rd_addr_reg[2]_3\ => \s_axi_rdata[5]_i_5_n_0\,
      \rd_addr_reg[2]_4\ => \s_axi_rdata[13]_i_5_n_0\,
      \rd_addr_reg[2]_5\ => \s_axi_rdata[13]_i_6_n_0\,
      \rd_addr_reg[2]_6\ => \s_axi_rdata[31]_i_9_n_0\,
      \rd_addr_reg[3]\ => \s_axi_rdata[17]_i_2_n_0\,
      \rd_addr_reg[3]_0\ => \s_axi_rdata[16]_i_2_n_0\,
      \rd_addr_reg[3]_1\ => \s_axi_rdata[15]_i_3_n_0\,
      \rd_addr_reg[3]_10\ => \s_axi_rdata[22]_i_2_n_0\,
      \rd_addr_reg[3]_2\ => \s_axi_rdata[14]_i_3_n_0\,
      \rd_addr_reg[3]_3\ => \s_axi_rdata[10]_i_3_n_0\,
      \rd_addr_reg[3]_4\ => \s_axi_rdata[11]_i_3_n_0\,
      \rd_addr_reg[3]_5\ => \s_axi_rdata[0]_i_2_n_0\,
      \rd_addr_reg[3]_6\ => \s_axi_rdata[2]_i_2_n_0\,
      \rd_addr_reg[3]_7\ => \s_axi_rdata[3]_i_2_n_0\,
      \rd_addr_reg[3]_8\ => \s_axi_rdata[18]_i_2_n_0\,
      \rd_addr_reg[3]_9\ => \s_axi_rdata[20]_i_2_n_0\,
      \rd_addr_reg[5]\ => \s_axi_rdata[0]_i_7_n_0\,
      \rd_addr_reg[6]\(4 downto 0) => sel0(4 downto 0),
      rd_req => rd_req,
      reset_released => reset_released,
      rstn_i => \^rstn_i\,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_arvalid => s_axi_arvalid,
      s_axi_wdata(0) => s_axi_wdata(19),
      src_ff_reg => \^src_ff_reg\,
      \syncstages_ff_reg[1]\(1 downto 0) => \syncstages_ff_reg[1]\(1 downto 0),
      wr2_isr => \^wr2_isr\,
      wr_en => wr_en,
      wr_req => wr_req
    );
\gie[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_0_in_0(0),
      I2 => p_0_in_0(3),
      I3 => \core_config[1]_i_2_n_0\,
      I4 => \gie_reg_n_0_[0]\,
      O => \gie[0]_i_1_n_0\
    );
\gie_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \gie[0]_i_1_n_0\,
      Q => \gie_reg_n_0_[0]\,
      R => \^ss\(0)
    );
\ier[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => p_0_in_0(0),
      I1 => p_0_in_0(1),
      I2 => p_0_in_0(3),
      I3 => p_20_in,
      I4 => p_0_in_0(4),
      I5 => p_0_in_0(2),
      O => ier(17)
    );
\ier[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_wvalid,
      I2 => wr_req,
      O => p_20_in
    );
\ier_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(0),
      Q => \ier_reg_n_0_[0]\,
      R => \^ss\(0)
    );
\ier_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(10),
      Q => \ier_reg_n_0_[10]\,
      R => \^ss\(0)
    );
\ier_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(11),
      Q => \ier_reg_n_0_[11]\,
      R => \^ss\(0)
    );
\ier_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(12),
      Q => \ier_reg_n_0_[12]\,
      R => \^ss\(0)
    );
\ier_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(13),
      Q => \ier_reg_n_0_[13]\,
      R => \^ss\(0)
    );
\ier_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(14),
      Q => \ier_reg_n_0_[14]\,
      R => \^ss\(0)
    );
\ier_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(15),
      Q => \ier_reg_n_0_[15]\,
      R => \^ss\(0)
    );
\ier_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(16),
      Q => \ier_reg_n_0_[16]\,
      R => \^ss\(0)
    );
\ier_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(17),
      Q => \ier_reg_n_0_[17]\,
      R => \^ss\(0)
    );
\ier_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(18),
      Q => \ier_reg_n_0_[18]\,
      R => \^ss\(0)
    );
\ier_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(19),
      Q => \ier_reg_n_0_[19]\,
      R => \^ss\(0)
    );
\ier_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(1),
      Q => \ier_reg_n_0_[1]\,
      R => \^ss\(0)
    );
\ier_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(20),
      Q => \ier_reg_n_0_[20]\,
      R => \^ss\(0)
    );
\ier_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(21),
      Q => \ier_reg_n_0_[21]\,
      R => \^ss\(0)
    );
\ier_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(22),
      Q => \^s_axi_rdata_reg[31]_0\(1),
      R => \^ss\(0)
    );
\ier_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(2),
      Q => \ier_reg_n_0_[2]\,
      R => \^ss\(0)
    );
\ier_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(23),
      Q => \^s_axi_rdata_reg[31]_0\(2),
      R => \^ss\(0)
    );
\ier_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(3),
      Q => \ier_reg_n_0_[3]\,
      R => \^ss\(0)
    );
\ier_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(4),
      Q => \ier_reg_n_0_[4]\,
      R => \^ss\(0)
    );
\ier_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(5),
      Q => \ier_reg_n_0_[5]\,
      R => \^ss\(0)
    );
\ier_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(6),
      Q => \ier_reg_n_0_[6]\,
      R => \^ss\(0)
    );
\ier_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(7),
      Q => \ier_reg_n_0_[7]\,
      R => \^ss\(0)
    );
\ier_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(8),
      Q => \ier_reg_n_0_[8]\,
      R => \^ss\(0)
    );
\ier_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => ier(17),
      D => s_axi_wdata(9),
      Q => \^s_axi_rdata_reg[31]_0\(0),
      R => \^ss\(0)
    );
\img_info1_vc0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      O => \img_info1_vc0[15]_i_1_n_0\
    );
\img_info1_vc0[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => img_vld,
      O => \img_info1_vc0[31]_i_1_n_0\
    );
\img_info1_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc0(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc0(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc0(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc0(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc0(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc0(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc0(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      Q => img_info1_vc0(16),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      Q => img_info1_vc0(17),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      Q => img_info1_vc0(18),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      Q => img_info1_vc0(19),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc0(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      Q => img_info1_vc0(20),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      Q => img_info1_vc0(21),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      Q => img_info1_vc0(22),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      Q => img_info1_vc0(23),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      Q => img_info1_vc0(24),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      Q => img_info1_vc0(25),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      Q => img_info1_vc0(26),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      Q => img_info1_vc0(27),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      Q => img_info1_vc0(28),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      Q => img_info1_vc0(29),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc0(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(14),
      Q => img_info1_vc0(30),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[31]_i_1_n_0\,
      D => \LP_CNT_C2R[0].lp_count_reg[0]_7\(15),
      Q => img_info1_vc0(31),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc0(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc0(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc0(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc0(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc0(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc0(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc0(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      O => \img_info1_vc1[15]_i_1_n_0\
    );
\img_info1_vc1[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => img_vld,
      O => \img_info1_vc1[31]_i_1_n_0\
    );
\img_info1_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc1(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc1(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc1(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc1(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc1(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc1(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc1(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      Q => img_info1_vc1(16),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      Q => img_info1_vc1(17),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      Q => img_info1_vc1(18),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      Q => img_info1_vc1(19),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc1(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      Q => img_info1_vc1(20),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      Q => img_info1_vc1(21),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      Q => img_info1_vc1(22),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      Q => img_info1_vc1(23),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      Q => img_info1_vc1(24),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      Q => img_info1_vc1(25),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      Q => img_info1_vc1(26),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      Q => img_info1_vc1(27),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      Q => img_info1_vc1(28),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      Q => img_info1_vc1(29),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc1(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(14),
      Q => img_info1_vc1(30),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[31]_i_1_n_0\,
      D => \LP_CNT_C2R[1].lp_count_reg[1]_6\(15),
      Q => img_info1_vc1(31),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc1(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc1(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc1(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc1(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc1(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc1(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc1(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(0),
      I2 => vc_num(1),
      O => \img_info1_vc2[15]_i_1_n_0\
    );
\img_info1_vc2[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => vc_num(0),
      I1 => vc_num(1),
      I2 => img_vld,
      O => \img_info1_vc2[31]_i_1_n_0\
    );
\img_info1_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc2(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc2(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc2(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc2(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc2(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc2(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc2(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      Q => img_info1_vc2(16),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      Q => img_info1_vc2(17),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      Q => img_info1_vc2(18),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      Q => img_info1_vc2(19),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc2(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      Q => img_info1_vc2(20),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      Q => img_info1_vc2(21),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      Q => img_info1_vc2(22),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      Q => img_info1_vc2(23),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      Q => img_info1_vc2(24),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      Q => img_info1_vc2(25),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      Q => img_info1_vc2(26),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      Q => img_info1_vc2(27),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      Q => img_info1_vc2(28),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      Q => img_info1_vc2(29),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc2(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(14),
      Q => img_info1_vc2(30),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[31]_i_1_n_0\,
      D => \LP_CNT_C2R[2].lp_count_reg[2]_5\(15),
      Q => img_info1_vc2(31),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc2(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc2(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc2(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc2(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc2(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc2(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc2(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => img_vld,
      I1 => vc_num(1),
      I2 => vc_num(0),
      O => \img_info1_vc3[15]_i_1_n_0\
    );
\img_info1_vc3[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => vc_num(1),
      I1 => vc_num(0),
      I2 => img_vld,
      O => \img_info1_vc3[31]_i_1_n_0\
    );
\img_info1_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[8]\,
      Q => img_info1_vc3(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[18]\,
      Q => img_info1_vc3(10),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[19]\,
      Q => img_info1_vc3(11),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[20]\,
      Q => img_info1_vc3(12),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[21]\,
      Q => img_info1_vc3(13),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[22]\,
      Q => img_info1_vc3(14),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[23]\,
      Q => img_info1_vc3(15),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      Q => img_info1_vc3(16),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(1),
      Q => img_info1_vc3(17),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      Q => img_info1_vc3(18),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(3),
      Q => img_info1_vc3(19),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[9]\,
      Q => img_info1_vc3(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(4),
      Q => img_info1_vc3(20),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(5),
      Q => img_info1_vc3(21),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(6),
      Q => img_info1_vc3(22),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(7),
      Q => img_info1_vc3(23),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8),
      Q => img_info1_vc3(24),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(9),
      Q => img_info1_vc3(25),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(10),
      Q => img_info1_vc3(26),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(11),
      Q => img_info1_vc3(27),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(12),
      Q => img_info1_vc3(28),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(13),
      Q => img_info1_vc3(29),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[10]\,
      Q => img_info1_vc3(2),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(14),
      Q => img_info1_vc3(30),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[31]_i_1_n_0\,
      D => \LP_CNT_C2R[3].lp_count_reg[3]_8\(15),
      Q => img_info1_vc3(31),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[11]\,
      Q => img_info1_vc3(3),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[12]\,
      Q => img_info1_vc3(4),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[13]\,
      Q => img_info1_vc3(5),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[14]\,
      Q => img_info1_vc3(6),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[15]\,
      Q => img_info1_vc3(7),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[16]\,
      Q => img_info1_vc3(8),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info1_vc3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[17]\,
      Q => img_info1_vc3(9),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc0_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc0_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc0_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc0_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc0_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc0[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc0_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc1_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc1_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc1_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc1_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc1_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc1[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc1_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc2_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc2_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc2_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc2_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc2_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc2[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc2_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[0]\,
      Q => \img_info2_vc3_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[1]\,
      Q => \img_info2_vc3_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[2]\,
      Q => \img_info2_vc3_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[3]\,
      Q => \img_info2_vc3_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[4]\,
      Q => \img_info2_vc3_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_info2_vc3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \img_info1_vc3[15]_i_1_n_0\,
      D => \img_vld_out_reg_n_0_[5]\,
      Q => \img_info2_vc3_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
img_info_cdc: entity work.\bd_bf15_rx_0_xpm_cdc_handshake__parameterized1\
     port map (
      dest_ack => '0',
      dest_clk => s_axi_aclk,
      dest_out(23 downto 0) => img_vld_out_i(23 downto 0),
      dest_req => img_vld_i,
      src_clk => m_axis_aclk,
      src_in(23 downto 0) => diwc_corrected(23 downto 0),
      src_rcv => src_rcv,
      src_send => \^src_send\
    );
img_send_reg: unisim.vcomponents.FDRE
     port map (
      C => m_axis_aclk,
      CE => '1',
      D => img_send_reg_0,
      Q => \^src_send\,
      R => '0'
    );
img_vld_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_aresetn,
      I2 => img_vld_i,
      O => img_vld0
    );
\img_vld_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(0),
      Q => \img_vld_out_reg_n_0_[0]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(10),
      Q => \img_vld_out_reg_n_0_[10]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(11),
      Q => \img_vld_out_reg_n_0_[11]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(12),
      Q => \img_vld_out_reg_n_0_[12]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(13),
      Q => \img_vld_out_reg_n_0_[13]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(14),
      Q => \img_vld_out_reg_n_0_[14]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(15),
      Q => \img_vld_out_reg_n_0_[15]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(16),
      Q => \img_vld_out_reg_n_0_[16]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(17),
      Q => \img_vld_out_reg_n_0_[17]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(18),
      Q => \img_vld_out_reg_n_0_[18]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(19),
      Q => \img_vld_out_reg_n_0_[19]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(1),
      Q => \img_vld_out_reg_n_0_[1]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(20),
      Q => \img_vld_out_reg_n_0_[20]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(21),
      Q => \img_vld_out_reg_n_0_[21]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(22),
      Q => \img_vld_out_reg_n_0_[22]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(23),
      Q => \img_vld_out_reg_n_0_[23]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(2),
      Q => \img_vld_out_reg_n_0_[2]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(3),
      Q => \img_vld_out_reg_n_0_[3]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(4),
      Q => \img_vld_out_reg_n_0_[4]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(5),
      Q => \img_vld_out_reg_n_0_[5]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(6),
      Q => vc_num(0),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(7),
      Q => vc_num(1),
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(8),
      Q => \img_vld_out_reg_n_0_[8]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\img_vld_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => img_vld_i,
      D => img_vld_out_i(9),
      Q => \img_vld_out_reg_n_0_[9]\,
      R => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
img_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => img_vld0,
      Q => img_vld,
      R => '0'
    );
interrupt_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEFEEEFEEE"
    )
        port map (
      I0 => interrupt_INST_0_i_5_n_0,
      I1 => interrupt_INST_0_i_6_n_0,
      I2 => \core_config_reg[1]_0\(10),
      I3 => \ier_reg_n_0_[14]\,
      I4 => \core_config_reg[1]_0\(13),
      I5 => \ier_reg_n_0_[17]\,
      O => interrupt_INST_0_i_1_n_0
    );
interrupt_INST_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \core_config_reg[1]_0\(4),
      I1 => \ier_reg_n_0_[4]\,
      I2 => \core_config_reg[1]_0\(1),
      I3 => \ier_reg_n_0_[1]\,
      I4 => interrupt_INST_0_i_21_n_0,
      O => interrupt_INST_0_i_12_n_0
    );
interrupt_INST_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222022202220"
    )
        port map (
      I0 => \ier_reg_n_0_[7]\,
      I1 => \^q\(0),
      I2 => p_0_in13_in,
      I3 => \isr_i_reg[31]\(3),
      I4 => \ier_reg_n_0_[8]\,
      I5 => \core_config_reg[1]_0\(7),
      O => interrupt_INST_0_i_13_n_0
    );
interrupt_INST_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222022202220"
    )
        port map (
      I0 => \ier_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => isr_0,
      I3 => \isr_i_reg[31]\(0),
      I4 => \ier_reg_n_0_[3]\,
      I5 => \core_config_reg[1]_0\(3),
      O => interrupt_INST_0_i_21_n_0
    );
interrupt_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => interrupt_INST_0_i_13_n_0,
      I1 => \ier_reg_n_0_[11]\,
      I2 => \core_config_reg[1]_0\(9),
      I3 => \ier_reg_n_0_[10]\,
      I4 => \core_config_reg[1]_0\(8),
      I5 => \ier_reg[9]_0\,
      O => interrupt_INST_0_i_4_n_0
    );
interrupt_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222022202220"
    )
        port map (
      I0 => \ier_reg_n_0_[12]\,
      I1 => \^q\(0),
      I2 => p_0_in10_in,
      I3 => \isr_i_reg[31]\(6),
      I4 => \ier_reg_n_0_[15]\,
      I5 => \core_config_reg[1]_0\(11),
      O => interrupt_INST_0_i_5_n_0
    );
interrupt_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF222022202220"
    )
        port map (
      I0 => \ier_reg_n_0_[13]\,
      I1 => \^q\(0),
      I2 => p_0_in9_in,
      I3 => \isr_i_reg[31]\(7),
      I4 => \ier_reg_n_0_[16]\,
      I5 => \core_config_reg[1]_0\(12),
      O => interrupt_INST_0_i_6_n_0
    );
\isr_i[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_aresetn,
      O => \^lp_cnt_c2r[0].lp_count_reg[0][0]_0\(0)
    );
\isr_i[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(0),
      I2 => \core_config[1]_i_2_n_0\,
      O => \^wr2_isr\
    );
pktnppi_fifo_rst_ack_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^pktnppi_fifo_rst_ack_i_reg_0\,
      Q => pktnppi_fifo_rst_ack_i,
      R => \^ss\(0)
    );
pktnppi_fifo_rst_ack_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pktnppi_fifo_rst_ack_i,
      Q => pktnppi_fifo_rst_ack,
      R => \^ss\(0)
    );
pktnppi_fifo_rst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(0),
      I1 => \core_config_reg_n_0_[0]\,
      O => pktnppi_fifo_rst0
    );
pktnppi_fifo_rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => pktnppi_fifo_rst0,
      Q => \^pktnppi_fifo_rst_ack_i_reg_0\,
      R => \^ss\(0)
    );
ppi_dis_done_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => s_axi_aresetn,
      O => spkt_fifo_dis_done
    );
ppi_dis_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pktnppi_fifo_rst_ack,
      I1 => pkt_dis_done,
      O => ppi_dis_done_i_2_n_0
    );
ppi_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ppi_dis_done_i_2_n_0,
      Q => pkt_dis_done,
      R => spkt_fifo_dis_done
    );
\prot_config[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => p_0_in_0(3),
      I1 => p_0_in_0(0),
      I2 => \core_config[1]_i_2_n_0\,
      O => \prot_config[1]_i_1_n_0\
    );
\prot_config_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \prot_config[1]_i_1_n_0\,
      D => s_axi_wdata(0),
      Q => \^syncstages_ff_reg[0]\(0),
      S => \^ss\(0)
    );
\prot_config_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => \prot_config[1]_i_1_n_0\,
      D => s_axi_wdata(1),
      Q => \^syncstages_ff_reg[0]\(1),
      S => \^ss\(0)
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(0),
      Q => sel0(0),
      R => \^ss\(0)
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(1),
      Q => sel0(1),
      R => \^ss\(0)
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(2),
      Q => sel0(2),
      R => \^ss\(0)
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(3),
      Q => sel0(3),
      R => \^ss\(0)
    );
\rd_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_19_in,
      D => s_axi_araddr(4),
      Q => sel0(4),
      R => \^ss\(0)
    );
rd_req_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7700770077F07700"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      I1 => s_axi_rready,
      I2 => s_axi_arvalid,
      I3 => rd_req,
      I4 => reset_released,
      I5 => wr_req,
      O => rd_req_i_1_n_0
    );
rd_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rd_req_i_1_n_0,
      Q => rd_req,
      R => \^ss\(0)
    );
reset_released_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_aresetn,
      Q => reset_released,
      R => '0'
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rd_req,
      I1 => reset_released,
      I2 => wr_req,
      O => s_axi_arready
    );
s_axi_awready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wr_req,
      I1 => reset_released,
      I2 => s_axi_arvalid,
      I3 => rd_req,
      O => s_axi_awready
    );
s_axi_bvalid_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^ss\(0)
    );
s_axi_bvalid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => wr_req,
      I1 => s_axi_wvalid,
      I2 => \^s_axi_bvalid\,
      I3 => s_axi_bready,
      O => s_axi_bvalid_i_2_n_0
    );
s_axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_2_n_0,
      Q => \^s_axi_bvalid\,
      R => \^ss\(0)
    );
\s_axi_rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFC840"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \s_axi_rdata[0]_i_4_n_0\,
      I3 => \s_axi_rdata[0]_i_5_n_0\,
      I4 => \s_axi_rdata[0]_i_6_n_0\,
      O => \s_axi_rdata[0]_i_2_n_0\
    );
\s_axi_rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \core_config_reg[1]_0\(0),
      I1 => \img_info2_vc0_reg_n_0_[0]\,
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => \gie_reg_n_0_[0]\,
      I5 => img_info1_vc0(0),
      O => \s_axi_rdata[0]_i_4_n_0\
    );
\s_axi_rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \ier_reg_n_0_[0]\,
      I1 => img_info1_vc1(0),
      I2 => \img_info2_vc1_reg_n_0_[0]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[0]_i_5_n_0\
    );
\s_axi_rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => p_11_in(0),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \core_config_reg_n_0_[0]\,
      O => \s_axi_rdata[0]_i_6_n_0\
    );
\s_axi_rdata[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      O => \s_axi_rdata[0]_i_7_n_0\
    );
\s_axi_rdata[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc3(0),
      I1 => cl_info(0),
      I2 => \img_info2_vc3_reg_n_0_[0]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[0]_i_9_n_0\
    );
\s_axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[10]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[10]\,
      I5 => \core_config_reg[1]_0\(8),
      O => \s_axi_rdata[10]_i_3_n_0\
    );
\s_axi_rdata[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(10),
      I1 => img_info1_vc0(10),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[10]_i_4_n_0\
    );
\s_axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[11]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[11]\,
      I5 => \core_config_reg[1]_0\(9),
      O => \s_axi_rdata[11]_i_3_n_0\
    );
\s_axi_rdata[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(11),
      I1 => img_info1_vc0(11),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[11]_i_4_n_0\
    );
\s_axi_rdata[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(12),
      I1 => img_info1_vc0(12),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[12]_i_3_n_0\
    );
\s_axi_rdata[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in10_in,
      I2 => \isr_i_reg[31]\(6),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[12]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[12]_i_4_n_0\
    );
\s_axi_rdata[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(13),
      I1 => img_info1_vc0(13),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[13]_i_3_n_0\
    );
\s_axi_rdata[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in9_in,
      I2 => \isr_i_reg[31]\(7),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[13]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[13]_i_4_n_0\
    );
\s_axi_rdata[13]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[13]_i_5_n_0\
    );
\s_axi_rdata[13]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[13]_i_6_n_0\
    );
\s_axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[14]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[14]\,
      I5 => \core_config_reg[1]_0\(10),
      O => \s_axi_rdata[14]_i_3_n_0\
    );
\s_axi_rdata[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(14),
      I1 => img_info1_vc0(14),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[14]_i_4_n_0\
    );
\s_axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[15]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[15]\,
      I5 => \core_config_reg[1]_0\(11),
      O => \s_axi_rdata[15]_i_3_n_0\
    );
\s_axi_rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(15),
      I1 => img_info1_vc0(15),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[15]_i_4_n_0\
    );
\s_axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[16]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[16]\,
      I5 => \core_config_reg[1]_0\(12),
      O => \s_axi_rdata[16]_i_2_n_0\
    );
\s_axi_rdata[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(16),
      I1 => img_info1_vc0(16),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[16]_i_4_n_0\
    );
\s_axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAEABAAAAAEAAAA"
    )
        port map (
      I0 => \s_axi_rdata[17]_i_4_n_0\,
      I1 => sel0(1),
      I2 => sel0(4),
      I3 => sel0(0),
      I4 => \ier_reg_n_0_[17]\,
      I5 => \core_config_reg[1]_0\(13),
      O => \s_axi_rdata[17]_i_2_n_0\
    );
\s_axi_rdata[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(17),
      I1 => img_info1_vc0(17),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[17]_i_4_n_0\
    );
\s_axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(18),
      I4 => img_info1_vc1(18),
      I5 => \s_axi_rdata[18]_i_4_n_0\,
      O => \s_axi_rdata[18]_i_2_n_0\
    );
\s_axi_rdata[18]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \syncstages_ff_reg[1]\(0),
      I2 => \isr_i_reg[31]\(8),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[18]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[18]_i_4_n_0\
    );
\s_axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAA80"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => \s_axi_rdata[1]_i_4_n_0\,
      I2 => \img_info2_vc0_reg_n_0_[1]\,
      I3 => \s_axi_rdata[1]_i_5_n_0\,
      I4 => \s_axi_rdata[1]_i_6_n_0\,
      I5 => \s_axi_rdata[1]_i_7_n_0\,
      O => \s_axi_rdata[1]_i_2_n_0\
    );
\s_axi_rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(0),
      O => \s_axi_rdata[1]_i_4_n_0\
    );
\s_axi_rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005454FF000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in19_in,
      I2 => \isr_i_reg[31]\(1),
      I3 => img_info1_vc0(1),
      I4 => sel0(4),
      I5 => sel0(0),
      O => \s_axi_rdata[1]_i_5_n_0\
    );
\s_axi_rdata[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_9_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[1]\,
      I4 => img_info1_vc1(1),
      I5 => \ier_reg_n_0_[1]\,
      O => \s_axi_rdata[1]_i_6_n_0\
    );
\s_axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000B00000008"
    )
        port map (
      I0 => p_11_in(1),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(3),
      I5 => \^q\(0),
      O => \s_axi_rdata[1]_i_7_n_0\
    );
\s_axi_rdata[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc3(1),
      I1 => cl_info(1),
      I2 => \img_info2_vc3_reg_n_0_[1]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[1]_i_9_n_0\
    );
\s_axi_rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(20),
      I4 => img_info1_vc1(20),
      I5 => \s_axi_rdata[20]_i_4_n_0\,
      O => \s_axi_rdata[20]_i_2_n_0\
    );
\s_axi_rdata[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => \syncstages_ff_reg[1]\(1),
      I2 => \isr_i_reg[31]\(10),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[20]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[20]_i_4_n_0\
    );
\s_axi_rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F000AA00CC0000"
    )
        port map (
      I0 => \ier_reg_n_0_[21]\,
      I1 => img_info1_vc0(21),
      I2 => img_info1_vc1(21),
      I3 => sel0(0),
      I4 => sel0(4),
      I5 => sel0(1),
      O => \s_axi_rdata[21]_i_2_n_0\
    );
\s_axi_rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(22),
      I4 => img_info1_vc1(22),
      I5 => \s_axi_rdata[22]_i_4_n_0\,
      O => \s_axi_rdata[22]_i_2_n_0\
    );
\s_axi_rdata[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => dest_pulse,
      I2 => \isr_i_reg[31]\(11),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \^s_axi_rdata_reg[31]_0\(1),
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[22]_i_4_n_0\
    );
\s_axi_rdata[23]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      I4 => \s_axi_rdata[23]_i_26_n_0\,
      O => \s_axi_rdata[23]_i_10_n_0\
    );
\s_axi_rdata[23]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      I4 => \s_axi_rdata[23]_i_26_n_0\,
      O => \s_axi_rdata[23]_i_11_n_0\
    );
\s_axi_rdata[23]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(1),
      O => \s_axi_rdata[23]_i_12_n_0\
    );
\s_axi_rdata[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_6_n_0\,
      I1 => \s_axi_rdata[23]_i_27_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(7),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      O => \s_axi_rdata[23]_i_13_n_0\
    );
\s_axi_rdata[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_7_n_0\,
      I1 => \s_axi_rdata[23]_i_22_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(6),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      O => \s_axi_rdata[23]_i_14_n_0\
    );
\s_axi_rdata[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_8_n_0\,
      I1 => \s_axi_rdata[23]_i_23_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(5),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      O => \s_axi_rdata[23]_i_15_n_0\
    );
\s_axi_rdata[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_9_n_0\,
      I1 => \s_axi_rdata[23]_i_24_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(4),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      O => \s_axi_rdata[23]_i_16_n_0\
    );
\s_axi_rdata[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_10_n_0\,
      I1 => \s_axi_rdata[23]_i_25_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(3),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      O => \s_axi_rdata[23]_i_17_n_0\
    );
\s_axi_rdata[23]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6999999699969666"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_26_n_0\,
      I1 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(2),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(1),
      I3 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(1),
      I4 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(1),
      I5 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(1),
      O => \s_axi_rdata[23]_i_18_n_0\
    );
\s_axi_rdata[23]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \s_axi_rdata[23]_i_12_n_0\,
      I1 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      I2 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      O => \s_axi_rdata[23]_i_19_n_0\
    );
\s_axi_rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      I5 => sel0(2),
      O => \s_axi_rdata[23]_i_2_n_0\
    );
\s_axi_rdata[23]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(0),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(0),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(0),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      O => \s_axi_rdata[23]_i_20_n_0\
    );
\s_axi_rdata[23]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(0),
      O => \s_axi_rdata[23]_i_21_n_0\
    );
\s_axi_rdata[23]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      O => \s_axi_rdata[23]_i_22_n_0\
    );
\s_axi_rdata[23]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      O => \s_axi_rdata[23]_i_23_n_0\
    );
\s_axi_rdata[23]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      O => \s_axi_rdata[23]_i_24_n_0\
    );
\s_axi_rdata[23]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      O => \s_axi_rdata[23]_i_25_n_0\
    );
\s_axi_rdata[23]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      O => \s_axi_rdata[23]_i_26_n_0\
    );
\s_axi_rdata[23]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      O => \s_axi_rdata[23]_i_27_n_0\
    );
\s_axi_rdata[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A000C0000000000"
    )
        port map (
      I0 => img_info1_vc1(23),
      I1 => img_info1_vc0(23),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(1),
      I5 => \s_axi_rdata[23]_i_21_n_0\,
      O => \s_axi_rdata[23]_i_5_n_0\
    );
\s_axi_rdata[23]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(5),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(5),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(5),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(6),
      I4 => \s_axi_rdata[23]_i_22_n_0\,
      O => \s_axi_rdata[23]_i_6_n_0\
    );
\s_axi_rdata[23]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(4),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(4),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(4),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(5),
      I4 => \s_axi_rdata[23]_i_23_n_0\,
      O => \s_axi_rdata[23]_i_7_n_0\
    );
\s_axi_rdata[23]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(3),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(3),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(3),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(4),
      I4 => \s_axi_rdata[23]_i_24_n_0\,
      O => \s_axi_rdata[23]_i_8_n_0\
    );
\s_axi_rdata[23]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(2),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(2),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(2),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(3),
      I4 => \s_axi_rdata[23]_i_25_n_0\,
      O => \s_axi_rdata[23]_i_9_n_0\
    );
\s_axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(24),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(24),
      I4 => sel0(2),
      I5 => \s_axi_rdata[24]_i_2_n_0\,
      O => \s_axi_rdata[24]_i_1_n_0\
    );
\s_axi_rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(8),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(24),
      I4 => img_info1_vc3(24),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[24]_i_2_n_0\
    );
\s_axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(25),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(25),
      I4 => sel0(2),
      I5 => \s_axi_rdata[25]_i_2_n_0\,
      O => \s_axi_rdata[25]_i_1_n_0\
    );
\s_axi_rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(9),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(25),
      I4 => img_info1_vc3(25),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[25]_i_2_n_0\
    );
\s_axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(26),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(26),
      I4 => sel0(2),
      I5 => \s_axi_rdata[26]_i_2_n_0\,
      O => \s_axi_rdata[26]_i_1_n_0\
    );
\s_axi_rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(10),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(26),
      I4 => img_info1_vc3(26),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[26]_i_2_n_0\
    );
\s_axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(27),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(27),
      I4 => sel0(2),
      I5 => \s_axi_rdata[27]_i_2_n_0\,
      O => \s_axi_rdata[27]_i_1_n_0\
    );
\s_axi_rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(11),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(27),
      I4 => img_info1_vc3(27),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[27]_i_2_n_0\
    );
\s_axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(28),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(28),
      I4 => sel0(2),
      I5 => \s_axi_rdata[28]_i_2_n_0\,
      O => \s_axi_rdata[28]_i_1_n_0\
    );
\s_axi_rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(12),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(28),
      I4 => img_info1_vc3(28),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[28]_i_2_n_0\
    );
\s_axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(29),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(29),
      I4 => sel0(2),
      I5 => \s_axi_rdata[29]_i_2_n_0\,
      O => \s_axi_rdata[29]_i_1_n_0\
    );
\s_axi_rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(13),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(29),
      I4 => img_info1_vc3(29),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[29]_i_2_n_0\
    );
\s_axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7B3C480"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \s_axi_rdata[2]_i_4_n_0\,
      I3 => \s_axi_rdata[2]_i_5_n_0\,
      I4 => \s_axi_rdata[2]_i_6_n_0\,
      I5 => sel0(2),
      O => \s_axi_rdata[2]_i_2_n_0\
    );
\s_axi_rdata[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \ier_reg_n_0_[2]\,
      I1 => img_info1_vc1(2),
      I2 => \img_info2_vc1_reg_n_0_[2]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[2]_i_4_n_0\
    );
\s_axi_rdata[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc0(2),
      I1 => \core_config_reg[1]_0\(2),
      I2 => \img_info2_vc0_reg_n_0_[2]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[2]_i_5_n_0\
    );
\s_axi_rdata[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E00020"
    )
        port map (
      I0 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(2),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(2),
      I5 => \s_axi_rdata[2]_i_8_n_0\,
      O => \s_axi_rdata[2]_i_6_n_0\
    );
\s_axi_rdata[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \LX_INFO_GEN[3].lx_info_reg[3]_4\(2),
      I1 => \LX_INFO_GEN[2].lx_info_reg[2]_3\(2),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[2]_i_8_n_0\
    );
\s_axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[30]_i_2_n_0\,
      I1 => img_info1_vc0(30),
      I2 => \s_axi_rdata[30]_i_3_n_0\,
      I3 => img_info1_vc1(30),
      I4 => sel0(2),
      I5 => \s_axi_rdata[30]_i_4_n_0\,
      O => \s_axi_rdata[30]_i_1_n_0\
    );
\s_axi_rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[30]_i_2_n_0\
    );
\s_axi_rdata[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[30]_i_3_n_0\
    );
\s_axi_rdata[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_9_n_0\,
      I1 => lp_count_all(14),
      I2 => \s_axi_rdata[30]_i_5_n_0\,
      I3 => img_info1_vc2(30),
      I4 => img_info1_vc3(30),
      I5 => \s_axi_rdata[30]_i_6_n_0\,
      O => \s_axi_rdata[30]_i_4_n_0\
    );
\s_axi_rdata[30]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => sel0(3),
      O => \s_axi_rdata[30]_i_5_n_0\
    );
\s_axi_rdata[30]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => sel0(3),
      O => \s_axi_rdata[30]_i_6_n_0\
    );
\s_axi_rdata[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_req,
      I1 => s_axi_aresetn,
      O => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in,
      I2 => \isr_i_reg[31]\(12),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \^s_axi_rdata_reg[31]_0\(2),
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[31]_i_10_n_0\
    );
\s_axi_rdata[31]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(13),
      I4 => \s_axi_rdata[31]_i_26_n_0\,
      O => \s_axi_rdata[31]_i_11_n_0\
    );
\s_axi_rdata[31]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(12),
      I4 => \s_axi_rdata[31]_i_27_n_0\,
      O => \s_axi_rdata[31]_i_12_n_0\
    );
\s_axi_rdata[31]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(11),
      I4 => \s_axi_rdata[31]_i_28_n_0\,
      O => \s_axi_rdata[31]_i_13_n_0\
    );
\s_axi_rdata[31]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(10),
      I4 => \s_axi_rdata[31]_i_29_n_0\,
      O => \s_axi_rdata[31]_i_14_n_0\
    );
\s_axi_rdata[31]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(9),
      I4 => \s_axi_rdata[31]_i_30_n_0\,
      O => \s_axi_rdata[31]_i_15_n_0\
    );
\s_axi_rdata[31]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8),
      I4 => \s_axi_rdata[31]_i_31_n_0\,
      O => \s_axi_rdata[31]_i_16_n_0\
    );
\s_axi_rdata[31]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(6),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(6),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(6),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(7),
      I4 => \s_axi_rdata[23]_i_27_n_0\,
      O => \s_axi_rdata[31]_i_17_n_0\
    );
\s_axi_rdata[31]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(14),
      I1 => \s_axi_rdata[31]_i_32_n_0\,
      I2 => \s_axi_rdata[31]_i_33_n_0\,
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(14),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(14),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(14),
      O => \s_axi_rdata[31]_i_18_n_0\
    );
\s_axi_rdata[31]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_11_n_0\,
      I1 => \s_axi_rdata[31]_i_34_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(14),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      O => \s_axi_rdata[31]_i_19_n_0\
    );
\s_axi_rdata[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_axi_rvalid\,
      O => \s_axi_rdata[31]_i_2_n_0\
    );
\s_axi_rdata[31]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_12_n_0\,
      I1 => \s_axi_rdata[31]_i_26_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(13),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      O => \s_axi_rdata[31]_i_20_n_0\
    );
\s_axi_rdata[31]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_13_n_0\,
      I1 => \s_axi_rdata[31]_i_27_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(12),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      O => \s_axi_rdata[31]_i_21_n_0\
    );
\s_axi_rdata[31]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_14_n_0\,
      I1 => \s_axi_rdata[31]_i_28_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(11),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      O => \s_axi_rdata[31]_i_22_n_0\
    );
\s_axi_rdata[31]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_15_n_0\,
      I1 => \s_axi_rdata[31]_i_29_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(10),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      O => \s_axi_rdata[31]_i_23_n_0\
    );
\s_axi_rdata[31]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_16_n_0\,
      I1 => \s_axi_rdata[31]_i_30_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(9),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      O => \s_axi_rdata[31]_i_24_n_0\
    );
\s_axi_rdata[31]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969699669969696"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_17_n_0\,
      I1 => \s_axi_rdata[31]_i_31_n_0\,
      I2 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(8),
      I3 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(7),
      I4 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(7),
      I5 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(7),
      O => \s_axi_rdata[31]_i_25_n_0\
    );
\s_axi_rdata[31]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      O => \s_axi_rdata[31]_i_26_n_0\
    );
\s_axi_rdata[31]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(12),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(12),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(12),
      O => \s_axi_rdata[31]_i_27_n_0\
    );
\s_axi_rdata[31]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(11),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(11),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(11),
      O => \s_axi_rdata[31]_i_28_n_0\
    );
\s_axi_rdata[31]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(10),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(10),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(10),
      O => \s_axi_rdata[31]_i_29_n_0\
    );
\s_axi_rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAAAAAFF000000"
    )
        port map (
      I0 => \s_axi_rdata[31]_i_4_n_0\,
      I1 => img_info1_vc3(31),
      I2 => \s_axi_rdata[31]_i_5_n_0\,
      I3 => \s_axi_rdata[31]_i_6_n_0\,
      I4 => sel0(3),
      I5 => sel0(2),
      O => \s_axi_rdata[31]_i_3_n_0\
    );
\s_axi_rdata[31]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(9),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(9),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(9),
      O => \s_axi_rdata[31]_i_30_n_0\
    );
\s_axi_rdata[31]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(8),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(8),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(8),
      O => \s_axi_rdata[31]_i_31_n_0\
    );
\s_axi_rdata[31]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(13),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(13),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(13),
      O => \s_axi_rdata[31]_i_32_n_0\
    );
\s_axi_rdata[31]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(15),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(15),
      I2 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(15),
      I3 => \LP_CNT_C2R[3].lp_count_reg[3]_8\(15),
      O => \s_axi_rdata[31]_i_33_n_0\
    );
\s_axi_rdata[31]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \LP_CNT_C2R[0].lp_count_reg[0]_7\(14),
      I1 => \LP_CNT_C2R[2].lp_count_reg[2]_5\(14),
      I2 => \LP_CNT_C2R[1].lp_count_reg[1]_6\(14),
      O => \s_axi_rdata[31]_i_34_n_0\
    );
\s_axi_rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => img_info1_vc2(31),
      I1 => \s_axi_rdata[31]_i_7_n_0\,
      I2 => sel0(3),
      I3 => lp_count_all(15),
      I4 => \s_axi_rdata[31]_i_9_n_0\,
      O => \s_axi_rdata[31]_i_4_n_0\
    );
\s_axi_rdata[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[31]_i_5_n_0\
    );
\s_axi_rdata[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0C080400"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(4),
      I2 => sel0(0),
      I3 => img_info1_vc0(31),
      I4 => img_info1_vc1(31),
      I5 => \s_axi_rdata[31]_i_10_n_0\,
      O => \s_axi_rdata[31]_i_6_n_0\
    );
\s_axi_rdata[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      O => \s_axi_rdata[31]_i_7_n_0\
    );
\s_axi_rdata[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => sel0(3),
      I4 => \^q\(0),
      O => \s_axi_rdata[31]_i_9_n_0\
    );
\s_axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7B3C480"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(3),
      I2 => \s_axi_rdata[3]_i_4_n_0\,
      I3 => \s_axi_rdata[3]_i_5_n_0\,
      I4 => \s_axi_rdata[3]_i_6_n_0\,
      I5 => sel0(2),
      O => \s_axi_rdata[3]_i_2_n_0\
    );
\s_axi_rdata[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F000CCAA"
    )
        port map (
      I0 => \ier_reg_n_0_[3]\,
      I1 => img_info1_vc1(3),
      I2 => \img_info2_vc1_reg_n_0_[3]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[3]_i_4_n_0\
    );
\s_axi_rdata[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCAA00"
    )
        port map (
      I0 => img_info1_vc0(3),
      I1 => \core_config_reg[1]_0\(3),
      I2 => \img_info2_vc0_reg_n_0_[3]\,
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[3]_i_5_n_0\
    );
\s_axi_rdata[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => \LX_INFO_GEN[2].lx_info_reg[2]_3\(3),
      I4 => \LX_INFO_GEN[3].lx_info_reg[3]_4\(3),
      I5 => \s_axi_rdata[3]_i_9_n_0\,
      O => \s_axi_rdata[3]_i_6_n_0\
    );
\s_axi_rdata[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54441404"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(3),
      I4 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(3),
      O => \s_axi_rdata[3]_i_9_n_0\
    );
\s_axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC0804000"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(4),
      I2 => sel0(1),
      I3 => \LX_INFO_GEN[2].lx_info_reg[2]_3\(4),
      I4 => \LX_INFO_GEN[3].lx_info_reg[3]_4\(4),
      I5 => \s_axi_rdata[4]_i_7_n_0\,
      O => \s_axi_rdata[4]_i_3_n_0\
    );
\s_axi_rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc0_reg_n_0_[4]\,
      I4 => \core_config_reg[1]_0\(4),
      I5 => img_info1_vc0(4),
      O => \s_axi_rdata[4]_i_4_n_0\
    );
\s_axi_rdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_9_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[4]\,
      I4 => img_info1_vc1(4),
      I5 => \ier_reg_n_0_[4]\,
      O => \s_axi_rdata[4]_i_5_n_0\
    );
\s_axi_rdata[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54441404"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(4),
      I4 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(4),
      O => \s_axi_rdata[4]_i_7_n_0\
    );
\s_axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00E00020"
    )
        port map (
      I0 => \LX_INFO_GEN[0].lx_info_reg[0]_1\(5),
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => \LX_INFO_GEN[1].lx_info_reg[1]_2\(5),
      I5 => \s_axi_rdata[5]_i_7_n_0\,
      O => \s_axi_rdata[5]_i_3_n_0\
    );
\s_axi_rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A828A02088088000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_8_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc0_reg_n_0_[5]\,
      I4 => \core_config_reg[1]_0\(5),
      I5 => img_info1_vc0(5),
      O => \s_axi_rdata[5]_i_4_n_0\
    );
\s_axi_rdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2228202A0208000"
    )
        port map (
      I0 => \s_axi_rdata[5]_i_9_n_0\,
      I1 => sel0(0),
      I2 => sel0(4),
      I3 => \img_info2_vc1_reg_n_0_[5]\,
      I4 => img_info1_vc1(5),
      I5 => \ier_reg_n_0_[5]\,
      O => \s_axi_rdata[5]_i_5_n_0\
    );
\s_axi_rdata[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \LX_INFO_GEN[3].lx_info_reg[3]_4\(5),
      I1 => \LX_INFO_GEN[2].lx_info_reg[2]_3\(5),
      I2 => sel0(1),
      I3 => sel0(4),
      I4 => sel0(0),
      O => \s_axi_rdata[5]_i_7_n_0\
    );
\s_axi_rdata[5]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      O => \s_axi_rdata[5]_i_8_n_0\
    );
\s_axi_rdata[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(1),
      O => \s_axi_rdata[5]_i_9_n_0\
    );
\s_axi_rdata[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(6),
      I1 => img_info1_vc0(6),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[6]_i_3_n_0\
    );
\s_axi_rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in14_in,
      I2 => \isr_i_reg[31]\(2),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[6]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[6]_i_4_n_0\
    );
\s_axi_rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(7),
      I1 => img_info1_vc0(7),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[7]_i_3_n_0\
    );
\s_axi_rdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in13_in,
      I2 => \isr_i_reg[31]\(3),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[7]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[7]_i_4_n_0\
    );
\s_axi_rdata[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(8),
      I1 => img_info1_vc0(8),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[8]_i_3_n_0\
    );
\s_axi_rdata[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in12_in,
      I2 => \isr_i_reg[31]\(4),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \ier_reg_n_0_[8]\,
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[8]_i_4_n_0\
    );
\s_axi_rdata[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A000C00"
    )
        port map (
      I0 => img_info1_vc1(9),
      I1 => img_info1_vc0(9),
      I2 => sel0(0),
      I3 => sel0(4),
      I4 => sel0(1),
      O => \s_axi_rdata[9]_i_3_n_0\
    );
\s_axi_rdata[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF540054005400"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_0_in11_in,
      I2 => \isr_i_reg[31]\(5),
      I3 => \s_axi_rdata[13]_i_5_n_0\,
      I4 => \^s_axi_rdata_reg[31]_0\(0),
      I5 => \s_axi_rdata[13]_i_6_n_0\,
      O => \s_axi_rdata[9]_i_4_n_0\
    );
\s_axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_26,
      Q => s_axi_rdata(0),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_16,
      Q => s_axi_rdata(10),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_15,
      Q => s_axi_rdata(11),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_14,
      Q => s_axi_rdata(12),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_13,
      Q => s_axi_rdata(13),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_12,
      Q => s_axi_rdata(14),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_11,
      Q => s_axi_rdata(15),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_10,
      Q => s_axi_rdata(16),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_9,
      Q => s_axi_rdata(17),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_8,
      Q => s_axi_rdata(18),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_7,
      Q => s_axi_rdata(19),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_25,
      Q => s_axi_rdata(1),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_6,
      Q => s_axi_rdata(20),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_5,
      Q => s_axi_rdata(21),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_4,
      Q => s_axi_rdata(22),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_3,
      Q => s_axi_rdata(23),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[23]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \s_axi_rdata_reg[23]_i_3_n_0\,
      CO(6) => \s_axi_rdata_reg[23]_i_3_n_1\,
      CO(5) => \s_axi_rdata_reg[23]_i_3_n_2\,
      CO(4) => \s_axi_rdata_reg[23]_i_3_n_3\,
      CO(3) => \NLW_s_axi_rdata_reg[23]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \s_axi_rdata_reg[23]_i_3_n_5\,
      CO(1) => \s_axi_rdata_reg[23]_i_3_n_6\,
      CO(0) => \s_axi_rdata_reg[23]_i_3_n_7\,
      DI(7) => \s_axi_rdata[23]_i_6_n_0\,
      DI(6) => \s_axi_rdata[23]_i_7_n_0\,
      DI(5) => \s_axi_rdata[23]_i_8_n_0\,
      DI(4) => \s_axi_rdata[23]_i_9_n_0\,
      DI(3) => \s_axi_rdata[23]_i_10_n_0\,
      DI(2) => \s_axi_rdata[23]_i_11_n_0\,
      DI(1) => \s_axi_rdata[23]_i_12_n_0\,
      DI(0) => \LP_CNT_C2R[3].lp_count_reg[3]_8\(0),
      O(7 downto 0) => lp_count_all(7 downto 0),
      S(7) => \s_axi_rdata[23]_i_13_n_0\,
      S(6) => \s_axi_rdata[23]_i_14_n_0\,
      S(5) => \s_axi_rdata[23]_i_15_n_0\,
      S(4) => \s_axi_rdata[23]_i_16_n_0\,
      S(3) => \s_axi_rdata[23]_i_17_n_0\,
      S(2) => \s_axi_rdata[23]_i_18_n_0\,
      S(1) => \s_axi_rdata[23]_i_19_n_0\,
      S(0) => \s_axi_rdata[23]_i_20_n_0\
    );
\s_axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[24]_i_1_n_0\,
      Q => s_axi_rdata(24),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[25]_i_1_n_0\,
      Q => s_axi_rdata(25),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[26]_i_1_n_0\,
      Q => s_axi_rdata(26),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[27]_i_1_n_0\,
      Q => s_axi_rdata(27),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[28]_i_1_n_0\,
      Q => s_axi_rdata(28),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[29]_i_1_n_0\,
      Q => s_axi_rdata(29),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_24,
      Q => s_axi_rdata(2),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[30]_i_1_n_0\,
      Q => s_axi_rdata(30),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => \s_axi_rdata[31]_i_3_n_0\,
      Q => s_axi_rdata(31),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[31]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \s_axi_rdata_reg[23]_i_3_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_s_axi_rdata_reg[31]_i_8_CO_UNCONNECTED\(7),
      CO(6) => \s_axi_rdata_reg[31]_i_8_n_1\,
      CO(5) => \s_axi_rdata_reg[31]_i_8_n_2\,
      CO(4) => \s_axi_rdata_reg[31]_i_8_n_3\,
      CO(3) => \NLW_s_axi_rdata_reg[31]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \s_axi_rdata_reg[31]_i_8_n_5\,
      CO(1) => \s_axi_rdata_reg[31]_i_8_n_6\,
      CO(0) => \s_axi_rdata_reg[31]_i_8_n_7\,
      DI(7) => '0',
      DI(6) => \s_axi_rdata[31]_i_11_n_0\,
      DI(5) => \s_axi_rdata[31]_i_12_n_0\,
      DI(4) => \s_axi_rdata[31]_i_13_n_0\,
      DI(3) => \s_axi_rdata[31]_i_14_n_0\,
      DI(2) => \s_axi_rdata[31]_i_15_n_0\,
      DI(1) => \s_axi_rdata[31]_i_16_n_0\,
      DI(0) => \s_axi_rdata[31]_i_17_n_0\,
      O(7 downto 0) => lp_count_all(15 downto 8),
      S(7) => \s_axi_rdata[31]_i_18_n_0\,
      S(6) => \s_axi_rdata[31]_i_19_n_0\,
      S(5) => \s_axi_rdata[31]_i_20_n_0\,
      S(4) => \s_axi_rdata[31]_i_21_n_0\,
      S(3) => \s_axi_rdata[31]_i_22_n_0\,
      S(2) => \s_axi_rdata[31]_i_23_n_0\,
      S(1) => \s_axi_rdata[31]_i_24_n_0\,
      S(0) => \s_axi_rdata[31]_i_25_n_0\
    );
\s_axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_23,
      Q => s_axi_rdata(3),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_22,
      Q => s_axi_rdata(4),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_21,
      Q => s_axi_rdata(5),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_20,
      Q => s_axi_rdata(6),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_19,
      Q => s_axi_rdata(7),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_18,
      Q => s_axi_rdata(8),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
\s_axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \s_axi_rdata[31]_i_2_n_0\,
      D => gen_spkt_fifo_n_17,
      Q => s_axi_rdata(9),
      R => \s_axi_rdata[31]_i_1_n_0\
    );
s_axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => rd_req,
      I2 => \^s_axi_rvalid\,
      I3 => s_axi_rready,
      O => s_axi_rvalid_i_1_n_0
    );
s_axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_1_n_0,
      Q => \^s_axi_rvalid\,
      R => '0'
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_req,
      I1 => \^s_axi_bvalid\,
      O => s_axi_wready
    );
soft_rst_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(0),
      Q => soft_rst_d1,
      R => \^ss\(0)
    );
spkt_fifo_dis_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => spkt_fifo_rst_ack,
      I1 => spkt_fifo_dis_done_reg_n_0,
      O => spkt_fifo_dis_done_i_1_n_0
    );
spkt_fifo_dis_done_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => spkt_fifo_dis_done_i_1_n_0,
      Q => spkt_fifo_dis_done_reg_n_0,
      R => spkt_fifo_dis_done
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(0),
      O => \wr_addr[2]_i_1_n_0\
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(1),
      O => \wr_addr[3]_i_1_n_0\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(2),
      O => \wr_addr[4]_i_1_n_0\
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(3),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^s_axi_bvalid\,
      I1 => s_axi_bready,
      I2 => wr_req016_out,
      O => \wr_addr[6]_i_1_n_0\
    );
\wr_addr[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => wr_req,
      I2 => reset_released,
      I3 => s_axi_arvalid,
      I4 => rd_req,
      I5 => s_axi_awaddr(4),
      O => \wr_addr[6]_i_2_n_0\
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[2]_i_1_n_0\,
      Q => p_0_in_0(0),
      R => \^ss\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[3]_i_1_n_0\,
      Q => p_0_in_0(1),
      R => \^ss\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[4]_i_1_n_0\,
      Q => p_0_in_0(2),
      R => \^ss\(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[5]_i_1_n_0\,
      Q => p_0_in_0(3),
      R => \^ss\(0)
    );
\wr_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => \wr_addr[6]_i_2_n_0\,
      Q => p_0_in_0(4),
      R => \^ss\(0)
    );
wr_req_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => rd_req,
      I1 => s_axi_arvalid,
      I2 => reset_released,
      I3 => wr_req,
      I4 => s_axi_awvalid,
      O => wr_req016_out
    );
wr_req_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \wr_addr[6]_i_1_n_0\,
      D => wr_req016_out,
      Q => wr_req,
      R => \^ss\(0)
    );
xpm_array_single_01: entity work.\bd_bf15_rx_0_xpm_cdc_array_single__parameterized0\
     port map (
      dest_clk => s_axi_aclk,
      dest_out(21 downto 0) => NLW_xpm_array_single_01_dest_out_UNCONNECTED(21 downto 0),
      src_clk => m_axis_aclk,
      src_in(21 downto 0) => src_in(21 downto 0)
    );
xpm_array_single_02: entity work.\bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__1\
     port map (
      dest_clk => m_axis_aclk,
      dest_out(1) => xpm_array_single_02_n_0,
      dest_out(0) => xpm_array_single_02_n_1,
      src_clk => s_axi_aclk,
      src_in(1) => \^q\(0),
      src_in(0) => \core_config_reg_n_0_[0]\
    );
xpm_array_single_03: entity work.\bd_bf15_rx_0_xpm_cdc_array_single__parameterized1__xdcDup__2\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out(1 downto 0) => active_lanes_r2p(1 downto 0),
      src_clk => s_axi_aclk,
      src_in(1 downto 0) => \^syncstages_ff_reg[0]\(1 downto 0)
    );
xpm_array_single_04: entity work.\bd_bf15_rx_0_xpm_cdc_array_single__parameterized1\
     port map (
      dest_clk => s_axi_aclk,
      dest_out(1 downto 0) => p_11_in(1 downto 0),
      src_clk => dl0_rxbyteclkhs,
      src_in(1 downto 0) => \^syncstages_ff_reg[0]_0\(1 downto 0)
    );
xpm_arst_03_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dest_out\,
      I1 => m_axis_aresetn,
      O => \^rstn_i\
    );
xpm_single_01: entity work.\bd_bf15_rx_0_xpm_cdc_single__93\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_xpm_single_01_dest_out_UNCONNECTED,
      src_clk => m_axis_aclk,
      src_in => full
    );
xpm_single_02: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1__25\
     port map (
      dest_clk => m_axis_aclk,
      dest_out => \^dest_out\,
      src_clk => s_axi_aclk,
      src_in => core_men
    );
xpm_single_02_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \core_config_reg_n_0_[0]\,
      I1 => \^q\(0),
      O => core_men
    );
xpm_single_05: entity work.\bd_bf15_rx_0_xpm_cdc_single__parameterized1\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => NLW_xpm_single_05_dest_out_UNCONNECTED,
      src_clk => m_axis_aclk,
      src_in => \^src_ff_reg\
    );
xpm_single_07: entity work.\bd_bf15_rx_0_xpm_cdc_single__107\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => spkt_fifo_rst_ack,
      src_clk => m_axis_aclk,
      src_in => spkt_fifo_rst_r2c
    );
xpm_single_07_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^dest_out\,
      O => spkt_fifo_rst_r2c
    );
xpm_single_08: entity work.\bd_bf15_rx_0_xpm_cdc_single__106\
     port map (
      dest_clk => s_axi_aclk,
      dest_out => data_shutdown_c2r,
      src_clk => m_axis_aclk,
      src_in => data_shutdown
    );
xpm_single_17: entity work.\bd_bf15_rx_0_xpm_cdc_single__98\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l0_ppiclk_ss1,
      src_clk => '0',
      src_in => dl0_stopstate
    );
xpm_single_18: entity work.\bd_bf15_rx_0_xpm_cdc_single__99\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l1_ppiclk_ss1,
      src_clk => '0',
      src_in => dl1_stopstate
    );
xpm_single_19: entity work.\bd_bf15_rx_0_xpm_cdc_single__100\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l2_ppiclk_ss1,
      src_clk => '0',
      src_in => dl2_stopstate
    );
xpm_single_20: entity work.\bd_bf15_rx_0_xpm_cdc_single__101\
     port map (
      dest_clk => dl0_rxbyteclkhs,
      dest_out => l3_ppiclk_ss1,
      src_clk => '0',
      src_in => dl3_stopstate
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized1\ is
  port (
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    almost_full : out STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    empty : out STD_LOGIC;
    full : out STD_LOGIC;
    wr_rst_reg_reg : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    srst : in STD_LOGIC;
    clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized1\ : entity is "fifo_generator_v13_2_0_synth";
end \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized1\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\bd_bf15_rx_0_fifo_generator_top__parameterized1\
     port map (
      DATA_COUNT(11 downto 0) => data_count(11 downto 0),
      almost_full => almost_full,
      clk => clk,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => wr_rst_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ is
  port (
    backup : in STD_LOGIC;
    backup_marker : in STD_LOGIC;
    clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_rst : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_rst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    prog_empty_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_empty_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_assert : in STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full_thresh_negate : in STD_LOGIC_VECTOR ( 11 downto 0 );
    int_clk : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    sleep : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    overflow : out STD_LOGIC;
    empty : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    underflow : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    rd_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    wr_data_count : out STD_LOGIC_VECTOR ( 12 downto 0 );
    prog_full : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    m_aclk : in STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    m_aclk_en : in STD_LOGIC;
    s_aclk_en : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_injectsbiterr : in STD_LOGIC;
    axi_aw_injectdbiterr : in STD_LOGIC;
    axi_aw_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_aw_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_aw_sbiterr : out STD_LOGIC;
    axi_aw_dbiterr : out STD_LOGIC;
    axi_aw_overflow : out STD_LOGIC;
    axi_aw_underflow : out STD_LOGIC;
    axi_aw_prog_full : out STD_LOGIC;
    axi_aw_prog_empty : out STD_LOGIC;
    axi_w_injectsbiterr : in STD_LOGIC;
    axi_w_injectdbiterr : in STD_LOGIC;
    axi_w_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_w_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_w_sbiterr : out STD_LOGIC;
    axi_w_dbiterr : out STD_LOGIC;
    axi_w_overflow : out STD_LOGIC;
    axi_w_underflow : out STD_LOGIC;
    axi_w_prog_full : out STD_LOGIC;
    axi_w_prog_empty : out STD_LOGIC;
    axi_b_injectsbiterr : in STD_LOGIC;
    axi_b_injectdbiterr : in STD_LOGIC;
    axi_b_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_b_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_b_sbiterr : out STD_LOGIC;
    axi_b_dbiterr : out STD_LOGIC;
    axi_b_overflow : out STD_LOGIC;
    axi_b_underflow : out STD_LOGIC;
    axi_b_prog_full : out STD_LOGIC;
    axi_b_prog_empty : out STD_LOGIC;
    axi_ar_injectsbiterr : in STD_LOGIC;
    axi_ar_injectdbiterr : in STD_LOGIC;
    axi_ar_prog_full_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_prog_empty_thresh : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_ar_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_wr_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_rd_data_count : out STD_LOGIC_VECTOR ( 4 downto 0 );
    axi_ar_sbiterr : out STD_LOGIC;
    axi_ar_dbiterr : out STD_LOGIC;
    axi_ar_overflow : out STD_LOGIC;
    axi_ar_underflow : out STD_LOGIC;
    axi_ar_prog_full : out STD_LOGIC;
    axi_ar_prog_empty : out STD_LOGIC;
    axi_r_injectsbiterr : in STD_LOGIC;
    axi_r_injectdbiterr : in STD_LOGIC;
    axi_r_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_r_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axi_r_sbiterr : out STD_LOGIC;
    axi_r_dbiterr : out STD_LOGIC;
    axi_r_overflow : out STD_LOGIC;
    axi_r_underflow : out STD_LOGIC;
    axi_r_prog_full : out STD_LOGIC;
    axi_r_prog_empty : out STD_LOGIC;
    axis_injectsbiterr : in STD_LOGIC;
    axis_injectdbiterr : in STD_LOGIC;
    axis_prog_full_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_prog_empty_thresh : in STD_LOGIC_VECTOR ( 9 downto 0 );
    axis_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_wr_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_rd_data_count : out STD_LOGIC_VECTOR ( 10 downto 0 );
    axis_sbiterr : out STD_LOGIC;
    axis_dbiterr : out STD_LOGIC;
    axis_overflow : out STD_LOGIC;
    axis_underflow : out STD_LOGIC;
    axis_prog_full : out STD_LOGIC;
    axis_prog_empty : out STD_LOGIC
  );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 68;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 68;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 13;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 13;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ : entity is "fifo_generator_v13_2_0";
end \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\;

architecture STRUCTURE of \bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^wr_rst_busy\ : STD_LOGIC;
begin
  almost_empty <= \<const0>\;
  axi_ar_data_count(4) <= \<const0>\;
  axi_ar_data_count(3) <= \<const0>\;
  axi_ar_data_count(2) <= \<const0>\;
  axi_ar_data_count(1) <= \<const0>\;
  axi_ar_data_count(0) <= \<const0>\;
  axi_ar_dbiterr <= \<const0>\;
  axi_ar_overflow <= \<const0>\;
  axi_ar_prog_empty <= \<const1>\;
  axi_ar_prog_full <= \<const0>\;
  axi_ar_rd_data_count(4) <= \<const0>\;
  axi_ar_rd_data_count(3) <= \<const0>\;
  axi_ar_rd_data_count(2) <= \<const0>\;
  axi_ar_rd_data_count(1) <= \<const0>\;
  axi_ar_rd_data_count(0) <= \<const0>\;
  axi_ar_sbiterr <= \<const0>\;
  axi_ar_underflow <= \<const0>\;
  axi_ar_wr_data_count(4) <= \<const0>\;
  axi_ar_wr_data_count(3) <= \<const0>\;
  axi_ar_wr_data_count(2) <= \<const0>\;
  axi_ar_wr_data_count(1) <= \<const0>\;
  axi_ar_wr_data_count(0) <= \<const0>\;
  axi_aw_data_count(4) <= \<const0>\;
  axi_aw_data_count(3) <= \<const0>\;
  axi_aw_data_count(2) <= \<const0>\;
  axi_aw_data_count(1) <= \<const0>\;
  axi_aw_data_count(0) <= \<const0>\;
  axi_aw_dbiterr <= \<const0>\;
  axi_aw_overflow <= \<const0>\;
  axi_aw_prog_empty <= \<const1>\;
  axi_aw_prog_full <= \<const0>\;
  axi_aw_rd_data_count(4) <= \<const0>\;
  axi_aw_rd_data_count(3) <= \<const0>\;
  axi_aw_rd_data_count(2) <= \<const0>\;
  axi_aw_rd_data_count(1) <= \<const0>\;
  axi_aw_rd_data_count(0) <= \<const0>\;
  axi_aw_sbiterr <= \<const0>\;
  axi_aw_underflow <= \<const0>\;
  axi_aw_wr_data_count(4) <= \<const0>\;
  axi_aw_wr_data_count(3) <= \<const0>\;
  axi_aw_wr_data_count(2) <= \<const0>\;
  axi_aw_wr_data_count(1) <= \<const0>\;
  axi_aw_wr_data_count(0) <= \<const0>\;
  axi_b_data_count(4) <= \<const0>\;
  axi_b_data_count(3) <= \<const0>\;
  axi_b_data_count(2) <= \<const0>\;
  axi_b_data_count(1) <= \<const0>\;
  axi_b_data_count(0) <= \<const0>\;
  axi_b_dbiterr <= \<const0>\;
  axi_b_overflow <= \<const0>\;
  axi_b_prog_empty <= \<const1>\;
  axi_b_prog_full <= \<const0>\;
  axi_b_rd_data_count(4) <= \<const0>\;
  axi_b_rd_data_count(3) <= \<const0>\;
  axi_b_rd_data_count(2) <= \<const0>\;
  axi_b_rd_data_count(1) <= \<const0>\;
  axi_b_rd_data_count(0) <= \<const0>\;
  axi_b_sbiterr <= \<const0>\;
  axi_b_underflow <= \<const0>\;
  axi_b_wr_data_count(4) <= \<const0>\;
  axi_b_wr_data_count(3) <= \<const0>\;
  axi_b_wr_data_count(2) <= \<const0>\;
  axi_b_wr_data_count(1) <= \<const0>\;
  axi_b_wr_data_count(0) <= \<const0>\;
  axi_r_data_count(10) <= \<const0>\;
  axi_r_data_count(9) <= \<const0>\;
  axi_r_data_count(8) <= \<const0>\;
  axi_r_data_count(7) <= \<const0>\;
  axi_r_data_count(6) <= \<const0>\;
  axi_r_data_count(5) <= \<const0>\;
  axi_r_data_count(4) <= \<const0>\;
  axi_r_data_count(3) <= \<const0>\;
  axi_r_data_count(2) <= \<const0>\;
  axi_r_data_count(1) <= \<const0>\;
  axi_r_data_count(0) <= \<const0>\;
  axi_r_dbiterr <= \<const0>\;
  axi_r_overflow <= \<const0>\;
  axi_r_prog_empty <= \<const1>\;
  axi_r_prog_full <= \<const0>\;
  axi_r_rd_data_count(10) <= \<const0>\;
  axi_r_rd_data_count(9) <= \<const0>\;
  axi_r_rd_data_count(8) <= \<const0>\;
  axi_r_rd_data_count(7) <= \<const0>\;
  axi_r_rd_data_count(6) <= \<const0>\;
  axi_r_rd_data_count(5) <= \<const0>\;
  axi_r_rd_data_count(4) <= \<const0>\;
  axi_r_rd_data_count(3) <= \<const0>\;
  axi_r_rd_data_count(2) <= \<const0>\;
  axi_r_rd_data_count(1) <= \<const0>\;
  axi_r_rd_data_count(0) <= \<const0>\;
  axi_r_sbiterr <= \<const0>\;
  axi_r_underflow <= \<const0>\;
  axi_r_wr_data_count(10) <= \<const0>\;
  axi_r_wr_data_count(9) <= \<const0>\;
  axi_r_wr_data_count(8) <= \<const0>\;
  axi_r_wr_data_count(7) <= \<const0>\;
  axi_r_wr_data_count(6) <= \<const0>\;
  axi_r_wr_data_count(5) <= \<const0>\;
  axi_r_wr_data_count(4) <= \<const0>\;
  axi_r_wr_data_count(3) <= \<const0>\;
  axi_r_wr_data_count(2) <= \<const0>\;
  axi_r_wr_data_count(1) <= \<const0>\;
  axi_r_wr_data_count(0) <= \<const0>\;
  axi_w_data_count(10) <= \<const0>\;
  axi_w_data_count(9) <= \<const0>\;
  axi_w_data_count(8) <= \<const0>\;
  axi_w_data_count(7) <= \<const0>\;
  axi_w_data_count(6) <= \<const0>\;
  axi_w_data_count(5) <= \<const0>\;
  axi_w_data_count(4) <= \<const0>\;
  axi_w_data_count(3) <= \<const0>\;
  axi_w_data_count(2) <= \<const0>\;
  axi_w_data_count(1) <= \<const0>\;
  axi_w_data_count(0) <= \<const0>\;
  axi_w_dbiterr <= \<const0>\;
  axi_w_overflow <= \<const0>\;
  axi_w_prog_empty <= \<const1>\;
  axi_w_prog_full <= \<const0>\;
  axi_w_rd_data_count(10) <= \<const0>\;
  axi_w_rd_data_count(9) <= \<const0>\;
  axi_w_rd_data_count(8) <= \<const0>\;
  axi_w_rd_data_count(7) <= \<const0>\;
  axi_w_rd_data_count(6) <= \<const0>\;
  axi_w_rd_data_count(5) <= \<const0>\;
  axi_w_rd_data_count(4) <= \<const0>\;
  axi_w_rd_data_count(3) <= \<const0>\;
  axi_w_rd_data_count(2) <= \<const0>\;
  axi_w_rd_data_count(1) <= \<const0>\;
  axi_w_rd_data_count(0) <= \<const0>\;
  axi_w_sbiterr <= \<const0>\;
  axi_w_underflow <= \<const0>\;
  axi_w_wr_data_count(10) <= \<const0>\;
  axi_w_wr_data_count(9) <= \<const0>\;
  axi_w_wr_data_count(8) <= \<const0>\;
  axi_w_wr_data_count(7) <= \<const0>\;
  axi_w_wr_data_count(6) <= \<const0>\;
  axi_w_wr_data_count(5) <= \<const0>\;
  axi_w_wr_data_count(4) <= \<const0>\;
  axi_w_wr_data_count(3) <= \<const0>\;
  axi_w_wr_data_count(2) <= \<const0>\;
  axi_w_wr_data_count(1) <= \<const0>\;
  axi_w_wr_data_count(0) <= \<const0>\;
  axis_data_count(10) <= \<const0>\;
  axis_data_count(9) <= \<const0>\;
  axis_data_count(8) <= \<const0>\;
  axis_data_count(7) <= \<const0>\;
  axis_data_count(6) <= \<const0>\;
  axis_data_count(5) <= \<const0>\;
  axis_data_count(4) <= \<const0>\;
  axis_data_count(3) <= \<const0>\;
  axis_data_count(2) <= \<const0>\;
  axis_data_count(1) <= \<const0>\;
  axis_data_count(0) <= \<const0>\;
  axis_dbiterr <= \<const0>\;
  axis_overflow <= \<const0>\;
  axis_prog_empty <= \<const1>\;
  axis_prog_full <= \<const0>\;
  axis_rd_data_count(10) <= \<const0>\;
  axis_rd_data_count(9) <= \<const0>\;
  axis_rd_data_count(8) <= \<const0>\;
  axis_rd_data_count(7) <= \<const0>\;
  axis_rd_data_count(6) <= \<const0>\;
  axis_rd_data_count(5) <= \<const0>\;
  axis_rd_data_count(4) <= \<const0>\;
  axis_rd_data_count(3) <= \<const0>\;
  axis_rd_data_count(2) <= \<const0>\;
  axis_rd_data_count(1) <= \<const0>\;
  axis_rd_data_count(0) <= \<const0>\;
  axis_sbiterr <= \<const0>\;
  axis_underflow <= \<const0>\;
  axis_wr_data_count(10) <= \<const0>\;
  axis_wr_data_count(9) <= \<const0>\;
  axis_wr_data_count(8) <= \<const0>\;
  axis_wr_data_count(7) <= \<const0>\;
  axis_wr_data_count(6) <= \<const0>\;
  axis_wr_data_count(5) <= \<const0>\;
  axis_wr_data_count(4) <= \<const0>\;
  axis_wr_data_count(3) <= \<const0>\;
  axis_wr_data_count(2) <= \<const0>\;
  axis_wr_data_count(1) <= \<const0>\;
  axis_wr_data_count(0) <= \<const0>\;
  dbiterr <= \<const0>\;
  m_axi_araddr(31) <= \<const0>\;
  m_axi_araddr(30) <= \<const0>\;
  m_axi_araddr(29) <= \<const0>\;
  m_axi_araddr(28) <= \<const0>\;
  m_axi_araddr(27) <= \<const0>\;
  m_axi_araddr(26) <= \<const0>\;
  m_axi_araddr(25) <= \<const0>\;
  m_axi_araddr(24) <= \<const0>\;
  m_axi_araddr(23) <= \<const0>\;
  m_axi_araddr(22) <= \<const0>\;
  m_axi_araddr(21) <= \<const0>\;
  m_axi_araddr(20) <= \<const0>\;
  m_axi_araddr(19) <= \<const0>\;
  m_axi_araddr(18) <= \<const0>\;
  m_axi_araddr(17) <= \<const0>\;
  m_axi_araddr(16) <= \<const0>\;
  m_axi_araddr(15) <= \<const0>\;
  m_axi_araddr(14) <= \<const0>\;
  m_axi_araddr(13) <= \<const0>\;
  m_axi_araddr(12) <= \<const0>\;
  m_axi_araddr(11) <= \<const0>\;
  m_axi_araddr(10) <= \<const0>\;
  m_axi_araddr(9) <= \<const0>\;
  m_axi_araddr(8) <= \<const0>\;
  m_axi_araddr(7) <= \<const0>\;
  m_axi_araddr(6) <= \<const0>\;
  m_axi_araddr(5) <= \<const0>\;
  m_axi_araddr(4) <= \<const0>\;
  m_axi_araddr(3) <= \<const0>\;
  m_axi_araddr(2) <= \<const0>\;
  m_axi_araddr(1) <= \<const0>\;
  m_axi_araddr(0) <= \<const0>\;
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const0>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const0>\;
  m_axi_arcache(0) <= \<const0>\;
  m_axi_arid(0) <= \<const0>\;
  m_axi_arlen(7) <= \<const0>\;
  m_axi_arlen(6) <= \<const0>\;
  m_axi_arlen(5) <= \<const0>\;
  m_axi_arlen(4) <= \<const0>\;
  m_axi_arlen(3) <= \<const0>\;
  m_axi_arlen(2) <= \<const0>\;
  m_axi_arlen(1) <= \<const0>\;
  m_axi_arlen(0) <= \<const0>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const0>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_arvalid <= \<const0>\;
  m_axi_awaddr(31) <= \<const0>\;
  m_axi_awaddr(30) <= \<const0>\;
  m_axi_awaddr(29) <= \<const0>\;
  m_axi_awaddr(28) <= \<const0>\;
  m_axi_awaddr(27) <= \<const0>\;
  m_axi_awaddr(26) <= \<const0>\;
  m_axi_awaddr(25) <= \<const0>\;
  m_axi_awaddr(24) <= \<const0>\;
  m_axi_awaddr(23) <= \<const0>\;
  m_axi_awaddr(22) <= \<const0>\;
  m_axi_awaddr(21) <= \<const0>\;
  m_axi_awaddr(20) <= \<const0>\;
  m_axi_awaddr(19) <= \<const0>\;
  m_axi_awaddr(18) <= \<const0>\;
  m_axi_awaddr(17) <= \<const0>\;
  m_axi_awaddr(16) <= \<const0>\;
  m_axi_awaddr(15) <= \<const0>\;
  m_axi_awaddr(14) <= \<const0>\;
  m_axi_awaddr(13) <= \<const0>\;
  m_axi_awaddr(12) <= \<const0>\;
  m_axi_awaddr(11) <= \<const0>\;
  m_axi_awaddr(10) <= \<const0>\;
  m_axi_awaddr(9) <= \<const0>\;
  m_axi_awaddr(8) <= \<const0>\;
  m_axi_awaddr(7) <= \<const0>\;
  m_axi_awaddr(6) <= \<const0>\;
  m_axi_awaddr(5) <= \<const0>\;
  m_axi_awaddr(4) <= \<const0>\;
  m_axi_awaddr(3) <= \<const0>\;
  m_axi_awaddr(2) <= \<const0>\;
  m_axi_awaddr(1) <= \<const0>\;
  m_axi_awaddr(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \<const0>\;
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const0>\;
  m_axi_awcache(0) <= \<const0>\;
  m_axi_awid(0) <= \<const0>\;
  m_axi_awlen(7) <= \<const0>\;
  m_axi_awlen(6) <= \<const0>\;
  m_axi_awlen(5) <= \<const0>\;
  m_axi_awlen(4) <= \<const0>\;
  m_axi_awlen(3) <= \<const0>\;
  m_axi_awlen(2) <= \<const0>\;
  m_axi_awlen(1) <= \<const0>\;
  m_axi_awlen(0) <= \<const0>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \<const0>\;
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_awvalid <= \<const0>\;
  m_axi_bready <= \<const0>\;
  m_axi_rready <= \<const0>\;
  m_axi_wdata(63) <= \<const0>\;
  m_axi_wdata(62) <= \<const0>\;
  m_axi_wdata(61) <= \<const0>\;
  m_axi_wdata(60) <= \<const0>\;
  m_axi_wdata(59) <= \<const0>\;
  m_axi_wdata(58) <= \<const0>\;
  m_axi_wdata(57) <= \<const0>\;
  m_axi_wdata(56) <= \<const0>\;
  m_axi_wdata(55) <= \<const0>\;
  m_axi_wdata(54) <= \<const0>\;
  m_axi_wdata(53) <= \<const0>\;
  m_axi_wdata(52) <= \<const0>\;
  m_axi_wdata(51) <= \<const0>\;
  m_axi_wdata(50) <= \<const0>\;
  m_axi_wdata(49) <= \<const0>\;
  m_axi_wdata(48) <= \<const0>\;
  m_axi_wdata(47) <= \<const0>\;
  m_axi_wdata(46) <= \<const0>\;
  m_axi_wdata(45) <= \<const0>\;
  m_axi_wdata(44) <= \<const0>\;
  m_axi_wdata(43) <= \<const0>\;
  m_axi_wdata(42) <= \<const0>\;
  m_axi_wdata(41) <= \<const0>\;
  m_axi_wdata(40) <= \<const0>\;
  m_axi_wdata(39) <= \<const0>\;
  m_axi_wdata(38) <= \<const0>\;
  m_axi_wdata(37) <= \<const0>\;
  m_axi_wdata(36) <= \<const0>\;
  m_axi_wdata(35) <= \<const0>\;
  m_axi_wdata(34) <= \<const0>\;
  m_axi_wdata(33) <= \<const0>\;
  m_axi_wdata(32) <= \<const0>\;
  m_axi_wdata(31) <= \<const0>\;
  m_axi_wdata(30) <= \<const0>\;
  m_axi_wdata(29) <= \<const0>\;
  m_axi_wdata(28) <= \<const0>\;
  m_axi_wdata(27) <= \<const0>\;
  m_axi_wdata(26) <= \<const0>\;
  m_axi_wdata(25) <= \<const0>\;
  m_axi_wdata(24) <= \<const0>\;
  m_axi_wdata(23) <= \<const0>\;
  m_axi_wdata(22) <= \<const0>\;
  m_axi_wdata(21) <= \<const0>\;
  m_axi_wdata(20) <= \<const0>\;
  m_axi_wdata(19) <= \<const0>\;
  m_axi_wdata(18) <= \<const0>\;
  m_axi_wdata(17) <= \<const0>\;
  m_axi_wdata(16) <= \<const0>\;
  m_axi_wdata(15) <= \<const0>\;
  m_axi_wdata(14) <= \<const0>\;
  m_axi_wdata(13) <= \<const0>\;
  m_axi_wdata(12) <= \<const0>\;
  m_axi_wdata(11) <= \<const0>\;
  m_axi_wdata(10) <= \<const0>\;
  m_axi_wdata(9) <= \<const0>\;
  m_axi_wdata(8) <= \<const0>\;
  m_axi_wdata(7) <= \<const0>\;
  m_axi_wdata(6) <= \<const0>\;
  m_axi_wdata(5) <= \<const0>\;
  m_axi_wdata(4) <= \<const0>\;
  m_axi_wdata(3) <= \<const0>\;
  m_axi_wdata(2) <= \<const0>\;
  m_axi_wdata(1) <= \<const0>\;
  m_axi_wdata(0) <= \<const0>\;
  m_axi_wid(0) <= \<const0>\;
  m_axi_wlast <= \<const0>\;
  m_axi_wstrb(7) <= \<const0>\;
  m_axi_wstrb(6) <= \<const0>\;
  m_axi_wstrb(5) <= \<const0>\;
  m_axi_wstrb(4) <= \<const0>\;
  m_axi_wstrb(3) <= \<const0>\;
  m_axi_wstrb(2) <= \<const0>\;
  m_axi_wstrb(1) <= \<const0>\;
  m_axi_wstrb(0) <= \<const0>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axi_wvalid <= \<const0>\;
  m_axis_tdata(7) <= \<const0>\;
  m_axis_tdata(6) <= \<const0>\;
  m_axis_tdata(5) <= \<const0>\;
  m_axis_tdata(4) <= \<const0>\;
  m_axis_tdata(3) <= \<const0>\;
  m_axis_tdata(2) <= \<const0>\;
  m_axis_tdata(1) <= \<const0>\;
  m_axis_tdata(0) <= \<const0>\;
  m_axis_tdest(0) <= \<const0>\;
  m_axis_tid(0) <= \<const0>\;
  m_axis_tkeep(0) <= \<const0>\;
  m_axis_tlast <= \<const0>\;
  m_axis_tstrb(0) <= \<const0>\;
  m_axis_tuser(3) <= \<const0>\;
  m_axis_tuser(2) <= \<const0>\;
  m_axis_tuser(1) <= \<const0>\;
  m_axis_tuser(0) <= \<const0>\;
  m_axis_tvalid <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  rd_data_count(12) <= \<const0>\;
  rd_data_count(11) <= \<const0>\;
  rd_data_count(10) <= \<const0>\;
  rd_data_count(9) <= \<const0>\;
  rd_data_count(8) <= \<const0>\;
  rd_data_count(7) <= \<const0>\;
  rd_data_count(6) <= \<const0>\;
  rd_data_count(5) <= \<const0>\;
  rd_data_count(4) <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^wr_rst_busy\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_rdata(63) <= \<const0>\;
  s_axi_rdata(62) <= \<const0>\;
  s_axi_rdata(61) <= \<const0>\;
  s_axi_rdata(60) <= \<const0>\;
  s_axi_rdata(59) <= \<const0>\;
  s_axi_rdata(58) <= \<const0>\;
  s_axi_rdata(57) <= \<const0>\;
  s_axi_rdata(56) <= \<const0>\;
  s_axi_rdata(55) <= \<const0>\;
  s_axi_rdata(54) <= \<const0>\;
  s_axi_rdata(53) <= \<const0>\;
  s_axi_rdata(52) <= \<const0>\;
  s_axi_rdata(51) <= \<const0>\;
  s_axi_rdata(50) <= \<const0>\;
  s_axi_rdata(49) <= \<const0>\;
  s_axi_rdata(48) <= \<const0>\;
  s_axi_rdata(47) <= \<const0>\;
  s_axi_rdata(46) <= \<const0>\;
  s_axi_rdata(45) <= \<const0>\;
  s_axi_rdata(44) <= \<const0>\;
  s_axi_rdata(43) <= \<const0>\;
  s_axi_rdata(42) <= \<const0>\;
  s_axi_rdata(41) <= \<const0>\;
  s_axi_rdata(40) <= \<const0>\;
  s_axi_rdata(39) <= \<const0>\;
  s_axi_rdata(38) <= \<const0>\;
  s_axi_rdata(37) <= \<const0>\;
  s_axi_rdata(36) <= \<const0>\;
  s_axi_rdata(35) <= \<const0>\;
  s_axi_rdata(34) <= \<const0>\;
  s_axi_rdata(33) <= \<const0>\;
  s_axi_rdata(32) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_wready <= \<const0>\;
  s_axis_tready <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  valid <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(12) <= \<const0>\;
  wr_data_count(11) <= \<const0>\;
  wr_data_count(10) <= \<const0>\;
  wr_data_count(9) <= \<const0>\;
  wr_data_count(8) <= \<const0>\;
  wr_data_count(7) <= \<const0>\;
  wr_data_count(6) <= \<const0>\;
  wr_data_count(5) <= \<const0>\;
  wr_data_count(4) <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^wr_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_fifo_gen: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0_synth__parameterized1\
     port map (
      almost_full => almost_full,
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      prog_full => prog_full,
      rd_en => rd_en,
      srst => srst,
      wr_en => wr_en,
      wr_rst_reg_reg => \^wr_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    data_count : out STD_LOGIC_VECTOR ( 11 downto 0 );
    prog_full : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fc_644096,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fc_644096";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 : entity is "fifo_generator_v13_2_0,Vivado 2017.3";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096 is
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 12 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 68;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 68;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 1;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 1;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4092;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 1;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 13;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 4096;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 12;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 13;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of almost_full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE ALMOST_FULL";
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 100000000, PHASE 0.000";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
U0: entity work.\bd_bf15_rx_0_fifo_generator_v13_2_0__parameterized3\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => almost_full,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(11 downto 0) => data_count(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => dout(67 downto 0),
      empty => empty,
      full => full,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(11 downto 0) => B"000000000000",
      prog_empty_thresh_assert(11 downto 0) => B"000000000000",
      prog_empty_thresh_negate(11 downto 0) => B"000000000000",
      prog_full => prog_full,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => '0',
      rd_data_count(12 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(12 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => rd_rst_busy,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(12 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(12 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13 is
  port (
    D : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \LP_CNTS[0].lp_header_reg[0]\ : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13 : entity is "mipi_csi2_rx_ctrl_v1_0_6_fc13";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13 is
  signal \^full\ : STD_LOGIC;
  signal lbuf_n_71 : STD_LOGIC;
  signal lbuf_n_72 : STD_LOGIC;
  signal lbuf_n_73 : STD_LOGIC;
  signal lbuf_n_74 : STD_LOGIC;
  signal lbuf_n_75 : STD_LOGIC;
  signal lbuf_n_76 : STD_LOGIC;
  signal lbuf_n_77 : STD_LOGIC;
  signal lbuf_n_78 : STD_LOGIC;
  signal lbuf_n_79 : STD_LOGIC;
  signal lbuf_n_80 : STD_LOGIC;
  signal lbuf_n_81 : STD_LOGIC;
  signal lbuf_n_82 : STD_LOGIC;
  signal NLW_lbuf_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_lbuf_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_lbuf_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of lbuf : label is "mipi_csi2_rx_ctrl_v1_0_6_fc_644096,fifo_generator_v13_2_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of lbuf : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of lbuf : label is "fifo_generator_v13_2_0,Vivado 2017.3";
begin
  full <= \^full\;
\LP_CNTS[0].lp_header[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^full\,
      I1 => dest_out,
      I2 => m_axis_aresetn,
      O => \LP_CNTS[0].lp_header_reg[0]\
    );
lbuf: entity work.bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc_644096
     port map (
      almost_full => almost_full,
      clk => m_axis_aclk,
      data_count(11) => lbuf_n_71,
      data_count(10) => lbuf_n_72,
      data_count(9) => lbuf_n_73,
      data_count(8) => lbuf_n_74,
      data_count(7) => lbuf_n_75,
      data_count(6) => lbuf_n_76,
      data_count(5) => lbuf_n_77,
      data_count(4) => lbuf_n_78,
      data_count(3) => lbuf_n_79,
      data_count(2) => lbuf_n_80,
      data_count(1) => lbuf_n_81,
      data_count(0) => lbuf_n_82,
      din(67 downto 0) => din(67 downto 0),
      dout(67 downto 0) => D(67 downto 0),
      empty => empty,
      full => \^full\,
      prog_full => NLW_lbuf_prog_full_UNCONNECTED,
      rd_en => rd_en,
      rd_rst_busy => NLW_lbuf_rd_rst_busy_UNCONNECTED,
      srst => SR(0),
      wr_en => wr_en,
      wr_rst_busy => NLW_lbuf_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_line_buffer is
  port (
    D : out STD_LOGIC_VECTOR ( 67 downto 0 );
    full : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    empty : out STD_LOGIC;
    \LP_CNTS[0].lp_header_reg[0]\ : out STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    din : in STD_LOGIC_VECTOR ( 67 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dest_out : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_line_buffer : entity is "mipi_csi2_rx_ctrl_v1_0_6_line_buffer";
end bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_line_buffer;

architecture STRUCTURE of bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_line_buffer is
begin
line_buf: entity work.bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_fc13
     port map (
      D(67 downto 0) => D(67 downto 0),
      \LP_CNTS[0].lp_header_reg[0]\ => \LP_CNTS[0].lp_header_reg[0]\,
      SR(0) => SR(0),
      almost_full => almost_full,
      dest_out => dest_out,
      din(67 downto 0) => din(67 downto 0),
      empty => empty,
      full => full,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      rd_en => rd_en,
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2014"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
HidWR5lLolKcUOf7FMZ9/FkftVgnm2KmZzZ6DoOaHj9jsTtIev4p95LybBNtYgj6nC5n6+bAwUSg
k5tQ+1/Kaw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
RXdJbY4zI8UUm+hriO0H6MLiBUCIPMsycin39wD6W5I203vtqCHgm5OLh9ojxoDV2rE38I3O2gER
4FleoV3NmUpO1Ham04aZzwDk1jk3tNSdqozf+FfqNZnyUpIYfCGV99421d9tyPS0NlFUdB8rM/WG
rhKmnPO32S4oGxyEkq0=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
T6TTpUca2F1qogu5zWKU+QLI8PLJXuCf+aMSD9ONje/3MzMYJVZrIZ4adIklUU8GwuwRx1wxmFN2
YNJgZTK+arKU22FkLaG/2Asov00x2MH515zIjOKQRmeRkTvwSLKddJMn+0XM9ENI98tcnuMfA4Yr
859mN643whsAvlRTNofeDAQqGaHoKQHyuXywQtcN/BuQMbtQ3D7WtBWRrWij6FV0WNxb5/Mmv/Sn
o/D2T0Sk32WdQhxQUPBAtsS0k6tTkVcaBBWDpcyt058q3JfAlpvvlQ+sRBJhPo/wQlx1AV0nR/iv
49bAkgFqRfL1DabFR8v7s5ZOFQ33yg7oUSwqmQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Rqv9reuUfMjvAUjdrPA3ZyiOnDBC3kUuQ9Q5VDKWBOAoMBHMaID5Jyy/i7TyK5X5LnA/T8IW85E4
SA6Vm07RyIiN0ijK7nRLfjBtix6hIyDIPLN0DhyFtl5KJkPW0AubBl2aymW+SDrvQf2dupF/ENYL
gKm3GbKa9mKZj0/CKJovZ3gFiSq70AqRgJ9saNfgUe/PMSSvzZ5zMRCNxqhumLQ6mZnl+bIE8m8O
C71GSafBgPYEV6ObQE8WRJ1UcstA8KBB8CPY4iZQWvk/q3TBVp7QP7We4TkV2e4n4gmLMz9UY6TT
oQRp6141Qnjz4UbpJnyY+lGK8HSY3mun/L7r1g==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mbccpEvmv9htmz/JiTlOCWFeavbNSpw9/5RIE/Z/jYcRxAf35amDCQSvxqTOxNxK7sX4UbL6E9Lm
QjsjcV4ljW4i420AMrI55O+ngPBx+wln7MrKnr6/M5jj1M7FiIPUehoW1/6CzZdIeHq99CLiD+kH
lQfb5M4dfWbXjL3nH19YD4DvY6reVqGHw3JGDk0alMUls3nKadhu/1xWGRi6uZxPiUWjlPkaaW5J
Ukl7zPF12aOls7LrHzbJuWit+6ir+uCOyAUrs+4vYl1WgnuuK9AwxjGvjX9E24ObixaybFcJmeBg
WtahAiRvat25RcYd+iHs2Y36OJtIPe72DbDrrw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Rp/ttrNR4mZuFnixP2bdrFoyyDjKKlKHvByUKGxBJIXXzo8Y/DanvYq0QD/FLWjrlqo2BI4Qgxxh
3RlBmWLmnD+Pf5RdpvW0d1waUYPCCgbPFrsrQ7FK50dJNFLHEwzzLcPRyim2wwDbEDSUn9MDVfeW
21FMktqFgRZc+UFMNgI=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Eoooy8RQR9JZCgIBP+oLCvzkJfPXqy8jHiRucfKG3WFC5ivvSB6sgypwtZ9AIzdk1rBql+vUw6ub
ydl4BCQJg+bx01TndpgvRmgOZ79u8D6N4tiFX/J0wDQ/JPvKHe8ZV0lJbj4YiIMjlkPfWFHmwAUz
dpRQfc6phgZ6JzZ+ffh+tieoofmMw/YRqxXMrJXhqpL/QVZT9YKBoT9IfNUWBso6Vm8vQbEEnw7m
a9hVbtR5hW6/N2sTlpLCYOt45wvdMRNDSpJAJcooxsOO3POoNotsNy/5KnHqyn10jI2+8WNh6o0d
Spc75aOqRAlmtc29EJYBHVTMpsdnGRTXZMrQ4A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 66944)
`protect data_block
1HoHvsFgaCsY+7OKwIZmywKAorNY0I581f6fH+sFGN0N3H3F0IZNqAvHLmysy3XmqolTTG7UlOpL
JlrF+BxoDKN4OwRPm7VP5GJ8aQFB/T9h2Cpg1CFL1A6MaLho1AOaClJzUuAmohlT9t4s2QsmwVGf
YIc0h88qJuM3sThI5BctU8KLHKSSX1xhAfnbk/pECFDQgXcXfnFvDZTA7cJvRvIw7HDUHlTMiB7X
x7edFg00jK/HUkDhhLIADdB/swIVt3Lu/MtSwIAZo1M0z+0y3zuMtIjxY4Gu9hDXHAprM4mh1CDP
TyJUW0awsUzFZpjBI0nD7Tuxu8O/oGuOEIIaP6X7dP8vlr3e8QY6quqalxHdNjDt8CJl0DEcmxXh
m30R1NCVBDTw0QiuFunxZQ1qo1YwKYLve+BcGo1hrUOy37XAhO1Hy/OGiQG9j/OEqdXpputzGNt7
flQiPDIjIIIeHqh8OLAAF55LV11QJTRK9VEdycAnEqGnsLzXKeY5GHWaRqsZgfZbxmind2A/rBjN
q6DeMwSm0kqhgrB69nM0Og5c3fhTCAXQuyjNtHP5oHtHvTi3pxeoH+Rzqge9SQuuusHyCSK7S5zP
GAt25mbIehgY5YmcQBrndN8WAj7t7gnYVwKKsBEtn+thH6x5Y4eaO9E6yA/F+GW6ssPfNjPj3whM
x52Z7009opPQ9amzg7YYR7vUVAaLdu82ajhbg6Hmmyy9KcAvvjfDMwbzlmsukD1J1Rhjr/rnXJ44
t2jEUKTPe1edpj/20+YY8GDDUf2+PLg2SB3ygW5GiF8SVbqx7TazyABki3WC59cYqJdynApS1T06
mEhtffDiIGep3P6nEmr4VswEfycKU7qHG1QYd7ZeGGTw7q+5k4BCjt19WkaNyHUFtEmug8jt7nIO
Iu7rSBub6/Oo0dfe/sYnMgvsa6BLafpGTHVgb5JAdJogbbac4ibCcDMFRovJiSrONtwNhjkIYQGb
WCYKSWYbQLce/idjuGXStEIQgJrt7w5C5Vw92aOVuGV1CpDQSIM2dUYhwCTjsADtOKrggr+fgQJm
dqqj8cU/fbQNq522cSNLjKYdTLcD2Kcdd1mP08ZuwLyq88c9U/gCd9bQPOjhzzVuovhMgy0qzbxI
NLb0bp3NECPzOP6Ig5u794uzETiPtXSyY5/rk71YE06unjHI1MZXWfh2lhYwQjj0cahOQgFYvesg
vl/GFvcUqlSivBJVmWnVGsJtaL4DIh22JcmoVf0pl6Yn5GGvXG7O6+rwdOoukq96l4brxT6A+12D
Fh2BPeoCxE011+AcNrvWOrROML+gU6a1KoP84RoriQlo3Etya2tQ0NSiOqzv7dq853IPKfpoEyz5
zKJCGm0emmV5OTkL5gfQ4htogxier+EPpdUmmDXp9elvrToWdjj0ettG+mStHnM+4fP04o/488zE
hUhzrxo02+cM6SmDD24uieUKJjDhGRa6Qz4M1pz9v2FIQp8r0PAK2GXHqaa+H8TAtQmyJFKnFPW7
+jqPRwqXeaSAGKrxVSRAsBcY8uHIlnkT85Oetxi14JTqAlW4dOWwwEmGwzp+52b1L4B37NQ2FFBv
0v8UledXS1/RY6uOrvKHNLCo22vsO7yKFPzeu2/vlQL6SFMDVD0vrM9J0Pe1ciCagRzGp14Y/fTb
kzMS9tz0NCASROBOgk0pbSQrhnLf3YBRTzwog7kAoYZ3ZKkZ7EH00aGJCQ5lXJdUjH/XdJeW5lW7
dCG3upqJVKQWvWgt9+OqtWYLpI6qvy3fQxB6uQp41WTeFum2BMI659FdaJCbjrYJ5Fv6h94DQvYR
dX10ewjkhJv5M3GziQeMOjQSkOqWxZEgbTPo7dl88s1X76Qut87tzWleWEj+Y5q+kqpcTPmAH+3z
Rf8b8cdpZEeMkbJn/ELxzctnUTzFDcUWm43PYmCrn+xPWSMaDfdG7UmcuZZYbDvqpGOc1GfWUj75
Qs2khAopubmmRyZKySlrxlTqZ2xzHHC1EXd2RD2UC1rg+tdKspvP7suxeGYujAYs/I5KAp/bGhQW
vWlwL7kHIp/q4qnsNc2/eFEYlBdMYAMHLlCGExP0zf2Vj7brrLB/ZfT3TJgusOTPk8dE1mH21SS/
4n9DgiuUG9fLweq2h+7X2ullX4bMAVBFe2/O9+I4ldwqDxWWk7thaWG6SgBZvUg/GZwSj9M5a0Vs
Ow9K5RjD6vy2GL3ARnxj2B6rZSlIjaiahi1brv0XN+saKgFeu2pEZZfWtQZPBlJoF7TwYCEuPW35
gcw/haPButrN/5OTfzQjHTzU6lNqHFxoMaW40Fx18El07LRN0dJhRyo0tOnU3rUyHRnKdsnFIIbI
3PvPVFy7XdxlQ1A2fchtNmBt5RDKMIp3k4jbpB1SXBuhPjPZ4sx1yc3EUMFUerqWQ9hxksUmIBrn
rbbL8GZag7Wk746+ESRahEqGY1/uNJfD5P21amSZpI7uoPm90uWPeisjFZTTgAHUyqwti4BPzDjy
Rq+bdJyKm5oy3oVSWAxri8es0S95KT2O19z/jefoj9TMvay5av9pw+a1aXdYMBofg7UMW7d6LEJI
beGaxTiKDjVux6HUF8IxC+lkHi4+/ZTDT/9d2XuT1xmACPRweVL1JRiax78UYBKNB3iNBm0RBPG9
wK1v9XVa4RWUPRbdA1VcYICQSTCow29jvvLRmW/gCpUkppwsfr+0KvbW2w3o9tz+uNmvpJ7JtRTZ
DyAwEsgGoSy5hhQFZbNgjRDXw8zPki72XFX8vd7sJps4lURetEOqjkZBOvMoSgp8Wm0jVkIL51X0
YAgtwH7uERzup2XlheUplw8E1XCUWW+7SdciNizVqjamyrI8grcPoSqpfH8McTAjqGOFO1VL+G3I
YgbkfSdfE2WpX2/TGOpE2qGzkx8A6hy//7nr9NYW/+i8YsHzEWZQsK7g/I8rT1zxPiIuDadrWYCV
LlJ2+NNTBSxkxNtNE4BDN6TV15L2IWsgFUbMpx6pedScVbXBCAaZm9SF0dlJydV9hAwOgwU5Czuc
ZaQU50NJE8cKmF5Z6mObw/YZ38ceXqQBAcagCni1S+Wy6sJ+O8Eaw8PUoqNetbsJ+mCTRWCOyqVS
JhpV4qE1id805d43hOTEhVY6zt1Coa4mlDcRYMxXeKEEVTznHWw5/lgZB+RDy60/rZ3JC8Qd/Tgw
5yI8Q5r60gtQ1skOd6BqIleRLWdxADm6zXqeU5MQ0FAek4c1A1FSvnCsUVRBLuxVenAWa/3GvbhG
dOOfyV5T4O8TRvcp2A3HOrU38BOqXWVa3GyDXNcgfZLGljWqDMe2sazvudE+ub/viTtBWG47gQvr
7cdFpMNN2q9YcjryCWOolUJ70HaM/2srWb0/2rxJeFFxYj3gJVoj0Q2REeTKDK8og2M1NSlhIIhS
D4yKk8wzb87/fBrXPQ2RtYbHA2+JvGWfIupuDCa0ZcscwVLqmTnydZacXm3DuB3BhAihDcwYRGI7
rHYjpakwCYNp7Nw5WbmSl0aQoDrTcOvev9bfCpw0KXKLCzN05H7k4Dl0Vf7+SrMpXFFcOciAd7Ps
TmONcLmsWfms8yIh2tibzIXNtZYwmrCQ31aUiVFrzidkvfNkbVGAmRYDpHP6BOgzFD1hSb3hKyMy
ofeUip2LFTj2AaPB7jsDgkdXwcu4PFSQ4vHtGO+o/RKjnj6KqjTse4gtWOKIw62oZmqIuHwKNIGC
9Z7EVSdLsCulcXEbKtjf9zPlRh8Z7HMFLGLpl1keSZlDAI8P/o2ammACbAU6N2IGiB6BMOlybyjD
Ji+7aRObA/4X4vo81Rtiahrlq/0OrEZoHcWmRolUu982rZ/5rOO8Dis5JiN+CMrgFdGBe2O7mbiD
KOhq7Qo0ODiDY/Cgo0dbr9YLZN8lDzZ90wOA7D6rGYB2RDfSrhDww7Cidcg19JFfrexN7mI/7/9c
/kcq01W2G8E34TOYZlfj9Db7aYfcAbp456vSAQZ98ssyBcKofiygwkC74lTDkiZuj+wjZb38sLly
+haBoujUed0PXUbP9H7pIfemJxaB5U1dB6cVYobVtzk2AmCiarnaOPtFLy/Zgt7ozqWIYI/cRQR0
tuYk8I9T4nAG5VxmFa4bB5icnhNZzlhZSdI1BjtXHyhqtLXMB995PrlRUtSppSdAdCTF+iDpiX5J
Z3dp5xnfpNLns1p/+axaJPadbnuJJa7h6WYOtnByJ9rPWXDpQSYEH51rCDo/OeaqHbUZd2F8m/Ys
IeMauysNLhoDgh1y6GYTw8VqSsOXXvJBx6JseLaDq50YNNzsKIz0boh9OoKPVqxSsERCkn5+uVyh
r3n+NYbcccLRPLl/8ieD678P23WaRfaV69p/9VJW/wc2IGE+JbCho7Hiz/ZX2awIiRvr/qHoIG7Y
XAeMfV9HT2sa0pP3gvortNShBwI881dLJpXXyFG0hANHaPq5/rwtyvm/sTI9/3W0Mc/lN+0ZIlab
2sLE7WDGCxUGDnXL6UAZrw/gX/EVQpRH+ZZKR0XpBfXNQkW3nRpy7HNkuKwu2x4CgXPs7VZ6iGJ9
RE921oXeuOnZ48nuUAr3spRmZP3Q2vmgdcv3AG7hU4Bh0pgWKHUhMaSejiXX6AyN5ZSdQIYEL/F5
ELROp2cWNC7ygMStD+uocL8YsSKiXO3R6BWHSiEPCC88JzdC1cT8aVv15V5B7hSDKNVBGngmpRJu
Y5qiJDF9F7HSqGkn067hIwB2coQmWzq0J0B/CcRJ71rq0/TskLBWYB4Pbu+AeE4ySrmqoSewRs2t
SK1LOK4qJqfd4aPIb1s6Wb328eKFFAPBOewdLtFzYJCKzbKwebWTlx26DypAmvrPy3eKSq26P+zr
yS0sSNe7urn9HgyHQgRkj2YeqRkMcYbA1X7drMkaYUjNmOGt58PGdWkB69DLMPrQhheCMuWhxBva
q+85E1dV2JgPr5kTwNnvrSWYApCnpwEXTEPLm1Lz06hSJx4qhw7FCn8EgCoBh7dVzh14dmuCOQ/D
sHd3OjuNOzJuPcmgWz3W0ONpCa5habUKNgqGjtmub/M224rLyGKjYvYDLReXSWGtP3owLazSxAwK
bEgkk/9M1g3rI1oqjt2tRxVYQbr6IA9GyLcd7hUTsBiApuGj5ViM8ReZNLR+zJNX+nOAADa/fc66
GThF9zw8dmis7m5Mq6uk5jHfM5GCYIEYnbi4yfF9sIPJiGYFOftWAMDpCvn7HFC4ENKMrLOZFrhl
k5MprvcsT6PSnt+VOwG3QCqkfocJiczZ7EGCu89czDWrh5oSDohaW5waCKQtxe8iY0UKroH4avyT
5XO5GGhR9RzI+tYOcDS1sk+211nXO5ah5Dl+7F0rAPZU8PZ0uY70PRhOu+OMmUuLLpfceCWQWLoY
2e5q5TJssmhCgf26ZszrTYOhovdD+6asmS5Jr+TrGEWy054g0bCfLc4+uc2omdfW1ENhxX8l2XeV
FDnVQpqYVNplthacGxPjfWG7X548ia8lmgwIXAUhN8EOWwnfjkgTuuCS2LPlZ22SFgXScpnWNnGa
Hck4qd11J5f0opvV7r8bb6Z+kZceI426sjNyTKccsK+f0B1WfZb72YsY2wDSI0tn9GFQcBWAV+xz
c6LjIG1xx3jMmn0Hpv/MOGatPRgBBmyoT8C6G4oqYiJjSd2sIkocO5KPj7v4FamX5ydYiZMHZani
yGgAYKweBXPuJCfhkzvi5PyOo3aKx3pIyHrx7JWDWgm/GfAqrrefcfbWUM9tKTDxn+0rL8xJPgOT
MgWXAR3yVBMK8I6bC8jFxCnLNSQzzIzub7NYtk0QPBFdzDQgyFr0fwPva19x7BGC8zyCbZeZsDYY
MCj99xaIcvRft+8xZUt2mSe2jSbdGrYUub7tGapXAD8pkw7sxoVXz1hM5fLZOTW+nkRu0ZS7Kz4/
pYEPnNEeGrGcf88WhrDjELjX2FEs28/GONpZujJXGwohuVVuzEB59LhKDRL739EzIG1fWOpBewql
I1fJwbHeHjSmEcdqYi4X0ZvRd71npGtOv2p3w56RYpbZJK+dYp1O69m+pOg3dKNFvcLJqtsE/ko5
ghQAvJFFcDp7bJ1j6lO40KGbgbIEQNPGuoZ7Gjg3nq7Wy0pLGmnWswqOKigXNP1/OlG3/fHRaVfn
hIHsmtOvMEI41H1YHfzuwRit/92n0zPrQDcc850P9nw4oAzcJEpaRjj9VHzkQwhex/EHRBZGNJYr
Y0HFSDoHSdCSv6HFAHsQi5nNxLIrKx7Qe6ijA9YaewwKppx74ikzkdsPOiC+Qe6g2oq+vin15XW1
3OcTOR3MyttJt+1T8OmBuSUWDpaHDOexYe6aJaFw5Vx934jXCenJpHTm91xFHBIfDbSFIlYXONSC
a4n9tN17vjaiXFvrUXDBBzGkQg/Xd8SiYvI6Zz9msFIMwPs5xP2D/c6BqZPQUgn9vjNUT9BtuKhW
OBziqy6ogdKCT9pBGSufyXHAsBAk9ATfYAh0j7l9o9xsSWb9Invyk8Su7Xa3aaEEBOLSu6SGpINM
qpOwoLRHHG04PtsagEtCb0RZhlUGPS+zCscGEAsY2vYI0GIHFVqS7iFkCBzCEoliucxeOn2FaK55
VI/updnuFHNvaYHvE/sCXlDQhIp9YqHQ0R9hyvmmkcrqM/NxGGsAXMrkXAy1LOcQce5lbmhvhPrb
a3mMKKWOz26CTA5VNV6GPgWN0jdpeZWVg6Nj6pUcdzMbMo5lGUuuK39KHJQAM4S5rBqG1cbaod1V
HQsV2XW/WJTcb+CtIt5QqjRs3pxJ0YF/LvK42aqNdBCYR5UKv2NdBOYXMzAO+0zu/+YQG/viTjwO
l10D4xpBsbqfkbvzFPKQwYGjnttvufrjCEeArhpbjL/EwpcZieYo7Jd6P0yaS5vErQJKtIOMPqmj
YE/2EpElDdVRc5EdqOANO0+nXlqao2y0zmAinicn6q83x48hce6LD1iLykFAjADQCFsjenf1ReY7
V3bywcfKwN9+qRqDodSWfAJxO1Pb+jDSQYIIKcmoO2Rv8Urkny+XKGwjAl6hH7wb3VmxGwSnFMuN
hltPlDL1JvfbXuKJzs18LZRarhy7rZLt4c0jTV13W4es0485AnQHyJbFL7nZt0UTDqvwHJmHMbAB
E8W0+aepOkW2RW2uEgW6w0wgYv13cX2ZgBL8Q9n7U8lwbeK2rO9WpQQUne7fbB+4WJrFeZzDW8gi
MhzO+m/djIM4N6Pi51Aqpn+i8Iy3o6XjndIgi2Pl0SKxxAPFhxUyz9T9j6YlEABtYVoQsdTq6SZk
22P/EZ9zQ873z11lEcj8LOKIiUaiBF2v6mgpwV/3zKWsRr9sgFFIT7fD5o2EjY+URqpNghUXsgVf
Kk7MFM8ShSnh8jxaS86KiJjLSBiI8+7CSzVviuWIVMDwP0DkJn8IPU57+4ypPjJBgduUkOCJxk2w
lhZbaeigSUtwok2drnyPEKajKdWyMh5FzuESJpQy7aMIgFJQ7m/i2VQGa6VceKU5SftIDMYFaGA5
C3oSD9yckEtIacG+IkrZqV/ESoB8iG4SXF8d9yEDEEGpcsp78xA+mYvb+S6yjl+F9ZgUMf3xPIgb
JGZA/2TtuZjOtkqdCSlcM/dWasneb8FrY+w9dQArGkXDrMCnIeHGHimdIye7A6gKPdoOAsxreXfh
dNMsOzI2jekzyy98X8x4DHkzIi/K1lmnVo//vOl1haKwdsvYyiiIarI9uKiESgrtwXPVakVoMdqB
JId42gdylDbncxzHEiBNFf8/kSxB8m4j6CMoLrHd+COXIL3D4L3FD2upRGA3EzKCqbVJdzauh2vi
HqRI9SWHOphwFNE92Z2UY9QjfmxGxQT1+2sJ2UDO7HUew2LVGSTHmzQj4/CO9EKIkKAA4gqrTKra
itkN1nD18nLRJAu4ocsO4xwm2D0U0f0RrTt7Z9MDuo7B9nhBmdklstNP/DgaPPMhAm8IC4o7P+4f
02HYjWldiQu91qZoeRms5sLG2AOt/Tg/8N6lg5vOhREN/jdAWOCsbTvQwWcZ5PIk51leIA3GhqHu
HHw2A4EKsGDEIauDaRhMQnarwdo561JAkbeeOhvE0RtIHxrZFujLTK9qu/eGhjRbeyV+1kDy+a52
J0F4gy8hdsX1v4JwL91pSXsbjlLAbskh++oN9hyHPYd9iZwM69FYT7fWz14UvgJNukUStvg2Yyfx
FILcvLw2P4QfcfnWRc8WLjfqT2ZTL2kf/nsHM/VR3G17q5RPBqeZ2linfW4h4o1zdu5FXq1cg8+R
MWW3VaV8mcs9htqaja76ZhizzfPDnEfLdzkNWFP9JDtgF7h69JPSHETcvT5wlWhLE6g1e2czktPj
jXjXmQUF1OvxuD0Sv8vl0z7lRS9nnYXGGnjZ5dxRqSqJxgn8gwctevD0jZ1Wtr1vSsDsfX8YdM/m
a1mVk+GsGtcuLPa1jJs0t8k6Y8w2dJfx8uStZfvMbABMd4Zwr4m1r17I9AYCXEdjWCVL0cuUK3H2
2kU3CQSZzoIYmTYBbZJX/1Q4crEJVLPWpBTnjZ+JKj8Hu4LxpMqLNRyFiMEu0fS75IoOfn5/soQM
pn8/G1TB2pVFfED8vQ98H6cFOS29L0Buu+AbAoBmHjPrtd4Hyfa6RohkJlLq16FDZ+Hxd4zarBd1
jskUQcYwIp0bvhApNdkxHTD7fzkV4TYUtX3S5Ieq5H52JkUZOEHVWNBypf9NlmwKGkJoFq0FyBfz
dKbJmtMWIN7zDoaKf2xJDOT7El10DHMzCWTjbzGJDjpXFdOeU1kkEet5zufzCXCgH/NeZAOyw0xi
LK1pwzoMyIg7AMEWrczCGQGNYtH9F0hytTonkeqLxEgO45dYasmVerf1zdLbjckULBGJfCJoN4+Y
KZn3PmCK+C5g5U6Eps5Uneg54LSBhuhlSgbi4bNicZrhtn10/YpWSTJQ7w93xPAxQQ7qe+EoiAAo
PaS2bpZnzkv/L59brZ2+OlOCc+CQcdgPp9oREb0qn3Jl4OoNfxtLn5oIIfgbIg7G95PiVLHFcRrL
1dCjj2MwKZpqjaf7nBBySjg8VnGRCbRoV8NK6y8vJz5KWN4DSR4Lq4Oa7YdhKd8AVpWiM8xwyYoX
XsSiwCrEFp32OpuwkLh3t5lPHZZVVJW37QunJ8C3HeqBrc6OZgOitqTWHlqY43+AQcHnPr+eWfHk
0UL/fMw8v5K9Bi9pnQoisCrE96r4QLFAZNV4uc9KoxWxOBeaF4jiBJ5QbJgkzd+QA3nseg4FgwV3
eimx+K2gwgKiT93QvvKVKW/cysbrshWf5mmBn5HrU3PwRaZHuxxSmV9DQeXot6PathpLt80J6pWV
SvP5BvMNoR23fsYomY6HrvsyhaA29IOTkkYciN+PJGWIVFo4gIS5m6Jh/G43IvYFvSy3umcoCq9J
k2kgzBOnnQ6PgjzrzqcklHHttHH7z0eN83ZuphJAuz0ylIEW+J9RHOuRLr1jKwoSt5xLffzhr7sQ
5fyTVkxEissLdii0n2nKbIlHTQ+NFz3LnzUCcUj6mp2/3Y01e4CX8znljmUFeLdIwatg9ggEHV30
DSCvB0qnXZlRRGl+Y8H0bjh9f9q53yWTJwJnhC39ePfOk67LhbdMvmqCWSGpUTYV2IIvxN06/9JX
UHn3GwzKg77KM0N4k4+JtN61oJTOl66aqpL01ZybOXap1jPS+HQOlluTaqDqmq9GYDtGGI5wMfRp
YRcjyuWpo26RzaMhsYwawFE3cZJDZNcUZTwQMECPfqnb+z5TkGfNMeG8G6lg3AHVc2IxJtnjLtqb
RbIXFr2wfyk61afZ4c0xjVOCAAUtdXfVeONT76fOvhSWWTyWgJplsSo60ULSg7aoXjbP6OYYnFqd
h/9V+HSOZVQ5IUCdeEzw2a9hOpMqJhtsKhshENIQXPZ6Rs3DBGA1WfncnFDT7LgZQeFFLpF30PGY
P/55Cbsz3BsBXI86KqT1IIdoiN0jhxT8r1MquiQv8OEt7nQUFT5u7WdEoIeQjlEbxgHUWLeUJ1yo
Xzk99bBkFyIJLU/nFLHXL9M/x//ljLO+4ghfP6Znokjm8pCEksTbL09ZmHzY/ooGAHBV36+zSpYh
d725xuGYkmLJpj2pYmxp6+RBbvDb/OhXpSoW0PXSC73eVsmGxjB5BCusRLPlf84VfBX46X0NX5km
DZ0DsFFonbHebBwD4ZcpIm/92W7TC6u5ugRONlRNR3Zwxp36RyiUlS6LhoVww0H4ZSVjF5n8/HVt
pbOyuJP55fVMvpIyt/JFoi7LutBlJsNuQgBcHbzfnog+sZ3Vk5iRFMsN81h21GKf6UL4j3pmWZ3B
nEx6npAF4peU7NF7m4d+ULQRAWos8owe9/P7RVABj2V2egduElOvcU9t1qICaOWDWUWLlaP+1AJW
pcbzxko3PGJqZe3q1eyfOb+BQT8EyXWc+1Z3kkMY7OzXkbQ2iqpMFKT5MH8p8qnrLgVhMeETjmLp
XleGKKWVd6eTPNUAkY5OP6jGvS552RmRoeT9t27DwnGJvwT/lLkPWr/zDVHwO7g1SBVQkf65NHdT
D8sFFWuKKtluY3Du2A4KV0/OfqEpMFVLOTfiplgbCfYM6rUMyVTSySAInAYVZ4NhpJG4jQ1lhDji
1ugrm79Q8VBnRy4JuNNjNzGS2yRu9U4Ez7kKXgweCaKKo7ZipcUADfcZYObef6xTMyRpkf2VvjK0
nEvN+xf1h7ZbiUPr2l46sokG4YUQaT+c7MRL0Ifcl9y0+T1+QEkxkz4zjHBhetwdO0kYzfK4Va0X
KX+NhL9IXFeopNIFTRuDB6AEVPe0MEvPXYkAyV30mLfOFLr23yR/FCWpn8cV1UKqPOC8sVZqLCuo
wdP0O3OTscLH0urIRw+1PUO3XbM5srAxIhvQQCZ/zC5I9zhD61LMhAnQBYP6Kmb+YnV/zpiSWyly
gZKylu/CeZnC2403LxRe0H3XT4MivVwqxHg/OxUjwGUBsjNZn4HH70NSXLKCRmmVI/NtcLLtRsK+
emulwxlIfPSRiMD/xFolVkxOehyKPaRRfUp9vJTw3IMUCZRXJbCsc5xvdqGUhvjwxTBBlhCMQGqf
j+LJK36zuttSCpH5VUl7Q31apZaaEyQ0DJCpePLp+niR0KXkjbvJqoF85r464V51G8eqOLU6vO0n
MZbjp2Q4S2743UmzKmmrLGMbO4vt5smaKsgolPAQM0g7T1Gne3SiPOB6AVgw1JlkW7KpdkkbPiYp
xBKTK7133hLYk//d7AOYO3JbxA3tXZQgpvaJHJ8qhV1ZXrvJcgn1AoXdPvemM+nRCHCbSuOFIhUL
uPxiHy9cNuZybQo/hyx4Xe4Di0aByM2lX8ikkfJwtw3s1W9wsxsJ6JxNGlH+Ewv/txFR4Y/kUGYi
Oo58EgkiKJ1r3iDAquX/Q/n/FXuKeg8kOflzNsLDpDoyI1MJMmYeOwJ7T0aylJ0nWTE+gBQdnhWT
9spIkuUToHKEiY5a2iJV/KDyh9vRZGW68ZHPc9L61GrUzbdZbIyDyb1BxdjBWPnYA7N9lHozxxe3
3yqRu3iUTb+nTfULkeIRCAKS6OclY97nAYSykWtG8bFhS2vLo84J2G4AHqPH9NSUmNsDo6L8XUlt
rM/ktRN/Eq/uisqTXTUuI4uvzlhBnRD95y3D9bQXfAa1UEkwJEdCkMZgvHPbtjPJeG31mYL3j7oh
WmO8JA3QaY/C1u+WAt09KFg2BntbjT5dABX3NpsxsbT+UtY+6osBQ0qh5IgyEyZ0sw6c3ZOEFL94
B6KUrswcyDw4BWpYBFNC6YnpVaS7bwMqeRqD5/3I1ym9HCgxH7r/0R0TVLdwMPZuxOcGATIQm0PX
89ACkFldcrHaIs6dyEpd88tmeXyJ6bOln7UjDktJOoNRyXgsAC0LUNImuHA6ovd4kAFxSWn7QvYX
6LtN7VkCxD5yz4LgbOb3iwe1KtMCGOlECLAdKxy2DpSgbCE6JT/uylqPzldZ/TC1NvMENxCYYfox
B8gPPs4m2yUxSHKRTA0pfmcpNVE/8YJYQmlq31s2LmPWvm4QTcBgk2p1plvKLczhSCJCdfRUjotB
vPWScwRaLx9ML1kNQtYeeocv4473Tm9hViHA74X92wZ4AoIlwaXF9JXFIc2ernvGc8Hwn/4lM7Rl
Zajwi/veYdzbCrsZzOTG3jmw7exrTpx+CfxeK+hgdfqm5tTyuPocg2Ze/k3WGySipKnDd8DzktIC
xtq/cgHzRf2ZnW4dW1N1ozRRNEU4UgEB5GHNtsNywfv2Bi+9n8NswG/+vx4Ory44gVlBE/+lMbgT
6v1ddjMhZXndYG8OVGO/UHiamJBpoE/k+Jxxe6oViQDt8VlWIb4piLZmimWcXigFkomvVjwXqjvZ
h5SPmxyx8Ujs/q0VMC4YXPKXNNQK7oEgCafpmKNUVxS8rLkQz4Itq0LW3x1EQHr8cRlr+xi1wRzP
2oJUTM9NXW9PPwVQETQrw4F7DdrTiw4239oN8VIsMvRHs1ka7Lw36skdKEuk9/yD3iD5FX/YgDDY
ufLw7AGxtu1vMDEHHQaQnAFQrdHGIe1gBNdH8+omeKOYaIpwWtj2j0aYliwsIuiU8Ds+Nq+xMP7z
cE2h39k/tJwKIwagjZxYf9hxYPW3z0yx9GggSWeQ8rtWh1VyuKwLthnt+Ezw9Siw2j6spxfWzJIl
vp6zJpT73EoSYkJ01myv+egLbI2j2uUXJE19lm0Cr1/I8jkTtJTX5WkzkAAu28HtjhClaDVlNjk6
sTGX/6alAKe2jiDK+kirkzwpoXjLxD78c8yM8kDZJmxwXztz2F+rg+3WUSlV8yZlwab2k0kjc/Su
cXxbP5xO6rhqj4V090V3aPfhjJB++Lx4UQi80H2d2eyMCPp32PfvgScMvLdTeVsHIvX1oGLVVlHm
Vdaiq2Z07WJp25vrFUY+7gjhPo8p6UeB57pC2b+XWy6X709gE4ivfYfKKrTbX7AYKIRs4ChRR8ic
BNuhTuXsqf5nW2F5UQqt8P37iqLrILiya/4nNiQcSWI4wTpPUbUmOIBZfvjl16ocBPmfS6qBLWdo
owc5E2rq8K3X5QkvVozf4c4wmhCrj/W6EIjnr4bRz0os7oMegh4EC9VF2lGLuBx1QXXJXowUy5+j
yzVKUzlVus77koJG2wj+ODJi4aXg1OOMRbKme9dml2kVH7es05DHv0GRC1zYu+47+ZwExOBN+b7J
oesy3iuxshca1jb4CfMNS8Jf+7wdyt+BiEN3inuQnYXtUzjl5e9AfBYAdRzpkFLuBIUIDQ9SRxjJ
hmd7KNeM9Zbbho8YpLg09lg9iDVF34LNiobf2vaEsBSmW3QNEWrLue9I8Xrz2wg3G7MCoy9Lesiq
NzjayzbA5WzGywQKs9yEjuJjDHVXIQU2+xcU+B42z7TSRcEIYjYPZOMZUtS4o7l9vxaZz44EDX97
yf/nSO44JANwp6mUnE+M6PNwpmnCtR7yTpDlEkwDINl5psUaxI8Cdr/Unv+3yZZX2DZBR1orGfB+
PgaPyp5RquH6rTdfVQ+jC/2p3luc+AYHmn+b6G5UxcHdhB99Tc814i9GVXuk5gaW65Tau7U4oZV/
puekEYrHWYa9LcQbzvVKjRthoYC87euVvYByLIAVwJ86Tpke/yg6HCSWwaQL744+zcQAaODfLep0
xUrZspeG9/Fx20Q4ysuAXQhvdr7Asj+dC3XStRzcuaXgPgI0btmZYm/ZGJuPjzAZbaRmXfHrPX8A
rO5aBKCTIzjc6/zQe6IwBaa6yWKhUWGit93rFCogbZ5R5CG+hwb/ILfst3f9sA82TZ4ynH2+cGC2
2TIh25VHrGruvCxqe9S3dvb9V+ff9y0oyS2p/sNWYmgGvUE0Dkqqg0zmz78Q+Iqnvn21WgxZmnbQ
NqZiSsEB6Yt2XDCyq9WniBSqb5J9SMUUYBIt7vU9DnYMzxBrDywlzuPXVOWpEyRXPOq9eeWRJiBC
bkoQEh/B5TCOW9Y5cW6yV6m2IL7rLC+YeYi8PeMqFOzvqF/b5p6h5Oh7R38Gv1qKP+p6ftTiQGeE
/8y4fxoGOQWrC027ipSUW3NYHIqq+8d2RDaNLoLXno3YF+I61Q6IQZlF7ZS52alsKywp1YxXk+hh
SFCMOnoedusOraByRbL31T6Fo/Gesrkp1ES1gJgmx/dcF5T3UbwIzQwUuAysV3wSEJlPPejQqDIx
GY+s0dBduBFJmdjWwfVso4Eniaei+PcQdZHdHXo7tlr6c8i5u0brvTOn1cCV8bVR3fnYf+sL5CIF
h9OPVPhzVFqym3r/iZVHYMBs6wKVaqkt0U03be4TDCNKyUi6RQrE0eihDN+71M9n+EypQiM8t98e
eYxSECu8hY82BSZt8GojJJuaJmclIv7pQfTgDJgrkjsBofv5blhnk80tnv3CeGwzmxRdaceuIzZ8
NQsBDmgMx3RiFPjnwgx6egVIXpQU28NUOUWSreZw1gXNwxSnHj5W1u3JkTGM6ZslGUoUrELgsfpD
4RCO+nuYA584CWjASmapq4Dst5SAG19mdQ8aW+V2UfeOk09qfrkY3+b2nloxc9n8w/AUzl4Cz5Ay
scnw01/kWMwsVdICQvcGivclpCyMPWkWdajDqxbkIvRXaGgaH5gt3WtJTwXbLb+YSgnseXi0BuxF
UgYP3WXcNas0k9yfBxvW8E+jiapINKZdcp+nOR68/1kukcKskwZubEQBA3J1LmBRZWyCXTeqWlW7
hlGD2cAhCfaoKuxPoGY+ZiGTqMjOSOCAT2Z/LpNCqnuy8aPQs4UghPYrEMcQw4/tLv6nUqJYAwCs
1m0r7VHUnNLZQOPHU3zlUa4PoVPvVo/jvXOA0tmN3j+0ypNFlTwNUN1SjImzB7dxRAQU0pe88y+P
Twmvob22ecvTAOZZqrhIIqnY13grdBPJiWD+nM4+HlyLtHznnSzryIiQVSEwZWEpAR4v9XorrUtJ
qG4lsyGuh2iT35trrxgCCeSsguzB5ZzzEL0DYOePyv5vy+A12Kt3LqxV+APX5P4nbicmhr9Kl512
f46HQO/ML5+d1P+b3XnOwpBsp+kjJOmrwpZdU4IWnyWADr9sz1h0UQn/xxe8rkk4Axn1DYEv1aTw
+KbWSTmnda/HwmBC+Y8pNb5MHZdtOBHM2d7MRbJxvpQCMo3bygfJXnqKaR58dNvnT7p7bR1yP+Th
I891FK1cbJFADWXVMwskPDZ5zQ0LkyeiDGRfuj3c2OkGfmcm4VWXDA4bkqqv7StisCodOOafsXNQ
0UIAUpMngfQCDC7d3Pptw7DPZqNUzQfpFIGlbS1uBuIjf6ZZQeOTCMU/tI/DPq70ps0nloSjtLUn
SWRHYBuhgf8qqxeh+oTuQczwOfub9xMuUk4mxXP1tEas4KeAdYixu0Bo2Hnj/xVnnnL9Bz2SK5pI
thRENlOxBqcq+qLijMiDaKRgAqJtzQEkz9VzgPSJSLeaP/d6VIoahmjW+tbW9nhHdr23JyFQbJH4
r4zNy7FefPpX7Cl4wD8fa4edX6JjEcF7Ynidv0hpl5i2EIxNuJTH21H3EYO5Ajn+2+Clw+e/GVGD
Za+FTwlfkRHLxF2TWz/ohA1gYFRhWSwpAHyLEE38Cmnnm9LvKQEj5pkt8HcJZ5P7Tfo1ARJ4ZqKJ
G6SjpPVYwB+0I6BptTATPYFNYy4zMYke6qtmUeqIz2k1KD3JzGyzJenj1azl1kCqRk2Bpe3IVvMa
u7rDrw0thN7puqBYXDh4K4BGCGbG2yUP4siSxmoEcrV46rcD9S7VN6Q+nJg2hDxnEn7Syv6Yp/8o
kdZNpnypDkwUabkUfq/E6tknGG+/meWGA1PjGr2Kj6m9+Vj2oMa3kMGzExZJ/bkey57j2zrkJ3/g
27s+N1Ids0Qucqwr1TP9Lj5nzTT9x9ouNpFvD6+V6e2oid0mu3sSwMEXGv3kcrxYc++l9JjPiEsd
Q4/0Nff750hdCpPdpJx6B54mXP9XcuK1ypt8G9Wo7H7ZleEJIcYRzA73kUjOcdvz8VkU9OQ6Hkcy
CfKqUT9e+lsvKvXVx0PpEX5Ohp6ldD3Laumfvz20NXAfr70nINVRYGRpKEPs+Y2BpY5o18K8FUS2
tVuWcPJAb0c7/6g0C4wBhSeF6hmtG4vfRJYZWH0XAp7mP+WUdSLq69LhXpYoU3tXfYQn7UFDqxwA
KzNfDwdh40jpJ5kvPmR5bmBE0jy+fdgTzBvtVERrXTlAArxssPfxhVhuWUXcEklTLiioy0vuFoxy
9rhFnXj7PsV7hEFejk9Sme4ft1lnrBxKQqKcb4WEiycadkaoHiAZfqIg9t1XqtIxsmUQh3E1FLmT
SA2PJZ+f1tF9D7hmIUmVQdU7/RngW3tgdmE12E6BJywG+pRSlE4G0+r0WM5t7gR3vw6jQp1tdlFu
g4lzI63MU7xAsr8aukUKs3ed2bFWXFTMiHs6bhc5zFcW/AKxgnpBEOBqpghzQrdOFNXCL4dNO1fG
EfFlEFSbsxe6BOfdwtQ6khDIuOTF4TIppsaZMWIUu5Fl3Es3maplY94zOWY+OZlRuXbM08b0xekp
sU1cgJqnURCPaaSS0+d82q1FfMdG+hBdUo+xoh9m1vBSi4PEeWYUWdaQk87hErTStBgrheoYV2dv
rXTCmSrezxmWo8PadDYZlpvc7OG1OGgarVcS4bnRGvYdtLTRa8uNbr1RcX6UnGBs4M6YahAnjAlv
Ms/8M3dih5jhqWNEFKxR4xBIQxJmLj4ihCDcJfAJ4XHFvkwOy1eTTU4VU3vtxcpB+Wc5HcS+FLZa
3PNDn/M6o67S9WIsrvX/wvzR0/P93AOzJrxWxe7TLi36bzHnt85nDva3Zu7CzCDjqPdnRC2huPVa
7VaKWvHS7HOj5mIzZ+iT/WA395+GGr+rKYejWIPoc6dNh7FHgbUjtywhX788N7VBhYYow8sJe1zP
Y/KS+6fH+QYENLI1q4PkFWpPnc7MRiA0V1en8aEi2g6k0Qyxnxe9ljKf7Imt8fKkbxif8/3PBdwc
Pkz6Ux7wypPXMBcvTXsJqoR0YzxvPiMCKiRCVS4ZVL7xMqewqwgkQBMAI1LlG1iwRKRMKJii0nXJ
8PLMeHqyHmmc++ALt8WBFiAh7L+5T8ZCCqltfw/V4gM2Uud+U03cg1hy08ZAlmsFguJNCxzfRNUR
t6nskBJLOJkwIlUssZweRLrvnqvRzxqXBEhuucqbfMiUCER0Fq3yP2fue+4M427nbMZkUCBaeW3z
1ohY2PoLbKF3S0EysZ9oo4mMUMSx9t51jrQ7QpR779oMstB0u1sxLYTDA5cRXmnMWoGEamLWE+sH
vXc7bd5sklPockNj1wNKFYJqm+QwIDk1F96N9i6+tWDCV5AKgFg9DFxlsobUBA/07IFEtI4U+j7c
p1HdCC0hQ+EltaQoGjdVX+qWbTd4HE+cFGejHcTO4HNM4Fy5xMWPnaEOLdqhxJ2TxezxT0FeO+8q
xsuaCw0p57QU5s8gTpstmWDr8WBNC/MOtfTkPgwztsCdXN7F0QVeczRVuUjg2XH4fnsGUQ3xZFO6
HDMyitFKGk5q0zycvEwGH7d4rckEdPnFcq53eqXjsGiNV0UEXRwPOeEX8QFJVIastIzn7nmms30C
n0w2KzsTDo5wGjqKy4LM9OxAculZ6aJH+W8GL+NGM3J63bf2C59+s+R3n8dVPfcfHz3e8aw4RVNW
6JczdkViic1vGCp+sNvcYAG6gg0T2cvr74CrIhwzXVvFrCBHe/TWCyNb6sWQWlbzDJJMAEm8Ja33
360JjotshYdNwo/l6cqKl20aE4ZBFHmAugw5A9tJWVMQB31ZbKShiaM8h1xevErS6Cr4d1gAwBIJ
tNxUs6sszmSshuNK3p6D88P8YtF7RTEVssp9ZcSl0iH16rmKFhEQI4/fRVzEru8Lqh6fmj6DAu8a
Ij7oZgnlxyNL/itfBifAQeezXTscyWr621OsGCoMOByO6VPEXeDTp2oDB3abp5ny3rVfNTMtsQYW
14KbImnzNESzx1N1+TvlIqpj2+8QC/1x6KtE0NhLvGC5nxIRA6CqrtdtjLMTordmW72oNpV/Ym/e
HdtnekMfLBccntLntXYoCW7P8Mzkc9Pc3IDl9ckIRDv0GaZKEDG0jyQQFir+8WWFz/czcVaYe5iH
TIdAautHM3iasZ/4nsqgFFr61NqwShv0X0PfrPxG8DbSz8+T8tsi43Vi8deM9yy9T86M3cwkA1qQ
6o5tBQXcB/U2ReQAvp5sR3XVu8Gm5hMvhHDmz0f9Pwg9xnqODyCqRMciPsC3QBiknI+vAI7qeko0
CAPud1DsHVAPTmXBtC2ttCF+wWhT6z6AGkPR49JGpDya0K4N9XpSxZ69+mXV6YpRIwwFELQcHr2B
iL7bWtTTn79Ak995TF1dEZFK0FfQnUfE0rw8S/NuBsUn5vasL+Rf26bhdrqZTUFqTBGoorA3MU0h
qeXhFVGp0lQZ8rDDBA8jxnJc4Ntln//SMdRdDHwXFHVdm+zSSZkBTr8qcpavQpn/S+0nGB+xH/2B
CD84enr8+65AMy/qJosu34in/2vdrlTneX8ng6VdGOEk28AN8EMWnv/+S04BR4+Odz3uDZfkNS06
Y2ko1b5bh8h8MlRcDO5mMpPDF+qVqSwtpfjhNljDvrtXs57vxqEHZo+jXNMH16C4004OekytBUG4
m/kStiUJelk+Np+lEyoHAuARFPd4WHB9gHww8+oYHxDMq4jxBoeh8qX7b2JpGg9YX+A1oRkkV/le
qcjltPxESnX2nFn+pKEPqhKgDRNedsdvgS4PZHgyRCAAfoctyS+t5FZl9KMDHc5flA3g7sR5eJhn
vy3Uqhzjy7q9AaxJNxqCwZwWAXqdv7DXxyfPCwi61wbl396jY8GeYP6EBNb8ieE3UTLtoke37eFI
RUVoCKzTT+wLehJaQcIq4nYVj8QjrDkRxV8EXW026xRVP/YmYrQ1rH1JIOEjJowhiDYatm9FnnGD
1EozAsgr3MxC4jV3thQkkD0P3go1HhiuoFT42NTDlyDSMpFER7HQF6IgjsUVzFVmi5ZpGZFJutkc
j1xAT/eJqc74Zm4a/5A8AKydAHA1O4NSmsT4JQ0a2jauByKyMnOSAsDC2hmCy1PJ8KjSXaCmihrD
1+i6ggF4PuaUzPG/i/p51sXfseNWHTRz2FplsL2dpGtEkWcU7etMDk/BywSasy7avwZnqpih1p2Y
vi18hI9RwE5izvaLXUDMQjIs60nxT7Xx8ur6LEOiXTED+KCmW562Wfgv0DynCT+gQKjXwRULYe0k
4vZzpmCpXOSsch14C+ecXmQyeOMPCtgMrEYAPmFRYlB2EibYmSyRBfpaZh/t1SCfPZZxr6WgBvYl
jRYA1ri8fAfK2Vbhl4sXW63wmBdHU0Gp8o7m1GkAN8ic0VkhkN2ZZrTSRdTONQ+qKRjtkwSngVPi
qhCYzi6FIL3Uvf09WCdOVLMkrtaOqRJTtqlU8/WZz6jInbfV2lpdEAKAInGVsg61EkOhFOZTtK7Q
a0OI+T/izLZZPaQ/UUmlHEUcz1d3FXwkUs/7qpK2AYpeVJJmLwuiquiCdX05DbZOY+xzVNR0DcFX
giUV82kozEddCT1Rw74M71QGbeRo/RDuyoC6gN+wMLUTXoazYYkZ3Ep+3gsgpCpujRGQFl1uizUc
qteqnO+m8tX2skQ37H23TyetuSAQpjvOrSWsoCEhqmd1wrmehuFCUlZKvN0H6feH9Hp1ZiBcxiU+
knEaM1SMQYcvdTv0USd5iJalRFkaJQxmWs45kY+qTrUaPr25HQik6eR8tkAEEOuzKNnOy/f/zmtN
p7PA9LjEuE6bD6I9MnHWcLcqXEc7WpH5fzq/A3ivEHwNVpX0SLQbv9ywObiTqRT3aMMXTKRLAuPS
regiGhe0nDpFQ+MNYPy0K1JjQ2IEkS+C9QlLu25CUCLt9Dht+MJYLGppJG5aAKdPrOcA0e0WDNyn
M8iUX2FRrec/DA3DQkdBFZAIj815ZIPAIoo3paVTezjMKxZ26dyTVVoiijCdD7Ln00Nx2/g+AX3K
+0JaESJalXh8xR7zx/8GiU6NDgFFhCRq7Wfufvtf6ZrU13w9Z2b0ZmpzvmLDvWGEmb6QYJlUTPMw
dUg8oWFmYboxuXvKS6WXPkGMy0NwiOxrC5jI7DUxKpHNFvStC5cc1osXqZtPkQR2LnBQUrwhJ+Yn
D8Zc6HFPE8wSKr8IVl/BxWFBM9xXCKdECiiVzIEl1icztsVdDKbZnKmlw2FlC3qkGdkEfGyUNPMs
YDPsVwsQl5Fs6fnUbAVq3OVzWfDpAINayePwJE2YSPhdOJhcM6m8fdEZhM1Cl44FLYcSBSQpCLRx
cUNGthmeJfwIrGTmmfq0F9m3gqtJumI1FB8Ipdh0NUTG0wEDQCPbZBVAK5O7sV/GsHJ2H5Nazrwm
WEoVX9hNL+UJh5feZtes7aC9n9eFpFD+8kP6waoJi+FNuO7MbOc21onNmKeQs1vEcv9PlugRFoVK
7JaQQM+QFwZx6JYNM3njm7wVDGSGSy7hKvWGO/pBYfi6UJkZV7KfzCkz6b648IT1jR06nKJOFYsB
yTmYfhuckARaIHyXAKbved8SMmO5iSk9YFokQ45NA6BXwrRkCTt05W/7fx98MixX6XEvFFX5+rOq
CJyD2551LaBQlybB5lJiVtzYN/lcz7eWdG5GHrvofPJKGBiPt/Q6K3GZ+9hkvpklbRMRMCsL+phA
uVZ/Oe4oUUMOeEqsOkP2HZ0gVRj7wvzLj1wd9dOHH5vAQfrKwN3DNCIClpiUaow6WJU+wxOnYx8P
w7jPksJoYWJjb++7CC3m3Ck/8puKnW/KvEmVDCvZXM1HvmfXpq05wsK6qzlz2+QYqNE1b4U1JkeH
45hGBRZY9COUr5+j6Mcoydel450jK2FmsCgEV236iBkzLKGFuNVl92+xvJEd182d5c3cr/czZqx9
hYBhhhZko6H2INyZ2gkDjgdTCc232JpQmFEANbqznZJ61yNYahGNZzVizu8CLQOr09+pdLuGQTaa
r6arTwc81G3B/56YIIx1ByzAZCBpKkbXmBanzhnrFMYG4seruOeMWFLeKiPX5b4kWInSZ5Z8aljo
GaV5URW6MdmTwlj2sK7/F9qgnugNUQvtUOJljGkWTR0FhsewA9XVF+haNwB90mmp8hblXb7WNJFq
pfhjccziIGDF/aR211vQoF0ARI0w9n5ShR1LRVOiummlXtP2RzS/r8btTyBmZdpiEJuPXccSVWn4
RLqx0CTCiDnOR6XNIwHrv/6TEfTAHjjDFIdgPNR8ndX0cS96MmvHggKDKOPy6VoX6rRPtEFPZbpC
E0ZtvwM32tBXXR5tLhr5hl03fBlvtiOjhDjIDpLAeYYFnYgZ/FK/5Y01ZSWQq9f1qTCjjTb0zc3C
8LRjyx3xZEPrdSON7rnFpzYP/zNYBOgd7yXbBiLzYUtmnowKDOXq2M9iFWTRirSUO3IShU6g7jFW
C4FjU33Hoc/8mh/pVh2+LbJ4NW2vVLAIJGwvjcNmgI65ebcSihgKYqpZf5Gj2ZmdR5R5lnB4A43Y
khRGIC4D+SxORMi7AKEQ/LQ0WR+8K/7gMfEzrwaKa5MZH2L/bjPF9blHSuniHcA2L7Vcd+Bi/jYi
ZfVSBUteCGa4Gjdr3grIl4NpZ/c09KBiGOeX/TcUmzOquDRjqmGwH/Vn++MEUKsHDEtWVwNRfJaK
gsBeVs4ADPDDw2kc8rUwuLVfQo1kCWML1bLRY4F+6cn5B4eaCac3jxM6moSPGSLGukzR1rg8R0oI
1ef93lcO38vo2qH+zi5QXJX4g7igMljboDuCoLhmMNYrNM0/pPNT+r3mVpejtz4bWfW45ZB0Ysw5
JDayM/KHQnh5NJ4XtMOuVIbWROLhfq+Ld8T6Z3rwa0hzEfbzgAfdsc4htQtqOiKtXKeFlCZ5UoS/
xlrjMCxLLyGM/1d4qh9TBPPLTI+ArkpU7EJFgIRsqsKtOadSB2HlbDb0PB1NbSj23JM9BdlVo5Za
UmyXX9NlRzhOxy4ZuoXIHT2C/m+5/DBsPqu/vX7UzsbeF7KI9h1CUygahk6MZZ+jNAjYNnz593/T
WqstISou0qg09FMPQfT9Nmwq6e9l+L/EXBjEe6PCHgaeHR02XNA7p7bRDFBisfYqKcvN9sGhjY1U
xO52oeIKOLArRIuHyowE9ypQ9FfDBQTmO5PS0sQoGqILG0aq+1POdqS6UQrolD0phKD0LW/DFVcg
wtd3Pxi9DI+QXhUJgcF2Ll5/y1sDGgzuJsCry3PaZGd8CQaSK7AtNFwiPpVZZSNStFERwvt3TvKh
/4PYJPwX4SJJvWI0LoNn2j4zrjE9meYBZ23u9DM3Ae6CDWZHvGfrr4gSsGzInRGX5UtrY/81TaMB
jyy6BLuFXRdj//rleUyZUp5I/NeZbd28l+axrUznxWfcPHtJz4uumk3opMjDljh9QoH1dzHLczPW
WV77JO+3aN5GvbeoryaJUZ+kftg3bpE8lGKbaCC7jdx7/Xr9iDl3zFOP1LaYMBB9OpOmH+HpJPy3
DBskeAVVP+c60omvnzU9Ft+uZpKDKGUhI8idESEtRwUVcWGAgVtUvi/s6nUQR1tBdYIcT2H5SVko
FABZnParVHuVgK4g6rzNgj8X+7CYkGhfosS+F2UZN/WU0Prrvt5h9v66C8Xu3KHVFgxZgr6AqX7C
9T18XCLEPa3AaCCzF103AXica+R+JnuMr2NfmP3bIsA+ZRrw6Y/ySzDpYCZ3JxJms9lQKsH9chA+
YVXorVdhvCPbduZ8HDnsWzmhL+XnAfzNY3ZywkQAML37SRmYTVegEJzmm1PLca9w7OXk/7TI1sJ5
lcRd5v1kKmNrdVhxHpEhsF+AgKkFJ5gAD3QiF8g4jUakLwZ4tzO13GCooj7S6TEgbP8r8wINeCSY
7+Hr/6pBlpevPsaqBhz3IDoDQ0GmMa38sWuOmRKt1xFdTKLpRq/w+vBYwzh0cwrJEXKOm3WqplB5
VLS/SVV/KPwzb34BkeFJOgtVcxJm3oXmxpA+/6FuLg3Yf3USDDZqbpecY266BQgSlSmiQ09/z0gT
HK9eDzsbEWyfmLzOPWBhPX4WcudeQhBWTAhajTXmO+4HrZ3qG/HpD0/oQ8PTuhs284k1sR3AruV2
Lt0gKhDeX+yE6RZ4n+P3NBQQYyEdltA/J+c6x9hruwrjV1zmXWJQy7UBR+2ogMYtzihMpPKpO+Wy
2xcoxxNb81ue65/XOE9HhNziFO0ILugKvaj3QcKqI+qogWuY5pIwlulWCc3B5aVwaFvH6Sk6R+3y
+y3Pixbm+9x0Nv+l6bz5w2XQNoMiBqu5pZ51SJXeBnFTINYlpD8HffFRBe3nKtyqDG3WAA0a1XER
Nm2XszOq/CWyIWf0gqQaYqD/DDdd79ybf5gSWM5VxToS2G+maZ3D9Z3Oa2T0Wai/DZFZo32BU43B
4FP5n9nGhSm316rf41fbne4eEZcIwcj5eNDmsRckULXYpJc84f04V9bOp3crF+pLGmHz6MstR7ze
vluIQDqYVh7BrZDn9M25rll7mMMyWBbEf9Xhe66mQAQOwyfezLL9Xhc9jvqb4m114jTATwolAX7b
PGP1bYK15hnFgsxbtSudCvQnsL3pE6UcOSTXBKKE+0GjawGcSTsyhZsLFW9jL7NZ0tmroSeIAu6e
tViRiaP9yHHu7VIeZDJHg0luoMYIqtiI7mB3Thm+bi1/sIHcP/MZKXXM2125MR9JWwIlP7+FrxGH
hcDQlt8XIAlYqOHFb5MSPVmKkh9JNW4apeGuMf9CtvVbyvckR60T5mXeZZQhS+mydqnt5YQtKr0x
VPoPg31eJ+1FvZ2AHp6wF3vAB46FSgDDD4I0FNUiwnZNP/xR7p9i9LSiL25QmAFqcq/hKw1YVb3N
Wrlocygfu8XtDNUqmu1cPnqZd65ikgStI051cEfLd2a6wc47U4IAZcVIHMjBogbHoOPlf5W018uG
f+WgIEYylGRJ2rz0SvqagsXFlv2o2IvnKDXXwKvkdvZh4fKm7xHEA6lyFxUBeJb8PnNo2Mhn+2EG
z4TPLorPCE0YkEw86jJwxMNZwdfNdiuPjLPwF47Xihtv8Fe0ozCyWQTtz6pb83JmBokLK3Txy0go
suDAD/kSD3K5lexSqAxYdfbIv0vyUFtjvGJ5+pSq4KzOMtl68D6B5zzsIbNsHSRglRIgguIZs37W
/D+sNCt98Ibx2pfK+cy2es/mjrBwaHpi37A+cR9cAb8q4VofmTtePnOoXbIDl8/dM0Xu8mF/agbl
62l1bHzjd42yTuEfD0Y10wL4uqhkQO6VnCgw+h/cFglfcAwO1XS2Mv+7PnM8vT8GkLCEaSL/HxoU
o4t/EkmezQZ7rMclG+Vb57tMFblyMZe4U8X5g811nHoeBXfNOkZv6iJKaDv4Nd1lsTLcmNNiwopn
T0JFVZcwtgRHF+6Cob5Wq0bjX45nUS76gdNi/Fc87q6vH5ytHcO4Ph/hHw/+QKZvS03GYhs+8L1Y
uDo+aYYhkJ6d+aKDFKesz0pSHgCmdJTBVN9tf47py9H6M5mqeQ0Zkt4yxb7CoBd69+HcengMs81e
hSOuZIGkE06lmU4AkgN+R76JD/XG8bbNc8WvYoVLOZy35Omzo44UYG3bzeajSjF6Vf2evotEAFvC
BkhI5oLzYAuFnqaNYwU0YAG0i5htx4Te5x6eVWCRu8+1qFEdEQTEu069B1n8nOKWwvK3XBmY64KC
bSHnoOBCYFPEKds0Jni070H4TCw5T9f2axIXk35GA02KiCJAq8z7GAM4l4KlBVFC8cmu9V7ZzdCO
wGL7zkjp304zWw+19zJFHaDKURXI8BKHvi3omZlpi1nn6+oQq4h9zqkHCTCut8LxDneC7LVbDSqZ
yPOheKTK6eGSBUCI3FBQFobU3twIMcoPas0nV+GTzafRFhnV3WoTRiKG4pgqQAIrC1u29/O+RNyV
TF6nbL+mXwI9iC95S5IuLCdOckezhUmvMyYzMEpEa1jty/klUpVdTDmsMgfEFaWtEQGdl/0ygZyd
I8g6LWsJxILrSE0XA7Ms+RR55rX2FYCP3kkt0G7n3iaLkQsY78sWivH1GYcNLuso3yDQCb1J0Ld7
m9fNmKHaD2AOlx59SVH9brgtprdSHlRdhSGeY9O+cy4GA/SgVX2s6HmfoYTi40BSMxtK8Uf2WLYq
XD+172/X1HvMOdrbAC6gJDCBCDFG7uQN0n4V3rKs9lKJ93jU0NSaXA4KZAZre+UGmGK18lhIYD2N
5kZKRQPVonckxAnqsAGVWyvX8Zc6ApoZYSYuSBMDzGv/xCEavsxs8xD1PTyGfyKY9J01CMn2ZeSF
ktww23nIUG3X8I90p91L2jGO3/c+G4zoDjsNuObWP9N07dnUhDM1Qi159dnhGGHOcnwvOyI8Fanx
SH/SnX9iFYaRPxhvvOZwfUiBGuoeWPmgMz2kH9XAGbnDwkMeO52XzQ1WvzmiW9/ebVezXMxtj/rJ
BvQCAp7R5L/41zL6MyyGfpBjxThe3FaAFbfFaqP5zTuRDHYZzlhaXlsTzAez4c6f2dVtgAih/GzX
FPtO2IJuAv1KCtuiNFbJtZBPJUs6RdO/Pe6MTcveuR2KuJc7wDkCKe0OZfGYg/mifmCtl22u7maa
Sib/BlRjLMWzGf3gbu6tRhj2hTA1BOuGB+zew7NlfFfWRP3XoA0BhR6j7v+odFNMF3y46X5qrV16
IDXmREgWdGrSE+mS0RjrlAugYFHbRnQWp+qE4LYxdrrJOf1nhYXnZKSG3F7GMP4LMQ86a0isk2EK
RBjaqIGOhFLZJ53lYSG7bzcr1hTmS8vUfcL2KvwBUKm9vZ/POhEv6VaKxhZyZq1oH1bN0iBH8xDa
Q8bt866Vrfrk7Qd0IaF8YCxUjYRf+GI2UYXcTY3zKTAa01ZAXO4Kiz4L4Rx6B+rXrqbvMdTDSdVP
5x+bNhOr5MIr7YJmYgl1QMZ6+gAf5y98I/9cNl6e/wzvMFyu9u18vIuYgQTsRg7TB5Zv8ru9jQ2N
l5HJaIw8x6iox5Ps/3GoMIDuP/CUpRyKubUyxV89cdyOjOEihien5oDg5MMobH/U+gwIfzNSYcz3
yNEQw/5nBJIR7+mPtrfuzgwQ/xgNlRxxQ9rQpWTjyPuB0lFzON2ytlJ9dzL0iz/8fphdpkE95h46
KWfAii49PbPf4+oSqDYHSdn60az+2I/Z3NYSEPyrcDVTCgGzs1owNkcHwttwiAncCjPkNOQVhp6O
aHJbcyz1RfzzJxH+SJ56g72doug4Ek+UR/53YwFuCyD7UfU5/cPo+Q4NE9oI5C1indy/I05CC9Qf
rrIuDnQ8mgKaxsdZN0BcPdesPJB7VEB6c75RoPAsvEv5zt35zU+xO3V/nEjhmEeVxKROZCADhYpX
LyIHMhGVN5luw2/M4+IbV3Kh4Pc6qXLmdzB5f+nWJhgctRe+fydqnoY6EviWWhhuSztf8Rfv8ash
CGC7VrXxV9Do/MxBme2xLrWCf+3p1Z1hQusouxPpEzT6Y/srYnA1lS7kKe+hs6XMz9Lq80CyUGWp
kzgFobLUBUZbUk6by5jpHOenJys3PWtDT1myr/0iUw5MD85HnbiZ3MQRIm3c9q77Q4j2kwPi8tDm
D1Q2rNNFgWLwzMjN+zD/MbV9tTyWrgDUN7SQ/lrTS/Kdc8ZDslRksF/wRT5Wjxu5yCRoMBGdr6NI
YlyoHR85sp3gE1867EG87wIR3CI+YjI9VnXTX/molP+5Iy6Z98r2p2TiuqW+u+7IiUy76coenMyp
UtXkaxbEU7/n32ZEqWOFWLSEo0TSYqMlwsCwYiqdeYZwIZUktDTlgET4sn0Tw1FTppmtVFdHiXeU
2MQ+BMi4vUv/qA5Rk3OukpjYkvbGmI3C5ZRkTOgPQrcvLP0IuixfevUmxW0weR4HIJ8JwRPVznOd
FZuXclClGOlKQlwmI1+30mLmOTNfSu+sxn9heXIHtPWW6ddsTAgfS3ZD+Gh2w/qc1HgKCAVzyaLW
smWzXDWsPeF7PZ1VumCCduhJUpwjFQAZZ31sHEdOhVjMfvI00cArrSyauQFCUZniVaCtSOyR+MMC
eQ5XVzM3D5vJGGwgkSQXYoejjkn2yxybJmgUXM98d+BEfMscvCWfFubAhWRl+gXmu+2XU2cfhPB6
/vVu/Cc77WK8eRMjfrgAZCeuPYT20nccSxO1L9v+kX+ye5PvHhyXXH23lgzHXlp0nlAqoqBvXnhI
lARe2NFqLMB+r43i9Iu5h3DTMSLhqhdTqy8jbG6DsTUcVMTX/S94G+iRqRntEByw7ShPgwUDb8M4
ADZfI4TBVMADMyU+OJcS5IDv6l3Q8gPSXrsJ9pFRSEvv3AoJzsedKCdPeX94cHedBSCcfbPzdkn8
r6nDjTh+G5hwKSxtMpdruJiEK7JeibHCkxFdMlYyMBOn1l2VgUoyNC65v7IAcR/mVJJIRKkHpwvo
VXFDYJ2NTa49jMY1Q3J0Y91v5ZBQNRL49drRziRYyV7fPa+OHXequTMCNBHr+zwB7BZIsu9O43+A
4pjaavgiwPWqiMRS79VRRss1L5wqs2DX+ol5XZFp9+CHRPGqY87eL2CVPo5zHf06jmc58UfJ1thd
z+AcAu7Bc1KzfZNMnsKOu5d+dUicLD5QN3siCcvWFW0/fAFNwU7XCGZ1YQQsA9m/9+n+JSsg2lMq
aaj+xRXcb2B9L4zDBerdNjvlI2gFbrzePTaFae+2yQxVmPkKurhDgOT2vKy4lVxWEkhoIXcVUAWQ
j/KgxwxGAno2MkSV2N9WoXW+SoWedROjFiiw9DKtTw/oXsDfMcnEqzTt1ZDB0HtoOaIWUV0UNWSg
CAUM01QvVKza+jCpAHTgIVzFqbVrK6/6i3oRcnH3mKBAR/+GGPbfELPHW3qLo3nmZmBw6VcugQ0x
qNfwoTYNyeHnHeYO74PlNAWnA4fMPYaFu8f+h8ymbdHH+Ov9LJXJDKnpzhQuDwp0PLgW3oypoMlW
6NEBEWPz8WsA99pLA3BCN+iwWmr22comgHSEBuwAGAwEZUlnsSzrSG7ANYTugCGHgR+HrAykvuRO
rxjtDZToEjD87tGhA21ZQiveu4oPiuzYmu/HxirjNkmGvYes+rkHQG/2vEMgqwhFg8aBszVuJt0Q
fxn1YO7SkpCg199D00PqO98h1xLqInCMBuUCJeNMQ911KCpx73fz2xdf8xXgwQ8UeA+gs2Qc44Wc
kH5H99iYFXOZZSE0GRX7RjWn4nDoOc45xFx8bl8aTYJKZmM+cpDrUMY2W+mpSq44PfwjqDAFSzcD
g1HDAcPTsMfkwcfGjjx4WF7AHHd93zSrePCllaXRPO2A8d9pEldIsEEFx7Rny+2rnr1FS9kiYsyJ
eBw6Eo2Bp4Rd3ZmPFvkcoGiuyOMfRe77kZUHciAOAa+iSSRLnjQ8OCr3RdhwGG6eQ6dju49EDiRC
AleVVZalp9HwIyPm2YxL3vO3RZJRqmGgqYtvC40PdbDsXvIU5Co3pnAeZzMJ2V+9Pc+mo/v+Q9HS
dvHbHZGT7mwQngBPIZhOTqU4Nbb8kbuJ45G3xEzrR1ctnCSiHUpTutwounG5UC3vhZU/ylovptvR
/CoUsGbTbQwXbxiw9b67wiRP7ZMtskdnoTZpKzavVHpN5VTkizQNNBgKI/6yCjmdXnqsdSEjnJ6U
sgxy3iFU5wa5A9bj35zvCtH0j51CHnw0zXG0/IHo2+PrgMdOCv3xQZCzCnCXWhcFdLT2+he2zBMr
tCblo51gunFISUc0EvU2fpOGP3Q/yjTP6VH8tvFZr5yXmr7JA3bDjclZrZrtAegB4jngAmpgQWNx
oc/kw6tvKVM2DMFULFvrBgzBQGQZieKfWARevSSho2pgwcEhWa/XXEV/wV+IAbfBGEOsQKUZBgD6
RYZdzY9wsoRXtIh2bpSxOuH45wisz8PglyFzlZUtXch4CBHIZ11CtHLYGk9leor0uKVPSgonscHN
Zl3x6VafaZCOKfYZ/miNeWM9GU6xQrrZdDoRpTAHe5ELsmV3EbplxV5Icib2Tbyj2xKn7J3POAhE
qK7TK5ZhHQmu9XwgDp4zU+djMo30B6nj0Mwyod3vziq8PMLOJP62Dw2OLUr76ZBolpvxEe/nM5fr
/lWqf0uVciwXne6rEGcAhVlKjD3CJgThp1d+ZT+WtjjyiH6AHz+ePe7ob8mpEGZ4CjXF6vCuEQFk
xCAdou/WU+wPsX0PrIAEiW4cI7AsqVhCwsREk4pBJs7yrQwZD6hWDyoWziLxN/Z9SVobC2K1biRi
Nn5zO0k69MEXlwGTtcEw+AVRyrxZZUXPf0L1ckM8W/yhZWtYByWnrvMCqC9FX//xr04fdKYCu4Rg
biIpPtAuOk3ccJEe4uxQ/VgARTxAPqlLWdeZvCXiAOTmG/4SGeq4KmtEdzns1c0eU74c/DzJfpbe
+QHr7QOOdx3CoUt5k926Ro90GFcJllICaJVRoWHXeOefaITwedQHQcMm6TL3aG6jzADivUJdBoJo
LIBOwLHPVGvvkbhcx+ar+K3kDMhfOMaPCScCvrq9+Qegmax9bHZnxbsH2wBLebGANwk+20L4M28w
tnBj1Or7HunI/emvJbI9FvqO5wW3JmlP+7FTlya9imgKhZxtgzDGwrr1nG0Bl7++KbGexEMzjS2R
uJiMgOnS0nDVAxfjJ4ySQ4YB/vb4nKm7u/E35Es4aVZUe0P06cUPNPY4nDcSv8abFhanVDE1VWNa
Tu3HobnpyGyNnhCTNDVNbzm0kCtFFBCB6RcdHz097UAIz302BEk6ehbM1htRZqLAnFJNLgli2eI2
1zJLFNlf39HOp+85lcfTVbuvS7fphtDh82LI7ekQLzyfaubFJ0WhD7J9SfPxy3NFP7nu9F/WARDR
f65n5M6uoY2+SU5bNmU1c+DdRuWLBecuv+5RFMO5Ovt1Z2hmGe0p7CvIUP7S3KESxw8se1B99BsN
K2hn9We90euZ79qd8j1aDpQgzRNqxm2WJehvS+g282uT3OC72YP7uPEh5wtS9O6vA6ljr8z236w7
1lQGrfyQllWdMu54xTFynbsEi1kTFZcULVDRCNnSKstMezZU23M+BqIxkUNN83HLlnZ1/fu/q7zE
Y2gPknY2QxAMmOggyAcp95Gea+TL/3WzF3wJOO5oERit5sGojKC2sPfJlx33vYCmFSkxWJVAUoy9
VPedZ6jezALU7x1Aqg0cMYxHVaqiaXURZ7xNrulrPcLWBXwIOTnB2pHNldWY26o3uVVC+KN6XznF
LB5DE+ji9JqMbSh5QXHpFxFgzzalPfmRcbZsyUTJWmQef7maikn2PgIDn9ZrZ+hXnZGQ1KICNxiO
b25lUk9/twkXB+33lMEUhcafcR7RPJX9tTOQaGrkebhUk4m01zhHOhqtNHg5Vle0nALa2IAWWf0f
m73a0H/Xr+WXxTOLUrerLpXiRfIKJGLi5+xkBd/EPcyf2fGYkBdLyV7/o/nN2NPyQ6K6u8EzZvT5
ZwQ6+2408xPgsT14wHQ26L92q0nQnbuvms+m2YnK91T8Vl8zO/ZdHGdWAN2nGPYqnuzyPdCCyOup
5YLd9DswE1WAu4rqDnCpxwlO9CjUbMzNa1hWsFQbJMW6m5gFTl4H0rlwdMUjcpwZfES7ylHnD6+H
sixTkmkGDdUpIyuaWwBbjwE31Z0oByqvaBDgSlvm98ZYsiqo7CPcETWpY476FTcAXGCp6uiChQL0
7oCNEWrPzILJM9oWwKERi8QyJ/szt3pe1+C4YQkhNHOzUEDcicoHw4+3CJb6AotBbEPh8Na8DBrp
cPFxeJTyg8bJmq32pXP8tQNeJUjZhcWGNliYiV495yiBO8AGh1+xOsTXZ6/xG73425vXbdI27IVZ
S7RFiVygboCIkF2GvkOIXpqgylWfwytXWnkvxuBeUr3P18epsDPN9QhbJbRJ+aEEz44QfQkvCghE
V+2ziPShvqAgh1EH+gt7JBBbm4ZqcKzOeyFHXXSOSiGN9RLLfcQQsqQzbt+h2oB5pmmM4xX8QdwG
/j1MJEkAyFPX5yMGnHmbLEPEIPAb+4o4+ChjfKd2EtGYOqfC/rXj3LsTJLV5L0m7QidbHnhhi83G
0VjczdS72ZiVfWQvvSFPillMPw8iH4HIhdvFx+Qi4ZsxCModd2yjsNPdaU6zVmt3zFeeGloxzXQG
nATuMjYfxBcQlR5ZNKfzk09yjPllxmKTgGStkljOZPu1e+b/oYw2F8pkOYGpwFb/JULTFNLsE7wC
Jvr9eiRrbtRjai6V2RlxXaBtVMTsitCnkJ3GHtbAbbQHguQUl5OtLFLGXRIssMuYcnJhAqW0DW6I
Nsos758/hf13eePkVaRYkhMZLQJrm9cgba7jgKqT93KS1D+TsWTm6WHxWsN/HZtOXOqWm3u/Ypj+
gvYp9RLyTV8wyKNKCgPq0idqLEBn7oxllYKjur2xYpPmd0s+sU8sHpK8zh3PpdaRfs3c7qT609kG
NHwTq5ZI9vH7ctPj0OL8EIak+vKZfGc9ZDf1ugvBUJnXEFqTQ0Ute4rQwwAeoN3Dk0do6/5sbVna
EFL/1YXPyQiJZiLmby3OZOEV6AgQxIxXK31Qi+ezxZ43U5RVQ0uFVrlgv+REdZdKX+zCZW6jvriF
4IALadIGEF4I6ErkFggyNSTC6a2BkGTTeEcxgdYVGmcsZSCm5zpZPmovqmF4jKD+6jJb8cvmXI+a
uSIPA5eq4iE2BLhP8xlbg71MhCRRqvDfR/zDvn6XuQJ9cODeY4gT55Q0jsbj0XoEy/FRgHXxI0Fi
WY9Culf6L+Pfi05SfEZjSJxe7lZgcimVmp3ALsZYpiU9vuOkAIbc9S9R0hLaQq/HZZeyOejAtCcn
JKmdFLFcUP3bkdrjMKTLxzdvqKToGMBGNj0bJAt6JU8Cm7ilATg5nCtbRAgSDip+qk5jVv+Px578
/1mDOL6fmXFK2L6gIAD+2auwxmtGMXodTfXdXqSrnyRQRRelJiy0RunnLD6yX2CzA+8ty5FQk+dL
U6HGtNBx5CgqoOxFGxMFv1a/RKKwT8UO0dTWVXzEyghCb/ez+2eymyALuqosuCKsB8DtC2dloZEL
Bf8P5XVhkKQTgERSPaweCXgTOS5Aq/pR7JF3C9a4bLiaRIAYXJCVPSacxnuonFrdJgyiyBqudrnz
nOoaN31foYGSKREK2AvVAfNWrQyg9WmOiPTK4HC7o6ssppRyTT7VNHwp9dCXgvgXCsQpK74eAdOE
OQ0z+yqqHC12ZPhKflEOuJukgoN3gDqSj0ozQNfZDz2UlQgw693jJ882Ag8qovmEzgy7Ax1xySrt
hhPv3zIzErpzwgSwI22NgrF9ylbrlkkP7yntkCjiBizDBwEi5U0rh0j9wRpCoJQCxUmHfGlTcxG3
H/W7pGyx/OeNUB5A9fgaJ28qQ6VaTb4uCrynsXk1bIiw/5QAftfivLdEj1AEehKCGFtKvKcbSYBm
qMvloyvuayBOpRbv+pIv+y2FqNwe/qnAbjAbhuDmtyQvBcUAvfXJ9K3VD2G1ApvqpoYIGvC6dkhT
LGZqGBX4N7bhginWuCoGoY6WvebNMH0Mxmg0j+pP6rNHH8+iBCQMYvfRS/narsJxFKR6QHVp5SxB
ef+X0nP70dWDRfFpQ0L3GBGy2Q2tmSZHmfhwzdVJQgwiQobX6OMcLYtIc4vsHcfF5W7fgdwCg1Hz
A49bH0LtguLM5N9g7Aac5Tv/4nH3zFx/0o+BC01XBPAkANCXjWQjgiVkgRiuSJxYTZucGuGA1l6I
pJLWE6KliJVWKiMi6Fk2cCw4sZEIa+FEyZmM6YARcIyIwAKPVIxm0e8URm+dnzcjVkGNA2X+YMG/
7LuLR9eckfXn6YeJWTideMXJclk+b1mrRkgKwjkruXOORpMpXRyJQInb0NuXirv6jPzLg6x/viO1
5en96pmpkwIhY1HgEnyRTzfLqQOrmahIk5DA3xDrTkPZqjIXokpuq3ep3iWvUSfKPQQhOCQms4xR
y4AJcBfpz3LwOrtBG8oAQjddU4sDS6j5/m+9h/o/4Y5vqOTe9Q04kVfU5itUcAKd78YGl6UKkMzQ
A1kOWYWm+GmXaDDZ9J/jMsSarvUQBudigKc5KJGEhAXT/Hhvgtc4weWyVHz/XwmW4nXjkby1YJOo
0XwSNi6kyNFt5an1ri5bShzYk34BS/T2yeEDcCkuYgv0YbfE5gHV/L3RmopPnAvMgsaFVyPD3BHm
Nn4U9WeUy0YfD51/KI7oYoppz7zuHBjq/LhwwH9GXuoCH5Gi+loBbXhT322k6Mr86lnApbrIAgQc
XeJhshPYDF9PhoWyZ3SJGOns4W85ypvSViOG+XOCyyorzOYRLZA+V0qjboueRjWcX5MKoyyafCan
riB0Y2f5grJcQf0s8RNY5U0aYKmwp+INTXeB6bv/iXLDNZqFKxUFTvbN+m8gOouj0GLLOEkx+E5U
DVjPyuMljA5gZpYUa9LiAxzpu+EtuPFqkgRUozfPrRcLis2XR6HymdbqCQoJVdKy0MRBSV3vDzbo
d9X6lxdNYN0P0iqHNp7S1V0AKMi/t8alW1NdrXSlvhfXvfbXZwebDST328J8FWay1B697y3YKOQS
zE1mzy1KDlF3yB85UvTO0JyhaDi7zooeShzTSYXCq7WAn5KryGLafMDv/GZHXFm6/CMvjE2idf3G
MzAEf/gPja5g7icMTopkGw5VZ+kdGaRhCL6mJ76t7PO5HnhWdAVMOJcMOdMNgAcfK+zzN0w1piU8
CI4IR45VCmRACbE0XaE1hT9gI4bGYB7j/zLoUiNiYhmmTze6WaXJeP1LwVMLfOa/Ofv/9m4zPIwv
ETSCCFhcKvFPFVC1i5cnI4u3afC+TGJBCOEcv62vUSCeyLmOKmoqL2cDRAeuXHmIess3gu6C3/Il
Ng/IU0HQ/5Gc29BVz+RGoBrVVG50GiqMIv/3yuIitHPYvrfTBcL+Bulge8xHBW0hN0b/JvR0hgEH
yXuZBzZko7qyvUN8GlXFnIIeC8z+HXdscFUpMhZHg/CvCvf8U3hLlmzLEqyHC9BqwdoV9qp81hoA
Gk4I5s5eQ+2AnXr2JKFc++9Eyl3OMtGLNkPYv/vSMtLYwYdNeyl7xI39Mr6VoO1+BqIFKzoh9aJg
aX5cNaCmc7KhObWLMc8dJNyQYmgY3nOJMwUEomnf1Lx/ioTmw8AOh3U/c3Exrolo+wbo9rrQS3AY
ax0glvgVihW+XrmQI7FGq1iTM+mILOUnxccTk8OgIt9O7L1h1oMA+Cgdcsoz4Ok/mYL1ifQrr7VN
8I+BIGnMHwx+cs6m54yBJKXPWNaOoncPM8QAD/a0nswarAk4l29vmv4i0JZuUHqeOKY5lrm5mvzl
HnFwtcxY4zlIYadFWmh9Li1v6upt06Z53W4kzBTn1E63N4Vyhgiy5VT3LGpenkR4vLaBpgHCzWDI
p25Nmd51IYPzfYT9MyzLiRPzK0VAhwXlJnwzkXHKwcAa4E6atpR1OMyctMgA2EZnyduikxEcQMX+
e1uk/eUBRkfESLcBu7FAme+ZbvltP9CfmcPuHeMCBlp+mLQJrI6zl9GHOkavmeX5SmH4JrLOTtje
9bMggLcOduHVglgsq4JJYHGTSzqImSEVXIiC9zsv1LaYjk12qlEeCuCpofLNIpQS/MspBC6oNeks
J7vHEemjQG1gAD9E10vyDETvIy9wEG664MkWat+BhQsL68pSEmMTJMQfZfIi0qcSS3b2v1Ze6rS9
y2P/jIwVmNqnPT9KHNzoI0hMXgqHem3lGAin6ElVtU0cjSr/qgD8PDDZHORoS9VHFNQztoRWNeCR
ajPAZ/u3OkKEYcUuE7v8pm+6WdXVlhCGM8ZActbBoI+atzCtrLs0JDncfwyPgRO0Sct4J1eAt40R
OqATbbs8Klx+WuJbBAC3vCYffFTZ0L3QRlzXTbAeDkMwo3eZSNR2HOfjoh+yp5Or+nqDdFKL/+N1
rmUayPJjzur2Kh093om6U6DJ9ce7uTUTfsyID8zZkxZ/6XeOQ/fqp5rxySQtaijU5t4dU11TVkdk
MCWThrtBdrWUcsCjsvbS60THmjAS/38PkvddWnebPtkFvptm9pyFgr4lVtV9MqGDphnbGWYQ9E4u
vmPlosrG0vS6osFQN14orgkyYwqMicMmBXttEPSmLr266jfH2h1MlhaFWJ+rL3Jysc26OdEyTHc8
1k+jIIbJhzSTP5ITh0j5SgRhQv+FS7+7ZkPVHFnpN64Vnx4n2pTZxPsRcDuu4hUfsHaACxyFrseJ
JpZs57LfHG2jp8gJXYamwRTQF+b5TEPZgs/CmgJL1mitYglKHCOl0/1Q2S+gxKB59dk3IfL7HwUm
rekM7/xFlK5SO30uxBi54K2iXqXXmPp0UuSDFMjR3hCrtMt2gsMYhGChrcCc394V0wqdPGr9hmVJ
ZKMbA9exjdsMbbIv0chDtSzariGhM840is6aXJdtrI+oYhkevhBUERwP1zULRSM/UXJdyLpMrcdo
O6nYa4khDNQghrI28urN0xiFugI0ZG8b3RU+XIBHr60EMFod3bpf2VEQY2v7FkUk4/QYqs8QL/oH
hZWyfAMK9aXpZ+thTNRNE6HfevHmwoosd4xbflrz2HhS8jJja3eYI0y1v+icewqFcjmwXHevxZAd
ylGKtyFnJoFp7JUjqp4PNMYenhLUL3pk82wQI9JE+kvxJo49r5f29nyav+hN7pOE7GOYNRMV54K/
od9j4YPhEaDKMVjz+/RbxYKl6gsJQ9rHB8+P/Qjn/HTRFAUK2sZ6AuFICMviLB6j1fksM08vhD60
fH4z7oE9g5uxt5t0WPx0I2iOrQlJF27b0bG70Pr3Qcxyh9XwLPjwNnlrp7ZmBYWz9V0GYd5AkyVL
/wu3fUvPQmeoRGR7RxJlwcEwUhAR3kVD6ue2qkWlLanrEfNy+Snp/+yvTVyrQjK7VwfSTR2l7wiD
4etqWbFWt0z+BIPNzKcdcWtveyu+gMIZ6WaHDZuo5RhFrFBjPsRFgp6ETfEujpUqzmiD5OXuJcEU
Zzum+x1szYSXu7QkLc68ORHwHRw54ZII1AFsAvyztqVxLAIwYDBvFMOguEb839/kfoiq9wjsuNW1
gmui8QnvzPCI91+4XXO6s4x3BoGpDfZiFQ2jkPLKXOWSXwFRjDudAuNl5QoEaHxqJPwchlJCLqoa
YDwJ7A1A9NBwtUmlOm/FDXn/N3I1bkTyo/hi0sI0jDzRoCc+KgIqnZ6gcWJGmREObgr61fzDZv5z
DtTnrxXH50GhAG4qxDDo4/Rje5OHBT3hMuPJfI0eskC0gZw173I1rMlRUJN+y4twIoSiszgrejxn
n/2kvudsBP4C4yeOflOWcjyCeqCFVF6U0bi0Pod8+XQ4e2a+73tQEzWGxD6CPry53hAsrCuA3bXz
JiF0hsR8AaO8KPz01AnjSRiD+YJ+2aObaSgMX+xOML4tjiLXedtDG6y+oANgYFFXAVGk0x4YP2ys
9b9h0T2vpw16qQqI77J4yFT2+ETrrsShNpRxQpWTtpW5vDR3PLK79l4lwum8mqczYWPaUQ+4O8kv
0RGS/uw8Nx2NQrbRw+HM2MvGBHAZ6wzux2mQabjzZz2T4yauHr4zvKcT+5OOcQGpVcY7AniPlLn3
cXsHQwf1KOZkjmlvs9OUXQhOQg6MgXrYRpqwvG6rRTyDT1Vy2xoVEQL7wdrn4Lf2lCrn9zbWs+BX
0QjsFyah3a70UrcKLzRza5432BL0zue/nQZdDFrN0Ab1J6ClYBGOKU0TMBhPJhmN7WZAjUy0jycA
u+lhKoRH7H9QN69x3YbOlfvUhPWlHDOLzW1uXa77h9VhAjZ4rE3DG4JZqHVG7AcfWOUFRXu3mH/9
YrvjbDDFdPlOatfqS8BefkkpcmLt/lYDDqpxyJnaGa1cYH410F1ZhelMhFN+RXq6L9zRvl7SocF4
EDHXNzJozIMTjtxjYgY9OD28RbUtbHgxai8PBbW4QI8LJ0RXT6doZWwyMiX8gQd4sTXqKJUsj5ag
bvg4GPWYpPldfGgAv9JNiEO0dPiNKXKS4YnRU9MhV+IZZ8/ImsLKJQvVn/J61DuV5e0ov1/oRDAS
2Eie0WJzX0jkwmoatSmLh+INAya/gS+nJmMFjpz7z1T137f2wT0ZJl/zJS+/BS86bbSUkbjjIS97
YunSt27H8qLQxrM1ZYKIn0p64oCvgjdgUVn7rjP1l2xFeW+AphiQbCoia8fpWnh4LS/dvSw68Frf
yanJ64rZOLwG+35L6CAOiPwle3M4PafT5JVSolGiSYf8/g/r9r6QBGTOyk9d1nF4bj52gV6cs7Xl
VECp9rcbTo4IshP+g/VtW3nUmMBpWFvXs7VbsHiQ8OiKsMz0t8A2DnWzgMLolrq005uEwEg3qaX5
z9rXXVLMTFHX8rlxF9nFrIQKV0GdWlKVqekBexTtVwgzQ7XJ/pL5Vy7D1/OLf5YIGgXSIsabrDuP
6PafpqmjTq1VXbWGFTUf5zMk6av5L/otYs8UqI0WdTCjdV7qFH8+ER2Zo3vB718mQLG4mD7tojuP
rCTDOEaz1uXEfCSuxPH3uCWQcGWx+LllNhyo2kz6a1kJBxu3KHBKY9q2yEGy1WHuAvE9jmnRPJTc
RQOLC6xjkhlNtevRKJpaBcjhmavyUlWT1lnFw9DV0csIT92miFcqkVB87vuRcSiaPeV1JQxUG/N7
b3iKjixEaIwJEGecjAlDVGhsJzd6ZotRspLd2Nz8kp5fA/ZbmFUJI2wqR/iz0krJgqxFMXyEnvg1
Hxv71sU0UyqdzbZ+ao40ZmO8S7Z2i3ezeTDxKGbz4V9tuvUZxJyMLcIC/w/6sL7jNRqdBJhF3Lj/
KEcZhkoh4OahaBRhyUqsUJjr01fUV8wqlicsyaefP8Cc/d4jUV5hYPErFt5tFhLqeJgBOF53f8pu
duN+bIj3xXsnWMQJ0QI7a8yxXFYwlbd8GetsTYj/a0V39iTdqCewpbVwPkX81COLGQZZWitcIsvB
4NUvxz85+y/uwXYXc/789iqplfTSbZhhhHbz4UvBO6eV22AlsVXK+79qYE1iTc1JJ34+wxa046Iq
RJoQy35N16y5aFojq2XPlBsYtSps4SZeUSxuiLXj42rdsKiEitTeSh56R8oEzSARDQdxpqZLrGj/
WK6xW5/LsCnWVC4oZO5q+VnMJezZkuHTaL6upocJ73z1KJzeSAsQsC5tqtVszqsLAId8mTgPejxi
8TPU39pxB5tUO6SxRue4eG7QqpTRm2IpcUtfQYS/3nlSMIPAXm6WNLAlJEjPEkzzhxysCMGmj2dd
LiuCgBUw9a5af7kTbYoHQoHOddvlaHhDrVwSjfoHyilAbgxE//6teoABTa8HoDfo9v9gTBdSawqM
BgYCLH/tHfvMTxWhrsYIEeTLgqwq/4MeS3/+qCxgdCVZHb0nKUJ3qNfl4Ek0HjU5nCH4ipLdpQoi
k/gJcitNwp+5ADNe3gWJHVpPOgjJOCb6vwx4V+JY3Kapwthey8/xFhXqcOnyn6LA1/PoGfYk6bjZ
zFpLIHgNKJY+gPlS8wUHWDZ9vC10kW83j8WF1dZdvSUIDqBzwTf3/ApDoMcRsQZKBeDXFQacWyIz
lJ3CPdE4u1JBkmchsIelvFLsIZVSAUDh9wDke8NMgA/D5qtbuX923jvlZKXNzv7O7gvZL9icvVsO
+S8U7hu58r0Ld3L9/TJKpLTow5IXloKuLzSG6RcvjRqvCOU+rQCgoXxrcrO2nQZHDHAoB5/Mf2Zc
kmeoNKqJOSnbhAN4uXZPNru6umdYX4wi0xiacBNuAueIaZ8/o3NmtqCWzSj47rkRH70NYFPMjCTI
8fiQTyonvN9aO8l+8LXqjgGJQ5mPiOoeulkRSKgO0ENzz5pFikGzvl3fwmEjIs2LapydiMEIdXtO
ZmMr4jzU8+9NYBFhkHWn072SjFQwiy+JtReNHjvrAxFBx6suS8NwrtBdbVlQnNVKQPrhwI4EkiMO
ZKINPWuIsTJvUtIsbp9IgmFYyrfRatx04pGxgwjnxyLE/Q/e3XKN/8PCpGg0D+kMSrEfnjXO1Dbw
Hgpr/9E4f8JJeB95BZtcBV4pU9smuo2HfiUovLZVVxV9jKVMoSlgC7EuL5a8zqSAyQd/RZnDWFMd
QZ3RuajIYoB5Tp0In3h0qEND6gpqKy5nx46ryLdpIFN1qNdhmbjKjn2X/8jNsotj3Jpp9yGmuF2l
Z74haePZKUWI47weIEpXG58Iqb0usqCruEIGCpxMmISxv9xqZEygKSNaBi0SXjdqb+XPsU3PPEnz
EiZpjHImECHLcTlSDgaU9O7OUCJJHY3Rw07mGDyskG8SFVcY4TJ1wRxv7/P3MTLAv7dKOIVX+lrX
PWMFgVUZkuZmjF8puvNYvWKPITePHvJtuSlnLkRzxw61squ+VsEKbN3FQsVwa+IBZToLnXdIsGwC
4l9VjG9Arf973lvpzQ21MwmEnzX+02b74/uBKIX+BvTLixFs2Gr5CXW4QZ9OemOy2Ep4WlpJULks
cHI4OGXk/bdawylw+dZb5PHXWf7WZKPdRtR8bWo9Kx2WMtP/xtldBqOXy4P+WYXxPjjvOIUnxi3r
jxfbtuvtJkSG3AbDzbnzQJT9mR34zLX9iV8MNjro08WWp1ZL9T0Bbs76HGUfSEOaNSw2YilnP4FV
ns5wwyDmwgaDC7I6PPBFpYu8HRJPqqfzBA3hjSR17WuQNUUd/c72Ur/b0X1pvW9fzWcXApWAJVnl
VidTcRQ4RuRTI7N9sQfQBa0gGL5TeNeFUbV/dMLgVSoejcfvWYl5uXVimq24GHStt4Q9QgOXwQmG
ZMrIiE/MdDDYzPfHGzfBZCJRGb6uoqIFQlpmVDO4Ld/rPUCYLDbFOdEtkxT1TRqEeg9WLCmAFz9j
FT919Bv/Wx6xWn5IGOCjHsd6XVNcqPAyd0Y/x7slNhLB4+SY5uEC6zv9Bmoyas0TYuhyAw3Jd3aF
7XQDqhf2W1oiBIB6tZGRODL+oHgRibMwufwXgwZIrhhxEUFHcyzg3EhWKRDwXFD/szCkRo8/Qefn
EEsooR1Za5jK0+Iw2T50btISSlqNDEyk258bJnsDpuYatUMD5EweLaD/asuPsQqbH+wSgnA4p/ai
q2N+O5ey4fEoZIMsiQAMHJJ2g1B8bjASSeKK+aolTL4avF7h90Pm0c186ed/7Ln71bFhEFB09Xd8
5LNxKQp/cLOyFysJhiJTiChHMCY7i4ktoH80KQY6QW3YNEKJ4CL0XmZANtiCQiOTqF6mBzSax3YU
yRkKI5VBns6xWaBk9PxVT0zX0Da886Zr3s/ZvZSz6Nlfv/A8rpwdYHo8tPkfL09CBd6M20nE2aRv
/uEpjSnrPpK5dW9ZulhUIfkzjp8VO2UfSBd9gvMm1Nqs086qnC+Hg5lRSO3FndP6rQXalZim26YB
Ruh4j2voTQg4RrUqeoohNpHnrQwyc6QqEo3WaE5KVqQ/z2o0YU0RSocPwCLpXhqEsHSPumG7+2o3
D9aNKDcwBObMq/ZOIIPEOjg7CAu85qw89c/cwyO/CMMCRIg+q3YcuIexz4PEIhLpfR2cOsfR6WGU
hq1LSprYyEmJsoVbVbtTTOO2T5Y/umCbaC5UxLKIUyaaKqQIEdXeLglB84fUmoL4/OXKcutdvmV9
9l3WWcr5LPhpK5uRZhHCHz/VLmBkxOMkWfI4EeRLWLlGDhqa76NtrJt6GPNuH7g3/lWbE0rNu0K/
4rZCKNwCv9k8xI7eDIsn3yQdPG0FHNlR8EthlyL43eJcH9qGCRqoy//thcnExMO5eKPQTznNrN5H
2xNi7jkEEow/K7L8c5RWJL8DBAWVzncmCB3Qw1GBoi015mV0NQXq7wYuwcrGhYAeMz5q7wGcyybu
OAXxkEgtQ6XZQsSlUUEBl6EJ2uTqiDe0EM81KnfI6WWbUPoRt0FL1psN3Uv0/YUJiSEujM6BPWGr
ibkeJduikujmLgZToTGr32TigXhaKVEBARhhUkvZnqLj0BOVVQ3xWC34hQIwWbnitKhboNsqeO2Z
yqOMtikz5CU2C2DtBHhX22c09C1Qy7xBgiX7calqe53vP8J/EpETL3faeNUUK2pqJ5gseBliR116
USrs6nfe0UMmJPFY0t1hFzi4XhTkdFM0K0eoQVi9tVvx1V9mDkpH4Tc81MQl3eHAZPxM6Y+uLMEw
aCdIOg3gFbfa7bD/D//JIbYPVPYa+ltdlJ1ia2v8p8sQgVR4MplnkcE3nGzg8M3wNPdQqjIamT/3
WJAF+jN+AW+plJFX4rOnm3XJC+ajq1wPz1H+WWrcyAgTXonT/CUKzLNC1kwqB6hNfE97Ok1CHSsG
9Ci+ptflNbZ5lSgfqNGmK9U1h4Rl9JdNlDH+BbKZ3tu9blVlMA3PTYsfNKks8HDDm4rKf5nCBs2M
XPRutqlJ6uiR1JhjLZONxUmObXN9UyeR9Z8o0+ZwF6o82QcacsqwSJeDo4oauZ0UIw2Jbk1R8KFo
S3XDG+wf2wwZgcsmaLZ1hNEmtJtP+2MUNPjPIYQfRDrrf2qHv7JdyVlpbDKBFBP8gF+lLXFtHlxr
t3ccGmOx5OcoWy9YjXwRpjz7KvauOvSLbsrBhUSJEmAb8zHBA0K/163xnkrEpUkC2SG4GX3W1Q4+
3RwOemvSrTn0crT0wwxmolSsipykw5R0Is7N8CEx7l0GQUU9YQnZPfD77AXJFfaM64rsFpgdVmxf
LXqH9N8cuwXYsm+81EoZ5HmFUamgA3yFjSVbJaKjBf6O7d3olVVewjelggyICpRuXgJ2war21YhJ
xhA3tfWecvEVW1pyyuyj5mfZZ7cwXnxQJ91GvgGHJmvwFSJFYvZlF3dbcDs4NCPbQ+AZ/u+pfj+r
3HfLt/kSUWHMEaPsZW5FgLYgiACwZ0LkQVAy9uKE7eVhVlpRbOzS+Dk1C4pGN3EMP6rILhzcvSuE
EdLtrfPo4ZLrrd3b/xTk2zG7+adtzL7JehQuRKNttZVe/N/SFkIOmisGlAzxTezzKPhNULPOmMTl
P2HdeS051VxBEiCmp1SW4s97Orvnfo/XEjpWZe/sTb+yDIZo5vTWJ/tlGmohhzfoTEcCANznNDIS
PNsvfSKQfN+cThZRJS9z7/3Pdhhoo5NPZuRcnjb+0fMFOKErPpnhrmT7sX6tUn2Zhv9gObrjFT3A
03dRLQkOUNDsdxd2cwiHFf7026UEnE0hYQuwkgkaFuXecZsdT5cY9G3389h+gJ67RQ5N4o8Bh2+V
gASszNWMk3UwmfH6W/mLNNZp1d4Se6o2/hVgApT7dkhPeEuTgD+/HOoQ5h9IOl6Log7LqSSccZ9x
AlJ0OTYe1KrTvsAhBCp7wR8NL1lu+6DL4i18qNrG7SPpJgwCHxkl3/jpwFYuJCS+SxkGGvOQB+mH
nPgHEJuxbdri2OTJGLweAGJpOh1UuKLdgG3uKiIKlzJMT3Kw2g3L+8/7f4YQfrq71POMGDFOGV8h
NhYvpYP3zRUOHq+JVvwINI0LpsaEwmOXhwuoFHYwmLv7WrYjohVS1LjzdatwSwDxLID9D7LqI+Q+
C8UORO5AmaE0hYSH7cIuEvqYEeqVd86rqWYuYr/siNmex3EY5OUZ81o/lfVflSpsvX0kht7IJWiR
EpgAYAEWKbNA5x34myzuwuIia2YPTUJ2mjur5C3R9JKQAalWxeK/+jmQeiew20cZgyf1fJqXSFkj
j5HQwxfKdefqWNTnC2espHm6m7jR/snmwOnImOtAumxX4p3EJpr+Z9fJ7kwUU6nzng0/fBWKyxq+
OpC+DCFsd/4E9cS49pXjBtlZeuNn88A9jWNqHIkekVzHPUofrI9YEq3jJduyCEW12s0DhqF6t8c4
6r7dQjCUKDwwzTdkSuxA979usUdYsjHOJaLKC1rNwfXrT9odxHHbYKJK5fL37TCLeGiscgooCsMZ
fNMsfKOLSbo3vuMUONmgUrQsdrnTNcloZAJDODpUfn+2MDkwdDIZfcAGnBbnmp91j3IrR2T5k2nD
B4NWo0vaVGIxaxXcYRTLybTNgnrtcA2Ayr0K2sxAK9wKk7dA5Dhi+gh2qpezZjorxm5SShiIJNoN
lv5YSAH663CJOMrqEavATDxn2AU9ElMq97AfrKpiPCplGeOL1ew1ntN9MNnYEDZqpGx90NuqxTCb
LdFkqsW1tiAXqNkXV/IjP7qOSdwYiTj5IceDUoQRt3SkFaTvp9FvfBZEDQMq0r7zNejndf7nKw1S
Tqntn7tVaoQev/QDw3Z/uQlab9RXC/XEmp/QxoqTQ1YB5WpU44PfsIPMX+wTi7DIYEkzErrrgitK
9xRADbnuMc/kmkYW/dUDCTnljz+dzgP6ubQ7dbRoshXFo34nVhtl+kogfFFLBJpl4VfTj/tBPAlo
sDWz69cA0TNH/ShhuZt+GSllCKvtBVOKiu3bx1c5mhavIsRSNgGvGieD91ACn5U3+FPvru1ZeTRD
zDIT7Z3jabGvGJf1T/2WVVdqzx5eB4LKK3mlc6cZa0AcAjsi2f8B1FX2MtkLcUB5J8/6CLWx/4q6
/+2JYS9tPuA7owcn98LT+9Ef+eKdXACkTy6doun7ajrRq6mFTRCHYoqqsYYd4OLRM5da486xHPYa
M1JwG+7k1b2+7qiWwY/HoqH6BOi8MJRxK87TLe7+ikBHz3j3EDbTDcKvFoNLlZap3TSmlL6n7XkR
mZggr2PvOtmjhjO2R6KoFHBDtWuV2Gpt5RK8VtNHFcReVWzes6MtsNodjRSVoKQuJ8KeagLPqadr
sIsxJwmvFgRe1rRysNLsJ9ewVD6HTK/PYErwoSVpYg4+tZPxAlTeIPAIxihYAB8vLPPvecVG7WMc
nrC1xbXvEs3lQ8S5Y+blWLZJVQJdDBZrn79IdUj9yIXwLy3u/En8QvtBlne5WgdjfEehO0Oi3/+0
eqiJHbA/3ecKHL6N7z6dqtojYNKNiLYVwgfds1UA6yp7sym6kynL21curxCYW2KSYDFwhaWrqcfi
/4JahrFLkkPW3ucEY/cWEcyaubVQW3kZMulpaeVmlhaOH+E6SqEET4ukAYa7Wj8OdaEP1fpLACgu
dc+9DN05r1UMFmbS3KFYGu0ANI/8e4s2L74XmtJ1nhBWUeFoM5RyRF6/htnJCozHwEX1iVulvqc5
z41xWK/SFU1SQgJGFkaHXkQlTd0o47Whzfdo+bDECvnKQtigtTHJJjbm2gR4ekfQhEef7IZIvcxK
+ofvxf1stIZ6BOcnj/1KdnxCPvcl8dSb6hZJUQsQz8XtXMlch1pyAs5kHnggrtthfPG+nYbl/eJQ
VmvGF0RRuSkTZ1HgmV84s0UuVWo5XyOwQo8X4I+I7WD1kLKVminXSJj/35a8bG/tqZ5tb0keekIC
9PO0ztXeBQc6doeGtCn2ZOpuxduq2GIkrannaRTe3USTXSqmbPWFVgLoQfNXy9RRb9DZcVd+AXmF
7hg3mCH24IT6tLWEFeiion6eVEFiJGNw0lELRjMYQ1jQbc95/yTZ6t8uCu4b+C1HFBp4VR141Kw1
UiKbLkDTgCHfwipj6GW8ejw6neHyNeTKJjlREQS7ROEj1m4rbZaVRGOZDFNCPsU1DTYCnY++G19s
2gWoyyH/Zo0siYbh4wwwJtot6XZ7u1WAfNnB5mE/A3B9NwVA3Aun9npZLoevXTCwcJeYvQnGOEO/
tfnhNjQUM5BTW4x/iinYFC7r4aHGquSZwV1yao10YlNuJ6TwkFA9qKGMVICoj8AGRDQOEOdR/oEi
ocHLfTuW9s/HFtTS0FZ0l3x6xyslQRZxnGHLxTNfhfyZqTkwi2k2n8QjzUtO3tq5xKgTrjyr10PR
X/9hcCXKS8tA/10/b4RGOD6OCyLtOEUUA8veEIaO/GSTUOmpyyrk3jA/Cz85CXnytd4vz6w2IhV5
Ng49DyftH22EdCXhXCaproZNNl3I3CYBx2xII1xyVz6b+JmdZrqcXBHkEPURryXwODoVeRxZxBnj
eW5mlTQp2h/xWTDDVHUECOm1TYtAfAvVooTzCcRFnrI9abMGGoBNRumf17+LjW6YGNUFhVZXLOIn
gfSc+CS/K/RBPaMVMke2Hqpv0J0FWq3QsBB7/SGT8qEZpFDw0ws2HcCCbFGmDxVvdcrZ2ZUMo0nE
UhjNoLmV62uuspBhAexC4ZXpMidTgItCR9nyifaRgqVYeetXsyB6EUoyMt+1iqDv7EELwXR5Lv5w
kRpkccOIfZ9mFV++bLAlwrRqAMx9eA4OWCDVslLJW4rHswJwALTzL0pnQZfsDM3nRtfr5szhLw9n
lI1KYX7DrcrCf78ENVhRsx4hWHY7sHTNQl3oayp6Rj6ZV4c8s0kpfzMBSBRW0TSUpyfb2yDaDR0X
6He2Jv7l1rHhhRFLE7JbLsV8wEN9/GHifJHuZ4KpHx31K41p1BPj5Yow1n5lLC2VpmIrPFuil2QL
3H8QdFSk9CVWgqtgUOmLqKTpaZ0bPNIobVtjTcy9eb6IVdhPH2VViE6JpzkJkFTjZnmIGsf760yY
7DYDszWnmWH18VzD5e2R+AaI/e5F5rclscjAXgYbJsEiXYtNwW0VxXKakifZZRQQM3kbLhw0hPEd
4N994eSA6Q0ND6LOhucSTZ249qgMqpxmbeRC4AHLRKNBT2S+qLzMzMQFEmIhbkJtVPlYvbYzH/Do
krUq2uxl5ugBpDD5DTXUotGAGb2wBcZkNKYLTlejUD2xAEuoBlvPHI0+1zBrUeu9jwPqpQs8dCod
YG01Xx6dGsYHxbvApVjswKgUwJ8T8x8hNb2dkjNphSVngr+6fXiGPu4VubB4Zt4pXL5AodrmeeS2
iCEnJFXRh1PaziklOMYxLaZmS09QYdO+tz7xIF1fMagidErS3HS3vTzgRIeEyOaqFJUcj8C2k4qN
fSqwNAC8KLxVlVmF5EMOi4e9/iCJsdt2VJFrSrYRZaMc+5NYXOLymbihV2KlDPabxGxkK351pnf8
O6hLdyJBALBfU8JM9FkpcpP+UqCmbyP/Xc6yV9IEFjXHZVrh7OyN8dGCMH65RBR7QFa6U1lKMa8/
OsoSUfRKADT8U7Ke8rzr7z2MzEBPWTcBp3ieDF3fGyOHkSgytc+qrALd605Uaa7A28RYhsmxSr7z
rlKrj97wMfzBbozYq9TZetTyEXEwd+s4Zo0eJGxSIUkVgmCbKZzoBGfUvQpIgWuHyHryfTAlQUhr
HEf5JR+zSsgh78E4Q7TGxhwKv0lokl03VsJNq5OdWIz1IyFnkWkWNfBXKH3Os/eyWhoVB4bQ9WK8
iEjAkycBHYUUBeonvxk4s773n1TBU4KXTkLdO+i5HBGYMd1laOFN9c4wiENbC5gLQnv/c1Ar9run
vDHGoA0IRQeajR76D3UmVrnWATzMLZdtA52GLQQO+aVm0GGZvd2GXkQScQrL9AgaXXmFn3scxhvc
k3Si86G2RvetYo+ciMWiq4XLKAoPu8Z11Qnb057r2TLdNccJxiTRQzXMOt5AlPLt3YLIyRC2m8sk
FtK66OGInQcQg9o5vBSY1sdlHzUH2NcSH8R1CIcuD5CnHC5LfwAiKV238KfsV1vxWAI7onmVxinG
aWbq4QWnd6M6XA9kPd7C7S1sydErvldQKvlOfsD+aP/h1B7mzX1HDc1fRxZjn6NbczQMzvpW2bHZ
QvEWTRLLYKnLtmlrgmQb4spsxejzPjf8/U5ySn49IKIvutH5ZKbJhXeSq+bkjoHp71lP6CWB8eyG
pFCLLrBvcaRgkKj0ncxcekmxRipbvJGnr71rA9GCtOg8hOLTIu+AqAMg9V+CjLLfdV//iFWnf2/I
c8FDpGAf9NOfAu5UsWdo3Hm7+4ehHiwarIiFpIOm9HU2rQncBewQK989rDiKAYH/Ty+7zp+eeuDz
nnDHg0gy5mjUcF5x6namHTX7fLX+NO+7IvvRbUhfXmhoC/LjHAzCQsE20NHVljRQBeBvpo79tRyi
ZPbpcLSfB7iOUPG8pnUPzoPwIZ1KWD46fCMlOQYSmQtFt01c3YG591arbgtwTBKldIjJor/U7Hrl
2oxKANiOgzE6+SIXj9N4VpEc4Ktmb5nYcJiRxgf66WwnCag8cs7yXK+r9E4fGRDL9QdZsov/W2LX
rYhKmPhHEJPrFx0sc2nTeJSwpZx6f0o8oqhBvP4xZWB4GIalFXCGHkRyV/XieixTJIvov0HCBE24
1MXyGwuP2G3pzNj+faVghJBHgldN7B0sAiPNqr5ydqaylW+1PiBfINptrRsGIqKHra5Xzqz9z+DA
ML69/IJopL2PIj5h2NHxxHN9tRLsWstkCY6rwb0rJIF8c8XHXUFZxdLUUMTy87kxdpiJ05m/zFp4
xRf/bWMpo6LPsXGn/cxUbm/xjz/X1EaA3WSfs3kx9sE23KUHv5xCB6LXKC3f194goiFFvqDc6rgW
nUMMVFkOcDokValcpMP8es4Dj9qpCPBQ0UqcNztWz5/oSRdBCf9Ri5xXdhHHSVRlSCvDyIMbPOZY
TXYzWHzKm3Yob6ygQXFlecRMZh+fAeTyXDhLi1IrtEoRR5OSLwXjdsQMct1SEbikjyH/cZgTiVIu
0WiUSh36Gl4YYFLDIpR7UTY4SqNKnhtZTh8G02CeYWEdw6JEciF+/Bxe1E4I/DaX48/KqfS7V5Kr
Mq6YdetT1IH6MGyJoQm6STR3aFb5ozvwWRheTTCMWhZ/W8gR7xAAwmAWdFL5aFeTFNrFKY4ZepVJ
afyd6IVg8GffOphfBcsra7+P6fMTQ42cVPfsRPOuZCTJgRYqwfTXeJyYnWy7jFKmJj+EK8e7EA2f
wZFa2SAbUnQDrBAqvM5K0emHaDpdq+EbaBQmFdUzw/2KqxDrjCD8YdQ4L23NuwWFAInE21jyXSzo
eyijN0UNMFPk7d2b0m3EXrUtH8g3QGlDhFY4ixHpRClW0YZ3cXe093tDXC9JCHHyJtGu3xkbJqTU
ssz7X46O18aVlfcYHKjGIEsLLCQQIAq4zzKHS+OPWONzuaiw/7u+GdDYqB1W5Foju1KN3fmkLpvh
5Tv6qaNTAd0d4xaAj9+0dFPJAidvGJnI1Kb3qiobBtutpAw3Du6QXZ8GWtrrX3oL0uWQJKEH05Nj
/e8bKkBIgskL5mwMSctNYPiW3cRQGBxOmmYe/H+X5AtCh3u1TR1KN0YmgvxkhvEaCXGrrUVM2jPH
jJnsmJt6Poaeg/J17KUSpZ1eKsbjfbAYSjR9egyqs6ReZaCwNo8nwVXQkbHiMHGwSs6QWv4vHFGg
sC7jvyfmX/g0t4WlH6LdauPdI4hHCn6OMJZzgAYnV4Im1MUKYQegevmdXITBWddK3AusKPDgXQPZ
houKxEvlErr8xLr3M265+nyOyl+kUIud1uC2i7GR7mEMmD/siT5FbculyI6mD/ZPWGg0xvz+qgd0
JAC41qGLM6tV7E029r9Buv48O9Qm4OUCjwsMpfoPP+/cek5i2SZpSk5IxNErncY8bqBHOeMFroyd
XMOP3yao3e4qnV5QtLF8owBo0g6OVO1WJ3rlXSuGT27JH6+7EXWku1dmS600L22ONmbdAS6fkYGs
IIwn4bE3HUQLPWNQzMzqbkuZt9xQJ3xyd+E4D5VYMSkDlls3E2sY/ynPokcbQXxYnwF3gGLkti4M
3/I/UvemwgnmnUxsTWl6qjMMcvhBQj3gGcPGFx55goZevFB000dDYn3WHi0y54OgeuXddL6EeWYV
gJQrBXaTBDnNhCuAzLtiuQQ6H9Hei2dci1aiCa1voXAUb0KiGxKSrCFa6874Y8wYGlswKGTQVq43
k63YTUNSnx2cWnckM1MthlqflK6eMhAjb/Qqn5vup+Td9H5sdxOVSRF8O0UV6rJyhUpUZu2oH8aO
yVlYhnz1dmPzLEBX0BjMR65vZxmrzuHczkKOmd608nZ0lfRrjnMGvzgmcrAJh6/ry22W0pRBy5Kx
DcVfcVDvBcpkv9u3wb2Ow+aPGePwSkiuLzAmlLoatxEkKmLQDOiIJ1QjVWEaV0AxuM4CKs9sA9y/
efwuPkD0blsjg0CowRgBGZu7OgU8QGPwPIBs4yGyEcwDCGLv17V0GBYu22TCkWyOGrxg3u2+tZN1
BxPMMg1+k6rpGzvJ7lrwLXZEzccAh02f+Et4k7nmZ5SYEWec2n0PLXEryOYCXOlBssw6b92SL4YC
SV3RqiWhTwA4UqkSVyrlEnj5YmbX89BRDjXwVfo21X4I+TeH6mwrayRnA2CNZpAz3gRr8WMUn2j6
VvS0L1FJrEoDHADOlp2Z1cPf9SSflbu9h5r++Gjq2J7J/gS3xEPtcqiWhAZ9/n98jQPT3EtFVy0P
wb7XQTR8xBmLbYX4cWgJ2rm+pY+GBWEZ6skLqEpm1T/HlS9wrEAHjYARPDLtv4yfD/38FptBHGGj
3KOsmiwgpz0jzVzPkJ73jv3+xC2lRmeEoRt07TBK4YwhDNcsD9sKw9xM9Sm/UZNQQI4sznJZunI0
0ZmyrcK3LWKGFZwnuHGq0DWFF8EncX5K3AoZ8A/wnfMb+1G0VhhMnDFwUqXF29pOqPxXaiXBi2PT
jtxj4Hp+GgLe/sX99v8WxVCEPXP7z+i2vGTnYVqJ41US4b9GWiWywSN7SJS5diG63h5GPZIn0Dj9
/ZVaF/heohnxbRzCJ0SQWu1an/u3pymLb9s6/RaCx/1KngI2QS671k6gTZWleXwKHob5TmHJGz0k
nbB9TGFnnh7TyJ658zTjmXaHH/Q918msI5wcQxebF1qaTyDP7JlHA+XfB5Nf0TY9rvamROSbY6EQ
zZDg1sV08ZWkSMzQz4uHdvaz0wzt7X6F9osDrTJnge+INiGwLjCiQ69isnQeRBydO6C/OiwztIf4
WAYP3DQtyXI7tkKBKw/SY45VlhMFj98WepIMquaXy1UU9X291hT3EzgGWJCrmbEtUceCP+D70cVn
UlvZoOZVAAGrsALbFXbIFtlf+s+ybjul+TFeXo2lGkioT0bH5D+aYaT8kEXRlhTEEOF98LylDS2u
sXdrBxQOQ2YoNmahoZpHIS4E2rHw08Z4e4hchJzo5eM1cgb+2PkJEygEXV48nKn3Xemga2wSkv1m
pB8p7mykhfNUR0mhoda9Unh/5v+fLjzl+QXpbXLi8BZzwM3gChwEqTvQ9ORrdsRZMF8ux/vxzOld
H/Fllhkt6XYbw8F+4AdMdVSFlPu7AmiR763z2BouLOy0ZkgSe2ycphSLROhTmMWP16F03MZF/Kxr
TtTf+nB6ljWHNI1F/TPpBEqNAaBA694XIruS7dtMzlPAQP962+v9xQM1gktJA3JBHsdiBCHe3nkG
2mLUI8ZaCgV7KXt9/pxQf5CKwbQ8scUUL79kt5ULgW5jlWlACwtw7qWIeJf8Xr16AzEfgTzu73W6
jZn+PwZPGGQjxbvRtCa5qV2TT8t+28Svgyxh8rDyMbNf0Q0n2+JJgBMUvjkdjwPv/rKiUFJ6XMda
oVF66k+7o9y66n3s3fpJb9CpT1NRIsfy0+vJXH18Q+eAuwwQ35+4xKCoIa1oDaDJ+Fg2cGwnddLV
7/A0+EA1rjHK/c+vXhHJIj/NQlOKF/hVJN3VKkFA8wy3d2e6BBOSxFR+hyoHnwH1yDqY4FYcVrQ3
uPZfrWKcL6Elk3dC6ldvIyY3wRNFUugI4SlOAKN1VhmvjJup1lMk+Qa+459j9xVVHZaySJXaIPSs
Ac2BnYaQSpCZeSGuncvvyw9IpCZAT6RO/d8g1Ou9g4ztEQu1fplgIC5DALVHk9E7HPYbCBgy0YVj
E6O8yz3d++4LGTmuLMpPy6/P/osPwUERrSMo25toD8MKh0Y5JRvSCDm3Os+jnX4GjBqTUgQDcctE
h/BQMNdNYG/bhr9Piq700mAJOA0IJBxf20/5MjwlBF+7ccKgG/Vjn2lhAYav6jSEJMc3yi1ZFile
yjzsmSC2RDrkdTuF2pcfHA8bzdG7mqVndVTO+m5xJgcwleVW3YSnJp6jYuaLCUb9mfHzz3b1PmpY
5cmnm1kdIElmpdU+bJIYHvWD35kHwBXx96tXRGZ7690P1MsLrQEF517ruy43SA8xRdXS0I1HUbH/
XPKAypdWz3Kr6E+eOyHeBd4xfN+mr+eJXMJX2Z319opv2CYF8CEJdwSr95E4xDWe/jV6h5JSuYea
gQjcG4sYgXRujKxgAtY90EsZmQpj27ko/GXwgLDeb7BalxWzEB4B0hfscBw1s4YSkmM5iPUk7gGB
/HOQx3YwSeJXNfGf78g7MQPDZbWNsuUbjgO9PZkr7ksS+EWV0UbXz6eEEnf/7r/d+kl95WZ4jSGW
tTsdRSYWq9GKyio4m4T2RD42QhkSKv5oTwjw6DoaVuhf8fURqRhFTowN+wtSEKqhdAPanRHx+86s
DIk3rTcPt22N6iBJ6W9jKs20ctnNtrVZHNQN4qC1MUpBuNbtQa9h+hIyRxsumcbHn10sitVn79fK
WuJcOS048C17uZhXPKzeALx9X+MSRsLDJaG3cGI6REyknNdvOCu78DH6w1zbzqszWadsr5OJK677
5iUNZnYcWiMnwS7lFw/erw9ytxBrziwJC4dzu5A8kqVL65Yyh9T/P36Haw8lFlaC2ppW6bms0MQZ
0yAkW04+tHoeB+koVA35gemCVcbe/m9+N8pwV+311nSaAggBPcYc5FOTSGByrQQJd4NB59yAaJl7
PVbaCfECx2cQKNIIuNgXzfu8uFow99nO9K2DINH1ytf7YLMYOK97nXarJIjKjLLCL8oyK9hBdTI/
mf8M0Ivm3jQTEqL+Ai9QHQpHk/2NgbO8eLq9K4Y8eFuLcLvaCM5LuyUbfBgAo6DWb0MSHE0zve/f
Kkw4N/3H+kmgciGVzsg8UfDSGL9ukfhzyRuY00i0APRj1xv4xBmL2q/T68y2Sr8NibWLPHdDaZtV
FkVkJ2mmlYWVoI11yDQC3vMSUEEe5EUk8tJG/VM5iDNkFtcRdsUHOwC25G7KjrpiHR8Mv8pQKwYu
Siu3ErNkLop8ptWTtg172RLgrECsdopew79j+Ib24Vslih7yg8P92Q+FW6J2POoDBsul2/BLVo/E
cI6OAQqww+E4TEMCgbr1L9JCCdg9wKuWOJsnhKDfgJyfEm19qLZF/8Fj/gLHM49z3PVTuCeE2NdB
qoL1X6mPg5t/dw9bkfsSN+WR19ssiQyGtWot3WeTctUNpaAJbAMLkORGfnYRBdIsaIpOJFINfcoa
sGlbr8SSzOWz8OYQgrO6bzzbH/TzLOrR8bcq9tkqpHqvTn/eVWfbC6WsFso96Kby2GlyySTJu24I
aM51Mg6DB1FH01kAH+kh6lJZA4oCrNV30aMdcRs7/LpDOZEm4EIH2ONDriwp/b2o3sDI76dfQ9/g
6jwVzVOpweWsHAF+mWsVb5okaMmRAGG0P/gv3LV/tCyXDGirJGzXvJ5pfg/vvgRla3u27ZyKW1t4
eU6CLBwQeuO3DXRVf72sxmfs/RRDyVl9RsB3jIWlhTgavFMck3fCFo+pxHM+9sPyFTGcn7Nci7rU
1OS3+g1gUBrbK9n0aZm2SjLLZ5EAFr9hkpoC1fIYrmAspO6fS+qcz2YxlY7xBqZzTRjF2kDC+SeY
tQuu7Ptzq6BqFoTFf9uHgBRJwvRRT8gwklhSmk1FxoYlFmyqtdMmRmONhLpR2NXA2cDk/96Tqd2L
56w8RuKwlQci+hAVpzNuRLz7sAgeyHBFmbIECRiIMvl3prekv+sYadBNf60YZPhYoK6rT/QQx3qO
djNhHfclTW6wMY0UUdmT31kepqKWKedcV2Dri8dfvpJ35o+dUinNc9pR/27VLV1olz+xh/MHsws5
K9hgZqJqWuECpwx+PL8RH2UPkToY2rpU4suETNKXptC/BzcmrmF38lSJapBJ+E3f08DKAjgkKtEB
aweVIeUBBWyIM5AwV48QX3SVvE4ynooctSx2QYmMwft0XwIDESHM/ImGwrCYGdkpeb3j2MxMU8zG
OgLlb+7gtKMBaPkHrax/f2p+Ym9w8vHBWpHIe3PlpBdsJICiiaXu/9wMSdblaYlcvQ8nX6icIYdF
clyWz+fu8BczJmLHwX8yBL0f9gZRlyNy7cm1wXRP1LimRN9zjjZIy2H1QdxFMkFNJDIWGzYQo0Fe
EjdVEJrVJgvthbHciqu7CNhTZ13dSojBWo8SQQyaNr2W/gYmb088Wue78zemdNFI/ddIjrOMqrsW
cEXO3AmfVnn4p/XkmyqO62yAOGVu29MO6bod5SIm+3dsfPMRyp5Idoqu0eYnSy3pmnZ8AdVz5cbs
DU5Og/yg0x9oli6S8GWqYdCoIW82pzmimLT5b+Cd4o6KmuO4OZgAzCq6g/3Zp5rKqsZm8hSbCCEy
SZAE7S2jLDvzG45Qp+h1m8r6NzS46Y3ZV9t9aqGfdvFLXruhobY6J9e2XGZPgYM86TLtL8A2liLP
ufInlWdh6+vm20e7WLJ3Kw+au9LGCOLADnfayVm6uVvcfDiZ5XljsVGZdukeUDyaInBXKwKCI0hG
LsnfLGRmDd+mtnOGEVZPD6c+DXsWHqqvDv8BYeZpv7BbGDbqR4eAa7wyL7Fbfysg2Dy+Hh2SC+PE
aXeA2GPMxQwP4GvRiks3DMcUNMv8b25FYDocVmntzxz01F0adhGwCAu7maeoPXm5BAcDnQtNkBuL
xDLpUcnqYW2ZUbFF+86kAzrfBt7ken07Q1gxTs0dBiwBFzZh4Z/NI1tiLwuQCOYf6/I/GRptVh8R
/np8rNnGl95rZQ2U+xN9+9pRyf2rKXiFIABklya0TKsrvlx09tYjqliXqIfj9uzeHdfpV9sPxwW6
KrSYnAfGZH+W7vynQ1JCNFd7GlFKF/pXuAdruIR0iyATodHGdNdIlp2xrYjtZkGVJDrMXi3Tgd9O
4/N9o0V+iFeqWFY5KchLvCLbtoihXdM8G5qof8xlPq63EtNZ3aaZARRlyj8NbC/ltuAhin2rRjyY
obxTVBjFuUqYJzlxy+wQA735vHXEDWb4RSN9QYCjm/+63vp02lwX01c/Tr/7ni9LPL17zSvng75v
cJvZE5WqPP3W6LMGGyvRhAeyBdVBAr5rigcPZL9he6HeXxxMgGAwWZEP6GbiFb+iDTHTB4WsNNVF
jdk6e5ya9A+UgWCnNY75pZor4202u1WGlmviOi8V4rcrH/3xdnK9AlMY5QX1ouER0CJHrsxdAo0c
cZ4/l+jmiP6B9iRh9hA4m9WnjTFmUPK1nlsFCRZa/CiKIZIKOyVG9W8aVfn14mbFJ+FyTPOxZ9ge
+UaJce5Ke7oCN0cygVNyulIgupP1jSXKnOVCW0RmW8FoopNYg/jWHzpUo9jDNqV7uDmGqSiG1Hxo
j3WuwBrP1tkwKTsOBtNVi3Z7yPSutumwIWiRDowIBDXlv2GdNAcJHswvfIvMIy2TRG+Z1U1M3on4
oCH8sbqcpBHBoM2SwTPyE2drLI/BW9XDy6Y8lc3eT6k4R9FyPbfEf1nE7UjtccpupYz1iQY9S5z9
YN3zjMlwMcvwyIu2lZ3xd6utGMSy0gC6VvsY6VO4xiUGluFjf7Q6+5dFBMUAgC1fcaz+H6eftNLL
mqg7gCSroU4U1pKiVAvQgxma4pvs4Jv5eWM2d9j1MIQwwnyg4yFt6/sDm9/QGsBYeQMp/yNpxxp7
rVkXXE1Bb8J72AYPVm6tfC5JrAriprzs11uKJYFf0cEE37QPPOpfzjxXu0B9iLXRtX1f0ktu1LyI
HYaNxqUg8eGAhadffyNolhNbWyds/lJ25zI/7kkR0rzkS/pRNKAK1HMHY17Bw7R7pFH9gkBXWLtb
kMOYvTVT2Z1rkycp9fkQZENarGMptmTBDG588+YnZvBb+y/M/y7vxiWLuzMMkUsVt4IZa2nOmQJ4
vwC2ob3y4IPLxGGV4c7vMsnpX7AHPMuLWh1ELfmu7DGMJPmvEKxjlH5wM78gZCkaAwTAOJvLXJLC
7hA/weAuThWWS7a+6WPDcbrl4ShbZTDbrT27CoSBesVlxaMoUsh0fLqhZdgkWd1T4qdgR/NJzoYM
1TX89g+Z6D5bVMRMhDecNlsJXWSvOXh+/j8mlsdwe4UbYZn0OEDH024NhfTELLKzleaZArbbNz2w
sxJe3gc/5+9e9s2uk0ETxuzGoLHjEj30cpEFl61O0/DZ2Sdgilxs4ry1d2gHTUmDZOJPJscPpI6P
TRohyi4PHH4gH7q/dxT3mmURYkY909kGoyn61ZidOYYAsbVJlGxRlddGuEXXiXGtC7jvSGQHuzzX
j4SwGvODVRssDOlBGdIUiupeWYl7wn6xLFZNryWn7bAwsAY2u5h3LO3zpmL8xb9LHEMPQH5thHNe
XfeKehBdbIALJwh7z6bcJbPJWAdYf+Y6ANx+Tfp1yUfTbvasvwIYHGdUfL+oddBtniCVYCME4d5M
V99Je6DhuD2dZTGw1NCFRs5hoZwy1PTZn45hpLYMwVAZZz0ek9+1DZwB31/Tv/wlV6AXjxZUkXS5
QMf/ZeuRyCx1Tgh+PViz0D4RSSKxoR+B2xx6oXOXTUYA9ene1nOkEhNbZVOIV1YOIHdBcQt8KviE
/MlyJcta8UJt0FLakXa89VHJOncbr9JOxvS8iMpCcl4Y4SN9Bz/5zhdUSZVyjXnXqX8KVCiGOQHQ
OH/UQUwvllfx8DdqsSvBH13FQgyrcgi6X7MzywxP5mZmkFhfAY/XGoeBzDqvndJ7uXFB5Pwv/UiO
gIu0B0jxpYxAd7e6VTPS5Lpza9k4uTe7SRTDJDq+9AMQDPyI5PCsol315Fsbi31zNNgWOpdkX1V/
lnniNTOTI+6kU7OSxoIIGeldEz65OYBYMhEHDGxIKMJ/8D5oVCVLmnE3wSWdCV/Y2zyHE/GDRj80
a/Hh2L5Vza/w0M+TsmRUGiknlepbg+5fIEKxqD9ZFRrlXzKQx4IJWt2iyn+l1pmueSdS7xzB1Oze
wlHsi6PCl0A5pq9fV8kx4PtHcOr5sguwTctgv9ylCKrdB3fkzdfKjQ3FT9f6B6/Fk9aeuYo5LiI6
b486qlFzZMmWAYktwhX1WJhShXXSYm3oN9dqugU+m29fuBCELgOsprBPk6BVqtJzkSUyPB9FdkBX
oNjqjqUaldG7R7+uwZq8cmWkOyVUlRuQg0HAIDE1Xs9BECA/n3Z8woVOlc+lE1gHQAdguogiolUE
YftbXlO2T05QUg65o8Dt2UlySnV+kL/rcHB0iIR41ZHyKMLZ74IsP0QSOdccOm/Yrvw2M+snpQQ4
IHZG+FuOFCLpsHw4Za+UAUqdGcEYvPv+ha0eJ7Jb+TdxNP3wgWQmiUjqExIZQ0YRNrBqBIsSXicU
osUbinXa7hAh9E0OkNzhO51YxL6o3fSel6s8YUSQxdXxiZBBywHL/bHCD6+5KsB6K53v93Ym7aRc
+xL5AfCBTdYFgLDJ2FX2UvDUYw0X6UfdxHe2BNuuPHieoolb/yGPPen06QBkLx3h27dpizlHLBA9
zI2QtKOQ42ZuK6Fv+N2cqVPb+p4bX3gDRZy87rg0Rg6Y6FJbTn4EDlkQLoysUnWcABljjFfLFk2I
/eD0SmCgXwnQ8b49mzI5PsLngH3m8BOCcAeOEwk/l9lQSgFcq9ncdKa7ce3El8jLTJv319Po48cB
MSuTJTCx1xc0lAlv3ISbGECAZPWUFgT4tKIBKL8DjWEXte3PSJQePk6xRCPD/0D+gffzmicdjS7a
c6R/5u1OMRq/p5bdhVb52WHN2eJmp2SuD6ZDIRj0buuM6j+pfzuGPdLuGgUqzGv+ojs1fZtxn3JO
QiXTVtmqz1XfEo63E0vfE/9urnYskx8B1idIxuY+MLqLcuehanTh/n8XWHB5Wa9ALvipnLMXXuxW
buOgwdXguP5zPuSA/FOhvP08zO2lpcG1tVdkej1D2xCAbPo/Pyt2fYEQKSI9GQxfvKeQilcoks68
E8Lop34v3Ixv/lOEfiW1YxmpAi84V8+S3a/lqC4sT3NDpvU798DQjqECIPHi1gF1/tEORKn4OSJW
TbQL3IFUvNjwTkmREKEbcyUzPxwDoly0L+Bskx4o5pUPykQ/yC4D955cGhXwLIYNM6bNwCGe9TfD
+p6hodkGEHn+q+Al0adySlVxuB3Dgnpzksip/JkA8/xNEaeJsIjhL6nT2/cB/0+eMfxw/O2R5s1P
bNca1NSTw2OpumQu5fpaflVLMnkqOAu2y98MyPXFmjrArYOmP5070y2Qr24rura5jnuV4OF5cqTO
ALJ3vx/d83uAJoer1IGSV68jKMFW83bD07XA2MMN7SkICpsTTgKF1pnV7N0YbQd1b0fhSSWhac1j
+R+SFEufADdWEoGP6zkGnDwmP8s2XcQGKSOwJa6VHJpCqgm+359mPn14eUwz8QP+G4RE5M9nn1Kt
wwEs8eenSP5BFOIhCPY1uE2lIbwh7BXgu+4Ch4qgjm5gnzxjXg1avXlxrkgMyy/+8Ltw7bxIVlmF
ChXbzWCSC0FLJJ++nc+d9+DAgqJDKdWQQZtib3/ie73HR+LESwxhqvcU6gHV6SaJYcUGZXeS//3Z
ZPFdHAMuEsE3Ns4vJFIsZi5fkMqdf7FZ6Hd1JjC0rmAt/ex29KUvmT2ofS2wwyWIQWg/ss5xONri
XwYuqoButhbmQS4rMC4PN6vD+Ro61tFMLXJ88O2kzVcL1hyKB500gEsvmhw4Cv0NQk+L9Mt5X4xe
T+qs7EBb25A2eJGW9Lxfn+BELpJFua0frW103lQluPz3gljBZyAjZWX+8cl5Js3C10SkVQ2tEj53
RGGWuG9ebADJKciUWZ+QYAptdDAuSIPL/+m+t4s7w4aBZSOYMG4L88g0d3cFlG+cDyO1BrWkLPLb
1hR5E63HQNkvJaFg6F4lif0yi9FC2KGNxG+CRddPva3CAcW5s4V8YXxnx90AJVfqE8DL/7vuPgWn
aTL4GrxXNDB8IehiR5aflA8RZ1rCV4wiFfQNGoGYwa84E/mClJZVVQl51UdrKapaKrZoCT6HWF/e
asOmcq3/htcsOhN1bsMlpAhVb7PxXcJypjbjuJeV00hBOA+bb73mYYa5NkPW9tyWhHbymZc7lrJ+
vOU5yIV3UqUh7zn6q5EvTkZtH6ffJNZS2fpssjw0UYCqMXVDl61BLBPPhZaAfbhmy6ac0a/FuTnt
vllItySpQrLScLFW/65Yy/tJt+kJRw3D14stMR1PUyQFKBldv7Jhjwk6Nbd4X2OJGPaHNhJew8ps
FvpdW7TsbKc4LVjPs1qVp/VaoCgKe1YuVXv921LBvIomlG8hX3yZ44V4v45qbWvCptRLyRg7bisK
mDOZgLiNwIxyB2xoMjMyUeJByInG7MncBM1gI2UTae3EmzP6ut9iYhjN7EbT/go/K/pkFYE0JICy
DYFa0hvv9WPYPnD25q9lA4ihqRlWih7hKZjK+o3P/0Js3kx+zxK+WQakEPe/A0ZovQAPuYgg1nQG
8VqgVb2xXTLZ+Wk1V0cLrE3VfimlaPEaWml7q4/ly/HqabMJYFR3NOkYbWIwNp8zSAwgD9LwSrME
+E5zdgwa1/Ju5oqD8QkW3nhif9jf36PnmFL+04E3pA9WDS9dq6CuWoKMAED6UKgVx7OpVX8ezsnC
SY3/LP7luoEl5PqDCyzNS5dqE0vgjB2xNVDi7QgHYY+pAGiX1NW8musLW1d2ZgX1fIB7Yq9f9JFD
tr9JafpDCZnFEEg/jgINPN3NrFq/U9vAvkScvpZvPCqtQhQgQqMACyW+8TudJE407cvp/Yjddz4e
xtTFCDxqn/ZLHkzfk7aYszLgcTpMaheSLdr/PkcQDTgZn8ilB1B9hslzqh5W9+6+Du70P/CarLNi
CAr+TnstGAVLoXviTiW7HqmzQojXxTnBTXhgnvCNL/EP94UqqRMKRY/xoy2++qTWurL8zwdSgSDP
EjGjHKqS7vFMUjFyNyiDhbzyTZ3X331kImiLJlVAAwXXLJByGc26dZENPv0piMZAsmYdS7DMnXdb
ZM+PDolS+ADg+bg/Tu7DoUV0kd1gYv1571YC1pi9U+a06BMSeW/0x62b9hBHlqLHz22i7lN9v20R
dbIFIFY7Iofkeoubsd3/jAIe7bPu8EUv8cJ9psm+Vj6HzPtlaAoMNWpHguF0pdo8XJwdQ13KuR00
9g0e7Udfuh6yrsvgD3pQdyg/9wnQZ4CDSDF/lrTQRfgwzCB3kGtEsTJc/yZHFuYcmYPrjPi8ftvE
d9o46d58H7vGsbA8HFyK5jkbHyMmtdCyQc9861ZqXqm5hRstDgSKsOnjF1O02ZCPKzi9N5IqvMGD
gmUyqQOGzw6MA0orAtL1XY368okpKp1F6lcoVPLV99Xffp+360pDyCk5/mrmjh/7+ksC6cZ4Ca8X
ckJzGQx8zCtUzXKR8AGldSlzVHFdIUtG6rsFf0Gz4VzCs8L694eWogO8wOMdhhywta31K9MhQ7tV
VSUPEopLuDMb/5YtILqUgjv2PfeNRLqF/Zt7o+mzyB+U8UP0AZrwg6xxHKFX1ScGKlqGvzkDSUAk
FFoxrAp+ZUEzcVZzou9N6aN33ZMpxshpL1abzkpDl2+Xf316WwQstjACOHUJ8l90OnMvS2rS+mGu
yz6kRPQ6kzVe/LgL0qhjV3KEZqxEfdK+QihIRftMqdaXTdemHWpZZFG3D/SGpbOjbHfgRoy9llpP
8G/I/ErAA77ALx0Mw92nn8MIHzpez2X5mH5KkBsEDwqCIgmzvoWePw5L4w/3oJe6uUV7KgXSlE2L
clBpYpcT86zQrUMgDaiW8MLJXlqe6V5SorZmYa8/NyzBUjfGKMtMICXn5fN09ZdTFw6cfAr+wdUV
P2kAu7ls+m/D4YbyWwuAPJpseWdxCpOqNaWcX8OetDblcEQLB7oExMho4Q3j9ImPaOX+nDaMci4g
gsyzJaAQzES2g2KzX6TbFHe4YDsU8TOWxsYo8iqinzqbrMqAegqTUDJGdNfxJbBebBnmPnmgdwmW
Zun3OUFAY/yvBmEVdGzjsViqNessRKs+8rTr8dCYYG7Py5hwGyoUwgLIAo4KCMm2E1aDX3SeN8mQ
4mAcZLs5Ft1X705w0lmS8bwK2KvBXmDVAXkrpqNkKTUkZPl68mbkmCYUNGcDvp6rHEYHTF1DosLC
hUqZcgcZHpNAJRxZL7uNNsrd4zTTVA5Q36lUdWULgKeUZq5cZt6yksO5wXLVWrMiJCfxq96dcrAh
kvQ3hsTtxyspkCbp4/3grMTJwdr0sFCf73OyRfYN5UDn6nq4nMnFjeb1fLchKYnrTojKitqWupaW
Soez3wbrHQgjqY62RDAxekh4vtAZ5Ra65BxQKtr/mEdV1QarO6ZgTPt7zNYQKkGtEQL9Fu+l6PIf
7tpHElO61WnSNl96m8GrxVVJOBAIUHwfarHZyAitAimYZ8T6DBh0VvjUmhLjRSeImsRmjwYr980V
TtstrzLAoVJ5f8TwwzvhtR9tzAP+alQtAfeflCSFWW2r4zngEA2uX3R6guGoX40WJ5BHQYmuZaXk
ZSH6WKTmm2nAVMNM/OFZ8cSvzAIOXiPavGaYItsETwN2lXPlMIdxdIAo32JA7MV+s+zjXbdIpbC7
qqTkVBY4n8+j0nTtld9hhw9giC0oHvfB7TkpSYuitHya0uTx2+kbkb1CxHIyzoZeC6GUHaxAsamj
xqMQMwvI/jUxQ6oyzi4Oyzfw2rYwuMCOhGTxpv0nPeKJu4dV2Ea+mVNgJfczlkQxeYA/gJTQjO3t
pd4iMhinVkX1RIp4x4ZjbMiSw6NiIDy8Coq+6E+AZ/R2dW/kxGzU/3jvuXadVwBL3yWZlWLYhZ6n
AsPd0fL//7QoWXvc5vb7YAanKiavjhZ/ZTice7w1Q27w3WPQkTxzUsdW9c+GuHYrHgIi46XWIb2d
8PAGH6Hlp1ogBvHYudWWzWBsJBLPiAumIUlT2Czk6L+BPSB80okymgLPVJtkcOCH9FW2zsTXdDYA
AWtaETMSdSDlZQkIMmOOdaOEdrsGLoBr4lIX7iGWa7lUdq6zsPuU4IfPhlQnfgk7fhym+0oP6/xn
90voGqWKPV0Q8/6AwWN04uF3rwEpuuGxKJbiqd9KqqiiPRpSFrfDbR3zF9wblyOZT71VRmTiWUYs
6D1/jimHNQkEiY8rBA7J1UwRwMLQEGOkzb8kHluvC6dE4BwWc7h3AW7h3t9HqRl4kj3tke0YnVy7
unghXZ+eUVMuwFMp4NFPWM5M/O1jeuDkl6+8VObpUyax8uKmc9ox5sH2byrkjaXlgjW0jNPimkB6
dsolehQe6yHYFrHwtvXwnxg0DzwIiH5p9yxUpFSC06KU2KV5kLWJWMnh5c9lnZpvbJsHkuInrMQi
6IyRUQQEDANpMvguip71y0B9eu/GadRXPlIz1EiCqrjIAG65+nGBHoZgQXl47qpYgbqU64+Um4vU
D6xYuItbUts13Qwy4c1UyaluoEJdA/GO1nPHW+HWDE7nBWIs4HylxLQrbLEa7+xje+emRUruagka
/kHEA1iAuSOc6JtX6s+QjFgcWLHf1SuVAkMpMf6TmfQv/kq1ZP4m+p9tU8xbCk/ce+36BbdMDuDZ
5zEMvGHvPZpAspRn1xLmzcphAy6CQOKK54dhHI7M+jcFgSf2xaqZWBnd4C7Poki9ktO+RG6Dpx+T
hO/C4aBlvfT9I9UAJIWWL7UZo/+sXpfb34l/ieyNEXgMJG4+wUIGHRS8AWVOaoFiT1VAjf3r8aiD
O0sk/CMFcdsZCwQfPnvPxcT3f3irNKp7EPZQBBPFQolXug1s7ExE6Bf+Lv/2M1LvPucF0t7mH3TN
BVHBneHHfJ2S3HmqgF1B2VDwDZQVxEuAYNuhAFfJ3HB7hwiO+u+fWM0S+h+gcslB1uo/Y1pH3j1c
1bFFrzlnGmEtBIXZEWZup65HXHOjfKXxCp0loFvA26CNHx6Kga8PDR8dJNJR7OEWzloeUfpKe6TD
rcpSRXSrw3+94I3FaWMgMog5V28eFv5OBH3szAa7MMeSymTDyvqHtY9sO6UA2NFWPPiKymzNPxI7
QO7fvYsZ4iHi1v2Rg/ctSNhRe8Xx4Je/yVdcDu6B204NPntVBcKdsApEtdOWhJ+50FBMLmmPVM4J
Bft7d9xZ1hmnobVmW/LMYOlkRQTpqfWsTOua76kUvY2rHHBkZMzmakm4fHEQ84pZCdjQ+TKScgM7
uBb2vKiZsVbUhbicadlU20gr52AAI9n4D47c2R1pc8gsd5ap1/Y/MlRr9eVVj4fUNA5Pc4hGNQPp
qgXJPtWUR7sFQZZklrvqqocOmv9vMuAkiKzM+B1KCIMY60rWphrH98hUfD4X2S7DXQDEYFOyAsXg
iWRpG7Y+HASawV2woYkScLl3W9vgGFurgHHuESYqBW+qE6fYjzkelhVisTsKfs1jgKzqSfBwftvS
Vmh3BBvaakhu4HxArujyb0t1BlJ8dsG5VWiSYMHfcotYWi3UsitrDD0W/kOKGAtg/05ta3R15VHN
jriB1SW47FjZoWz7ZyuwwNn7zz5Fxbv4haV/uujBpWvQ40jxbL3eFuBCQs8mTq6DCUJJHbIy81Vs
ycHPjghUhFAw7rP1vcdiITyNgndsvoSRcDXhq25WGE6afwJAZvMUMZypEeFfOeuz8Xxm1Oo25y7o
Ux7Tl/Uzo+/+IrIrfE3mX7wLEwx5OhY8wKUOG+aS3G4ZEMsYJW6s3UySaPbQU7zEUWvHcufPB8n+
oSyo2glVyhkNX5u+Gixo1YlbLOo8HYUmVrHqD5rQMC+IKzor1Tkspdv8pUnfv4bTf2KJVBBo+oBP
v9KVDDYAviBI+YYkBJlcclCTNic2/uRnPrPRfGWTCqn8cTUU0WAEjnnRnOAzxJzNjr3jw6HCU4mR
P1XUBEmny8MjSlyVvnxizCWf5w+giwEGAAeuBUPivn1S+dlz4UjSuhL/y6ptglYDhLoXfGvj2TDC
O0x5IR+e6Q+CRkaZE20LR/3BUxrACYHV/IWhdYhEBwTxmRlRzArvwzjbw9emJv40AiM3G9dVWyMK
mvpsriGGONxsJgiCoVA5njfX3pqNQvqv7Mx8LXmhjOCWRf1Vd/WZNsm79+FFywBMXFQvCTirgTS0
5bpPoq9qSzVXNuE2CcmEoADTSwFdN0R85Uxf3xV2e+1UeEHOHXEeSP59+cdxK5p/oav49Jc+yo5u
IyXIEBT3DRaY7TLeXwmKqsPUV8RXLfbBWAdqT8wlPxedByfbvFevU09/GTuvRDwzwCQPt30ExV+T
e77he6JL0zzKt8/NBdVJnsuhtswoOvkwLRNPqBS18JHdJtXYz8SuWJ7ZPuuJx7fB4MvTv2s7oCFJ
qqtph5L+xAnP0krrCoR/rd5oaQBj39H+t2uKjD3pRS3RoSn5GnmnQGe/q18RVqIF2ZhJNSM/GJNb
Fx+irBXr39ik9cwnGkzPojwewG7HDUEEdl1xGybNrRvkKdrIk5hL2ESx9w1P9PGWo/DDKP2CBODC
Lhwfo7tfIXwmu6SE7ByTuAYCSO6iWZYzbccLUeX8aF4MKzLAU4+22DtZedT5FSnzTJCtR29fnd63
RZ5C4U5ksJfI+5GkwataxjlUIOjUPhAj96JwbuR+1H0W6DyVFvy/mFdCNpjh+unLFwRLdCu3Optg
rfb4o23Kjy6ZLLdKtSY7oNvq8wTV44BvncbDU00t4/0+ZLhotk9KZ9RII0oGxY/+bchxFYg6q/eg
4jdRQf6ibn8qJM7g/KTMbryWuBeewTAMvOKBlpXSPBajtpm2lOKkBZPfQksX/r/sVqQk+1pws7LM
6Psnzt54a7iVPZgt8IdvSHa+yGtbEQraIy9ZHfaY+gMKvwmTOydzkeAFDeMywqlksgirk2g036mM
XghQ/DmVIBqrVpA22SXY1L5pY8Bif/z9Ffa9j8GbouVCNAHn7kKtT8gonP+z+31IPEqzjsbHbGT/
RqEhcqGiWaUdJu8xToga8wbOHby8g/C6dVSqzHBzCvMiYi3xrEQzKob8kUHRufvXOpZp32bYd2+T
rHqAmx7GauWp2Ut59760avr/VYConfPpEeAVjDrGPCNyGDM9JIX12I01+w1dWWXxtl7NmIMDgEEh
feNVt+LFDNdjqaZbUBpzOP9GSRzdgbtaES7zxM9vBA7s3/1FQYz6QwAm5z8HaBXNObobTibkUCDj
h1QLUveA3AAO1scRQ/bNOG8TgOR/QCF4Ny4lihRgJ75o0NwouhEmzlNu3rPwVAgboWf9YNfnEt0M
FyB0Kvm89hoFvFrCXAVboZf134y75vKwZAtGcJQSSHZbpn4TBnJIIEJBSWYXbJHZLKs/taL/INW1
xLnt0BM4K4Dp/Kw2iUXcATRvziSl6X58V+uWoEE1P4zH5PTMUZc2FxQciwN+qBrK+0ddxSzs2tPR
8Yzu6vRp4Njn0CjWNTwNxS+4jR/bIin7GsDJH5aejMnHAnMQJBLI2fculb/b3HyAWKPZl1jX1dav
SnWUx52c3lC6pvEwgltnmbY9SlH+oy/KxT0oEWd3pTRt5LF48yCRK0Vv/9kQMzYACaMcSnOgXJlJ
jfOuOFpf7QLMWQg6Fly5Zh2iewEk5ZZiUIYEB7u3jIvm4rvVO8Kj6sa82WN3HQX3h05Dv1/4/6eG
uLRRufyxeb96SfajIBN8/jAv3Lh9YbXzWpv9S5hUI24Ro4dg19N4X/7l8Ojf+NhtPA1uCWWnUbOG
jrmqxkWFRZ33keqk14yaJH1XzOSyGx1g0vxe/aHuKnj1ZGZQUggRtpTAzUnk46bCqOpR8YqjOUmz
InvPqglnuQgC0GoDqAEjptaeHTtTyRKuMPl+ysdn5DBzdw8dqumVkg3QcOe57sET8MASG3puxYhw
eQhDSzd2jy2XjuWOx/RvOdRcIoc4whZ9qlygC3SSz3wcZ7fxVyQPZy0DkVMqzsHFRtjqbxYejljq
hZ9QVXPyA0YUZNrbhqde0aTviqpfIrPtZShyynt6szODeQik1Cu0jwOhckeCSZom8JWqBM3wT3ar
NoSaLf5w0Q2umRzOz3b4ICK8lEPEgiz4tVZBLGglZNoMmchXH05g5xwqE6Yajsb2wFh/rJ0QMKYa
hAMaRCahhlDaXBS7s3ME6NoVl3bzUeZhtfAsoOqI/GcHrBzTyt5ARCnul3G74hWJ7ZoxGPTNOjCN
hgcY/qmn4O4IrWJnJgO1jNPisP25sGM3a+uj18IH2xpxXynlv7S9nzmRQso+cVIER8SS1bak/5uO
SUhh1364MM2yi9zFyjgZq+8WRR68q+B1B7YM3lClJeXvg8PXhMR4aTMdNtZ5UEGipam64QTaDvTP
5dK7QwD2APEMNt76jHY+LpvmcjNpoLvr3Gm0pIksMR2sBsydO0kZ0Z5GJuT36DLoxxLsq6Ytuy4O
eEdcv2zHjQkk1BoeKtxONgyxuMCyBDD0vLSo4XfF1LUt/sJVAnskKhPuJOvKomvx7v0TH91kg4O+
Cdn4SV1fBer71qMeE1WZ4oW7N49NyvJrar0sMSXnQB2Ja7L6Rz0XI3YNqPskdywUq0vBccz4nUEb
ak7sRy8iIhY3oGh6vVq15870J6O2acXSskO5KbgdMEx+R2ZT8h1cqdKqT/obcTHhM9vDeIVaKBMY
iq9N00rwsqcgIlNoVf06vX+S3Z9sq8jJXIUwCDXLL/qDyvk+/s1jddlpQ4H+lPwZmggxQ0UVjY5a
dHSo8j4VgeUj5hOFhRv+1MIrU0wg0730WwUsa93zOQbPUFQJ0Ge0TxWhEfpfo4o9Cs9q76jb8Qo/
XPxmq7M6RFWMLltneFZCI1KtXNMI2SSigm11GnHo68xCluXakXPqCYBEKJOP3VHvJWnqNQMoTB7G
NXQQ4Q6KYJdf/dBpbZSYjEdnbnmTZASrVWs4F3taFs8rg2y5/wnS/penXMqyb1a/Hb1FmW2orqEg
oKQzGNjd2af8YzmxXyviuQXgVPSPJH2f+fjZb/dkF2Ddyn3SqRotOfJ0j5/X8Qs133fQzQKQAkfj
qrG9DXgkRDHQgYrXb16jsmXk1hGKioJAVyrrtPrLm9D7HNBNoW3cj+xEwZCS4FGA8spqZkrLC8JD
E7VU1ImqRfeMDeyJTgzm6LFecepNZFBfv9R4w0ekYpZpmAoVJlNnbDqEh8KXX3/Xwj6pG3b12e+A
FK+2B/Y5ZhdV09r24019LPLnL9YfMH3ilnKl0OigQkDS/th+jjutZ4YCO3wYS6idHJ/MtdDKcgtS
/1mlmUGnbTJeDjEpWl5uKZVt2BKk2Fom1SjkslNGHnOMt3RR3y7f0qK6SOE6Gx7WJmSeoYUdBJ0Y
FvVZgC+c3XztikExCJbIDFzXGaa2scDw80Xzm+e/wKBWbXzhE9TuUrtyToK+v1eHcyGcnzoR+16i
QtZFvqpIUAxgWNhLKfjYIa58CNg4FHnA8b3ubcCG3JDmYkqrRrHl2cABytp8Olh1bG7mTLohem/l
Xv8KT27ypakk0mq2VOeUKUwHt0itprRS87uKt0A3xAklet8rcCVoS3UBL5JPVfgDp50dy91qsItr
akaUSbzh8Nz0d25lkBDyakz8FTxPHhZng70uCZXbc5Fr4ER/K5Nb1m6rQLvXQtVzNHeItE1sCMmC
JtgycrYi3sjttHuXbdxRn3GDJrUGsaH5zIz1WdbePqEWiHr+1qR92ipL13SoLxSRvs5o8k5JsOST
8+MPLA4KACegMDXi9gYV+Dd4gJdjgL4H3AkejC2Gl+ok/gVhIPXF9uqIsNsxbjFp1ehKnTk+sb8t
7NA1709P5gznZzTi2FGADJD+hCkFQXfE2P3n2VqawB5fIN3LvaU8ag5B8yX+fDrppkhp6ul3Ik/g
3F0SFzX2GON/kuVP8MiZicHLdUBdiJf3I/wOUT5Zvgo68zeH2iWV8q5VmJF9qQ/dGzZezpm8F7V9
JjKHFlbaODNkcj4XBou+HVSySXXeyxGB8BsZ03NS8/QJa+VatzKCF0/m9YoyQyhI996bI+oW8xNW
aA0X8a9xQLoTgLyXid0ZmFPUirdAccanVcxhDur/n7S1IkfGJZSEyC7b6AzVwC5i5TjbeE+ndjep
ePcKZqprGVmir0z9N/za20332k6FRgrfusaP1WgbfGsaUYLbdHbAIE/NlaGe7p358dH0HAUmaj5v
FIIpq2Wz0+VCJ+aWbH2JtbwouSlvDQh2ugofDxD2/7KqiR6MrIhm7x2r4C4T1Gj/E1IIxyv2Zk6B
le2G4ifPeUzuDy7Vj8l/OgHAWaViS7Zz3pzrsvKiuUnbj0cdaon4p52vfi7l4FrBlTcGnCdwPwTb
+ZoQEJw6mMDkYGqCtDsBnw3bxfnmPb2Snh0UKvxxFb3ujHtnXC55ASN3PVU2+ci0Y2KZFnAqz+xA
bV/WWYyiOPwTljy/vwyxGGcDZaThwKKsUstmyHEe9f1aLG+o9kyBMwCy7JZypiQqrneh/Y6nPHkf
qtBAMU0UrQx74XGVA7+ZwdrC3AwDZEOQtSgleOlNyNlhz1sUh6nDvbbzY+byHdyocyjWGD7DEzp1
6/Pw1wqMtMwLI88/g6a+9/CJ0TjiqR/kJI83lNTh2RPAyIUUn+tJQxKUUzCq/6UU6EhsNa9oKdBR
S89uGbPbs88I1HbEaFUPmeLsyg43Dtm+Km9lrQqzUHVnz6pRluOSBTQJLMA4qrDPO/S9aPR3Lskw
Hw4bZt5VcnmfyYoeoG3ys2iktz4otpHNnHQW6qdacWjlzTbyprqqR2GzBPpPwi4jju6OHumo9DQ6
tcxcRLp0zrs2tPq5Ka39yO9i2SJ19WJTw7bfYlK/OxsAPfqGkkcZx/5b+pKdlk18C8MoVQ11xSFt
4i/44BeoQIKS7zOrqQjXYa2JuiJVNRr7NC32yCZSuHU48aifkdwrFydiNqDkhfSRyGIw5TejwUJP
Na0MTCYgeXTmXJn4tO500FpHExz9HX+c9HFLwxEGh/b/c0MrO8OX+LKFWH7jbkHZ5taK6QYKeuna
+JpASBLNCO8RR8+Imv/IhzSDJZsH4a9c1y/bvwXaMi+gn0rNJRgPYovtgpYaZIYuP+GsXFvTY2NF
jbXyxmYsVv7oAjvSnXD0gVLGdTF1qipVsPMfXVOy4ylVBFeEhuUYyhfYTdv3i2/SxZAgne3Xku98
JAPOsMDoZNhilgMKV0S0QH/kXDEKcmlFx4jglV/+XNfaG25Wnj/hZ+FVqIMpD/6Nnsl446PCBl8U
b4C70cTwHtVnQ6ZQ7FiKxXrMlH8pfLPbBzjZ6tyb/Ge1zT9neSjYUOX5PX1aOXVuz3GtG5zkr5P6
R1LP6yphT39teigmR4iKeaCtd9LRfZscpCkLbJ3KVEf1ktt6towcZE0dboyCMnT0q9/vwPeFygcz
4GCleiFDPsytXgZ3mDpvYFD9NMHm1FAC3nSKI6y9RxDzb7x1WIrmw6l7O1cClFqgHXa4xGWYkhFp
fFxo1AN2N7vz5J2IdM6XI6l/qOWNE/wRQHnErWzewvF8lrj/1nibmuuEcDxqui8esZhVAA0Y3qYi
Y+MYqkoLb2o0h+r7NDhXBCKK42DB3W92iBC2jyumAuOaQeyPenW8KfdmrKoxqrwHBXCNvxtdsXSj
kyndRhm6TKxGMQ8DTbq6rTR5YEEvEeOWqI8tJzeVelDi99hwp9kbLb7j2uPcZPzX9a9+UD4A9NFm
h9dFdchEXGce3g/Btyiuq+9TB6v0rR0QEx1d/d3d5dZK8sryC4Ohl3j57sudRSdJKcUIYNSuvhaB
2Bb57AFdTgjak3K0lEm4B5QE9dfPK23GJmi8eU7Im26lMJP0bEBGnoUJeqODd0Ivn6qxzj93MAkg
g2TnUsh+l9PYG3tg6jSlE5fpbuJ4HdSPIVlgq7roYyug7bmOpNoUwpHsboZ/bNGYMscpVaw7Q9vN
YpbZkmuI9LSm5Syse43p7/jpfurTZy/GfmEmFQB3YvHfeI0vAWkUMjzaPH06BLFrgRs/peVljqN2
RT0oJp0d4pkmUBXPqbNNT8c2PAEoL8EU4/Vtx9CcwReK+t2dfsIKuFXwGoxLjyz+e+zYZE7tFzAm
WxmlEUdQKHWw+Fy/EBr8v69wXxZe1KCqEbO0Nqh7cLd2NIk88+doDlh5t7xBCcAJTFaJBM0lWyKq
Ya8bHTWr3Z47yzIfsMYa1rFPJUThmNuYo0rWezoQMuXOU+uAhFRkJKn/2hjfg/lSjBOXg6AbBrMK
vKw4OTTNinVkL6WdPuADKwpXLXrOdWtBSrVmn9c++SY75RFdRbpA4koVrglOTFP61x36XCSPpreK
oJdEeHaYnxQMEGcNl3Yl114oaGvdOZNpNz52Wov7ahAxgd3m9ugE5AST6wB7HJw2dB3i9xoFlE/f
Hw83TVgIQSsoJ2mluWT6ppsWm21p03ftx36cC5d86CE2d9ip9+4EmXZEm/ecXPE4xAq3nGWStNgl
WBfg/6e4lyubPbeJmB9NoTyl3YBN8NCI4QacAKMuNhhi3Q4C/Y44avt+tBV68aV+kZHX6qksXPK7
bvZU0Wwir+0gAfDVUd8sYRlGV+HohItmXyB0zACiE9Ln85nbtTT3iSYsLb5OS8M4Rav4Tck+obDW
G/m9eCH/QMhp14horuP+CTWusSlLRGPqxOWcMJtgENmHQHYyv9//5Nm3D86MeqI5YK1tnpj7iJ0X
u/9ay5F30K1cV5K00AaAlrESyVyZL2otFHXe0WJ9jt/Txftol+XuEFCbhF7mRS5PxB737EoOpP13
7Yefha2BsrInPbF+pwkDg1VwBhNjbhkLlXJxRMa9m60ztGgOn4TNpE3d5E8cGaoFRTIXNHIfEgG4
idDH8Q/o36/KTLNTOsadJujzVeWijLEz+jyKtqogyAVo8DurwugGR7UNtpe8oI8G9T6Cy1dPzCuJ
uZtUuW1YnbWU6r6fwUO5oUNVV5QAEpzhmYDnXFXLF8j6w9C4VlB2MPHbg3VFOyvAgkJcccdvpOKM
LCxXiQ5wY1wpZDKvZpFefr2/BXfj6hqrFzYWZU6+TWt9/9XpIBZfu+P4W9n9WJkYqN54oKHcdFXW
q3YqUu//Pmv0RvHkouWfTZvA9UdgBmvvPl1mWL6sCfjUSkayU//jPdh5V7ghLJZwo+m7DaEuXNDq
9Jw2vgQvUe6Fm05Zz1BMmcqU1PVmaI9i199MlxFB/fG17NPMn46/jZkvYMPUvXdijHalWnzteYPY
h2kZ+4LVWNp7AyQMZ6M9VdCSpndz06TtZ56wt5GaS1Zy3JziRGCV5IbtUkJjGbv90m3zWMpVJvjE
Rkvyd72oWTTNYpGbFQL9Sc19sOMVIFBbR03JO44Eu7VokI+dewCs7qynPG3hHW0+czNq/yTlxC1D
MaScIhHlWxWRgJHWSLYrIYLJKLKGiYwXUxNyGJcRvpEH+MK09gRFIVN8cPSdv3OsnQFfWaBi1U+N
ZgxxFsuTdGE+q15Xm7KEgshHW3P/ZRNoNDw7Do5WFlCQLlH6Zx52B+b9YdUcF53IhHuLQRaU7IZa
QINaf3+E6pulD7PxW4JkaVuQfcIRVBHpYqolI7ZU20x63EvBNzs7yW2x4ETi2VGo3NIW7RDpZU2+
oVrD2mWNIytMdL+dxUzf5EICElKXNx/xngf12p4GKlpGGo1qjZn9kJIrTsZpA1HQtmK680RTeXvA
2qneXWaEARtBbk0/fVjNBOIQTQ+1QVmcY8sJVzFHHfMmw4rv7bqXGbCfzU65QXWEo+klOrcBzqsR
5n+KKECVnW7TGCYyt0bYWG9re3oCQs2aAlOxzyl90dCvTrGju3F+pfRPI3LqDoC3lX7BO8U3RKCo
3SzveAjul//NdWx2hc0MuBvyDzcqN4nwBvhjzaruYmtwfdiuFNS8D0UYYCRwzW8qVPaSW3ONlhi3
tiqPpzVEEAk87A0L5vy2K2KL//Xm/nmjgpN2tioD5tKy/yHfb21BgLf2+V/EPyGpgZEVNjw8pDdf
ULIlFkvaxPqP2TCVXwv4FQIDbFXGYs13YffdPP8QjqKYO59G1+L97D/vKpBzLpc6Mx01GbKE6xf9
jrtBfEdsLT8ytvAA8S9LTWa56ULaa9nN2SEjmNSSyu2qeIpOvNXG2jpAdNISUICUNMwHIEoSOxKX
ec+NQxlOUdKqllct9XLzvkCZF7z1nalAO2TdXkYQMoc29yXbK7xLPEevCUTil6h51bIUHEw3IZAD
ZVb2agwU7/BeME4MpKUDLryrsZqimXSR4dcKy1jVZQr50qFDk1sdlBnjQ448itEvObZbqiROorMP
q6jyusi6kanxARLUt1FtU84ghD5mRjB7ZMmqCJ8pDWRAQT2HlAOK5LyiEi/aE6YwW/NPifiZElV+
slhGA8WvTruhXCvHssQoHKfRytqXBrMjuaYBBQWXa2xhyixYMrHbUe3zcZrwowQdx8QlLkcAqHt1
kANTiGXsMWg2d4f0sEwUyptlqvMSfzfaof8O81BQSVDUzzIGKep7Xsnqp/ASZZYD+UuMO2kOQ/X7
v9nD6IgZbR1OOZG/Hj3ktNMcA+EFo2eWdedg/3Wv7sZhLGdfdTY3ineKAF9m1g8NPbWKwL2DOjas
QcyXXkXL3m+7rObbu/cOPFT4/1JxOJL/KGoQwTX7rx/m5u1Cz+xRb9PRVyZtG3gXqFMJR1U4cMR8
aMu+ZYkYmy2C+Xk/KJf4iLGLVj5PizERGDA/5SjwtHGDM3PTqW0aVwE6qasTHcz6A2CfYKzVDfbE
e77xnC6SqZ3kzt2G2nY/B3lIxxlaOSl5egCsNSvJJhikavFCpQEBF6OHYGSjUruBJC9jXvzHuqjN
0VchP8DdDzkk6EVyNjM5ejsuAWcv2SsI983KPcGZYDPqI2yTT0ZK+cD7Eh9EXDGRx1dYgYkGA88u
RczOOG1uw60d8yoyEvGI40kNvKVMZseVWEBUBjNeWkBhJElbghFdJO7RVJd2eSrHPqQcaHdCtj9n
NvKvqQgmbfpKA/Az7E+RSDGt2DmxXtOACZXEHV6XnmzEYNFQ4ip/JPDVZ6b3nOhXAxn9HRX5E6nT
lzDDGd8mIpvHL1lLnqJmDFOErBe9YDJNwvp43dlPBHWbrFw/H2q+Iua5fGNpcvhLHZBHX3DT1dFt
HAWLDEZAa7+HcdSf/pK32VrwQdPYNUGCA81Npy5NcNovYp7KtqC12jOv1nrBaTin/XJDFa+emPna
wPyOuW0RDr025fHWY4Vo/sBRD2aUt5UDJEG7uMLscJYS7jg9sMzqqqxLwtn0IUujnLM2jh7+yl8Z
CKS1KB+H4wEk2BzUR1i5tD6bmV9YnA9sJPSwizd+z9SaPtYhDCZkIC9KS8Wk8mHQgLpJiLDpaQVa
wM04TKxKCFkz/2LPphxy2oYCCnT9JcEFZbc1hS7CmeCW5hxsu2miPlcbg8pybtt0skl9sip6s4Gh
bFNGULUVz8mDjFWbPTymJxgy9q2V3tR0BJxMHGqsfCrRT8j5POtbF9PG56smmJS2grMr30QZbu7h
7j0viwzTpl5LWO0DCEMgXl/z+zVwzz7eJixNn3LOMMvo3gTwq7pgm1xcMnwpIgGXK7Npq+mo2xlW
Y4hY2Lo0QZ+THKUpo6jZbfGwulbwDIwTokBWRH5rKF79AXiXODFn+dONPb9/adg3hll2sYFdVlz5
v762jclVq71wVWqVtFrZJAwGOQZombty14PuI+zuIidb73OBdtwQ6BvVyzJYywqZm/7d+t7C4S3A
HDiq1ZLQdLe3PFQ/ENA0EHArC0Mx9Il+tVIcHBdFHh5L5xOuV5bcXo3y/ws3eYXmh86WMBS19ppM
pf3oelvHNek23Ro8bFKWr6+XrcAJaBYzyUkxVHtopQ0tHZnko9cEREQYkR4FVOXKBgGFD5eAY7JZ
YsQLx8MVsiV/IH/ZG+qCyUVD9EwizkjCiBS3K8aSbu53LMHstZNUKsFT/Ma4Fbrw0a1fXKimD7nH
6u4e5+pOaLdUhF4Iw/I2+7Z4QIyKL3eMzynH9NsAqdFrmPHyI9Zg7Qy9VvgtmKwtcDD07XxYvLm+
jiY+Z7kmWDJ6M7DPmBUnTkSSZ+K0IoHfuMt9/ImelDyQDS+F0TRmwNFfnNIrrczT+ZAKAOi7quYI
Z+5Ln6nLquePC88h8ZfP4Wvb/gu/6hWE0RXesf9qsTPk2XvTMQg1XoXk/S5GDvU+Sn8vRZbKm3qK
h2f7XmgtgBSgmHWVWu26GbSmgOSCbbd/kGu4ynqs1ftVr6HMwyxYF2LGkIqlYN8+o2I1Z2FCiCfB
pPB6SwGAqE+GyIb/rstvQa3j9iLLCYXK6tl2oMqoDlC0eqMBxze7F/aHjoRnwzHMohMk7wNmlYDO
3f7JMbkGP+wCwQ/8ctik42zEgkOSPl/6Aj2iuzvK9DSMY3hWqA6RuA7/p9DD2jCFJ6y7pnA3NHW2
uZqjLQQmYBCAMEqfwTr+Z8XgIzGM2wpfnJ2Ljr0ynUd1XxyU3dTTjVAh6kdteH/vqaOouwmb9jQG
wkiQX1iPD/1zziGrutt7tdC3IjWsI6hVGfV+7PRAoO9c+Uaw9OADhzUtAM9Wlmc7IP/5XEvq5eT0
Fl7uAk0k2W6zKdNtJ9N5usM5PVmJio9n+QXx8pThL9CrQVg+BPVjDwbG6f9KSCyaZtEKoq8N39wo
wQunTC3CGJEOPyFj7X2mU3OHWdfXeDJEEnoa65ZjLzpFn+GM3SQmY0yrdOuRxB15NfdqUbWKMn+Z
Vtswl3/PRKM0IDLIeiuJZ4yzA1cTsQnza11vVsW97lej1RzD5JnlGg09jHW5/XdaGrBpKMaAJYcl
QGnXpMVi+9WvRoXu6zZHjrUEYmt3FHQ9gKWUBTnc5AUwapoeJQHaKtHXboOCHG3tD/c+6Sk1V3Wp
VPkZ3Gp1jqnGC2W8JKR+w4cjl15tjAsDG9Wca3q/H+QuLvJhtnInRppVyuyyoVOBBeHjn5cKSbPv
hgpCkB9YVVqQicO5EwSggya78ps0j1GB3wm6HK2HsoYWpjiRMgeZWSvRXJRVaTj9EYOQ0Czmz87K
jnCobwZ2LNsI0gbfiMSL1ofHVPhfOYXMgfWbwRq9/7AMRRa2mnCFx9AsqMQxZhgQxAPhhRkUoY2B
D1GqrmIJluYaEChwqXuhNkbBwhb1Gon0Ll800lY27+3w+le2XzvgL50EUmCwSu4e1MWBC5AzJ6Af
Lk4goyMPGBygK6ngxlkm5kYip+Kj9JoIWUJ9R69rlBc23ZirYgaNoYlUk5yyImmJSZjKBTbgk7if
JtaT/IHwBNsbVEjE8kQ/i/aGAi6RaDutJsT3VWvC8anC8cnxppYuHMB7ByGbMNM1aZo2LcVCvhNc
vcZUEn6SU/QpuDhj+zTiE8vJWSHKlLMHl3xHriVwroZM6oTWJH7HNxrZ8OItIvGrPKqtBwPqe6F0
+ap+7d4F6wf/AYzhMyC1bacr61FWdlg26LbzqURp48j9ESOnM5Vs/d1oL/EYV1uqYco0jeCF6GZQ
8ZjgwgDrkwFJUTRPLPIJt0zLAOAQYDANQnY0gMqklZHPJpySNROx3UAY3fRV5Eg/y9x/SsN9OlMl
p3mfEY62Oh2qfwLxnrQGOb1xSZ9pmxBWmFWx2G4p8PlJIBXwb4sxBuI1qTh+VexuIbAPw6oTwsY0
bZI2DMqHhFqY4AswKnFaUTvgjB5ZakigEyO3RKwd2yKRT5Td62LurEiY6EAF8DYE0B8sVtTQy3qE
Z5gEVFyYNL4+7o2RUN4St+9rOdCzsjW54EThhG4WyT9Oo2pr9VOOID0rMkyl3BqIZLT+8OPrP8kg
M15l8rbl6s2ZT1Q3xySg5iBkqf1ZMhnxElhhKORGd9qBnjBpEmuA6fynhN1gKt+Ecdzisp+bHk+/
rIcZBQyzFd7j5vk7a8ZRmoPsiVIV+7pdWygLqJUJv2DuIhno5bHZABj/Bm73FDt3IKp99ZkKZLC9
zjtpvscJEgL24jbbVKBbYmtBBWuWr9Z/XIBpoYq4aO21dBsGuqABMKz2I1Ky3tieNslvzPC5byUD
yq71H8UTwl/JNsizzrKI/VHJ4VI1DIicDjPvy4/yyg8fl++dX0+zkm5Bnawt6WiY39xi6P3LUd1x
w9y3X2CpEBq6m1nWuQ6HOWhkqxk9Wdo7i+AqgRQL5DjpsqO2rLbXwOs058A3s9MmzWy7wTj1DRxL
83eeAqZgeylTYZ3EXjpW0EoNTO1hNqG+alwbZYCYedHn5b0l9vSUu1X/MMbu2Zh3Flys7INRFNEY
AOPv7glZZVtEjac8nplXAZhf4MvoJxzYjudHbBzCNoYFxAgsx8KE2/URLIgPFBG3f3h2GCV7CCyz
KMiyGTbhH4skJfTqrDH7PeI2bFiWPetzg0JEswM1bViQW/pjjZNwPKCeYswWG+Z8RB6XZ0UI04m8
ct1G2th9P8pcpTzsvCR7JvGAOLqp2KgAnyImp5qXBzzOH16b9xBw0sg/aHVxJI3yIRUKCsyWWVqa
tbG90LZD1E9ogppIjYo8ShKVZDQkXuUua2m3UYzTOp7GyT1P+GZhO5wZUSg7ueK/WiLlXZyBtPvp
14so6gAVhaQWR8CTZdVKmK95kq6FZseBBIusA1IvMfCsmHAkf828ZAXYqnaGQhQMFvwyTw60BnXw
4ODHskxLCq1iVAWjWb4LVRaa8GygnnZsiYZBeRJxpsWCkYboF4mAKt6JO61NzxUEPfV4NdRr2C4t
f2IaLhsT4n+NMiXLE3i483RD9+271RBl+/fUOKhAmJ6xjuLCVWKVu4f+/ym0AAEUCL2RosWw9Q5M
WTQ0d6JBxz15ncrrc+nlLFYl/QvgIJ78TFn9rCmoXANhr/R+pxdjBfLypZkQmHQ0qtfh/t2dnhCw
0AWmsX1dE3dePmuXe8Ilx3SfZpQSCrnT/n/+SvxPrsACwBIktBBOspt74BTbMdrujTo86LQvSEt2
Koh2WWlKpzB2vMxEES8JZuqGfcUnDdvL4lnEbsy/0w0JsG8+K5SV85MUTEU21MvBuwEi7VIkuXvd
lRndapJ2qhU7ivt+NQPVZXg69dfcY0t1MChYi0yKuVUXI3FesPpVvHPncRpL91WUPPKW2bh/MBS8
eNNsMQk5X7+oSEVoVqOl6V8nFf1vTgvqdRQz5RhrTg82EZU1SjZwKA1sOOYKzOzj966xgZP1KNNu
USXAbvyg0VXQthvi51Z3fXPTprgUOlb7gr6y31ijmbWDKWaqKnnI597MWGIsTbqYMfN0js8ox0xX
CTh45YK1pYU10qIxAt0oQOwyk21zhlZs04wlQ5T5aAS+FIFBys1ZLTPDESkbifzGq0Sy9nrW21Dn
KdhMAVX/8w0oC4kraX2rVNu+K8oUhg25xyGcCAkCo5itVYg13JSvErMnoTguWGr2wFqtwBXtV1Nm
gIZGRjMXBhkbnirs0+gmiOsAq9tZ1Wu0wgFoT/zlNfqHMxR9BiRIjPg0piqmuTMdp+5VNxSLm5YR
Qe1LBfn1K78cXf7xUvZZJpZr1r/7vu968g5fHiYTq0qt8DL/Mf1q7308DXrY1edT9008pxxBjt2i
DLgraJFXUQJZLwPTtKG2PC9TNnW/2Hr15hwCOOwKMdBK7SCJCRJkmRMT9QNsOHjv1G7HumuBKBXL
DkyFy2d7iN9L8/VTqaq3ryvNLfhlSWc399jCVcAa/pvKYs2kdgV8K4uLlhDprv1/Gfkr561W0jaT
dwttiFnGONESWM7OFKuDv2x2ho/l8XiR/KxDk9Q+MG6IwzF9hkbgh2G2SuiqeRxiHPGWLTF5pkoc
OxduG3xqIqmH/+lwFamda/DAEs4CT7VF3W655DpcKncuhZ86lQ1e+//t/zH0A3QCFBZfu0G39Ylc
Bjp22woox+dUzw7HsYLpoZmXlcLmZnzuaqG6idhUTM4w2XyzAphWMRKd5xfUopp6DNe2NMuVtOjS
oO+7lFB6sLXAXPWosyALXsDcVik4mHGqzqKrtf0o7rMDr0J1VVfqpP0ZviqZ8xPLfhci8YIThfeL
/YlxbXOAlBv9rL8ZtxTqWTz7gx/4VlMIs0babzy7zQUSOS7w6qMI2i3Lyppc7T9d5nm8v9CvDKfD
68BkjdlJbZxXzUEDW1k1FX2+ORPmZvKmBijr3M3rec1fxZf4GDW6VK8ziHyucevbBVV/OsSGr8as
cl9UrwqLfmtjmuFsdpXDQMlVnI0mH8/1TxWjEXb2UuIu9AiwEY/ASqLkkdU4dmhMYQ0+eO6eYx4K
d3lPlMlyzCytfTy58MauyOnWGuM1Jo2m8mV4hC201Di3bZvmXbefOdFmckkAeXI063rc0fzu5d7O
kOra4EjUuZHiL2hLNt/IBkX4YN7h/uKBO1EgEsMfrMwcNPYQrC3KDcidjVYdbnymWn7Bfr/piPDb
nENDc6sXRgLIuj16RyztYazTVeoSorDNdgRnW0B9HP1fYx+kDojqjfwNsPngSU0aA1RuurTo3DOJ
Fp2oafJWU6s6dqWRjmohXChnUGanQwwusq5R47rif6wg5u7qYTq77PGMPWiPx0l5RTxbSsUOlPAv
ANL5mN1V4yip6PZgGQvYOd98imEkUOPEBB5cKybWhcPLHo5KkIvsLPcc0DjV2cwZOp2V0EHdjh+Q
fVwPr3WrJ/lTh4SLfjTAg84/HUTSBs8nJJxXR15UernJu8UNvM8ToXSvKvAf56XuLvGKsUZXVv88
x65SSlDhEy+xeVuwnRXGcUh3c5Sbt6oMuwSzvhDiqDnN/5aslmvAXtWk+/G5H+nMILJiJiAHi1np
QErSttYDbjfoM3qygrC/johUvGYThx4FvouAee24E/Nx5wDgxp2A0x/AXd1T5mUphY+wJ+tT/9/S
MJusAYeE+9e2PliV7v9J+h7L4Oz9zvtm3/UtUoiairRkb4m4PaZxyc3R1uhbFmhR3hv3EtCDanVD
Fn7MQwxXj6TDTJTGsrs0FVeECzV82zRTnoOmdK85iYvBg0GoycZMHDJfeRLxjCvMTvkXDErttel8
kjgf4+GtsB54re1Du4xroowEo4sGiD5hY93M/ySnUHoDT//pKpgMw+k7BVH4uWoee/cQ0w7IDT92
adhpYUV5ZibblKZ6vhDMzcREFrB7c0uui5dzWaFj8t69CmbvnHWEhgVPrQ4u/C5+XPFqK86f7LJ3
PP2Kf55kJnxsFGTdlhbdPziE+EWc01CCYh4u8X0ImRcCp/oPPyJNNfK8bQuS/e+Ud9cIdHayxtjS
j4Qys4CQQRF90OWGV4e/PE+cMuKc4sdwsEKeYgaRBx28ltGng/zxGnWMfBLKQTeJIU9fKKwoljD/
I98AuWSlSn4eKK0F6LKCq8fgvMJc23HLeFMHUO/Q525+ocFTTS1/m8axMsvXLXYBrDqhknyIiTAR
aShKxuv43S6r+Xo0+kgYDgdx1rkBtQWhH3xN9tTLwarj4aotwHaYICA2VKwCLkeU/E6qnEK9Kxja
DRkTfCx0VteuLG4ChfWALEx3/SFnIwkdBkuGJTshIWoef8uKyC7eQMoARdhvhngVGZnM/6FkW8CI
v8GVJmTffzc+ZDddfQaJIo88ocq5D3S/WeNweSdikhdAF+U36J60Rf4Q1ernCNpATsFN2Kj3ld+G
Y0pI+BmwK9vkj+lRrCldYLzHaJH+bjT+56T5SofzRBryBzeyzpu0R4ctqVgPFxXl4s2txHcc2uOa
AP1tSsnUFMUrDcgMiEKQczUBrpYqEmhNlg7AWvDyW9QpuPQs/3JD8oQYddsxYHzIHZe1XuWg3UpD
Hs1HBIXfoi56wQwUrGBcY2yCIPzKewEaoIQHSg1yQ0R0gnu0SvWWSzQ9OmcstAeTM0i8SI07Z3zf
yX0s8LgkrGcYBSt141dBL8nnLD135CkdKr11LgxHcACP/Ugbfzs2FfWAacEf9S39IEcu4MA2pR/c
/0ydDypQakoVaAVdeu+d0Vd3x5iGm3xnMyz5Undp3NM1hMICPWY9WfjU7inaJ7zg3l1ZUt7MVIe0
mongC39OvxRdZPSxSuUjYVurbMWacOX/2KCpfqur0z82DxAvqhKgHNtl0xl2xLQOm0jitFv/C0cU
8c4XY9hFnrHfFJhrq6lS2vWR2FVLtjuzECLncIZHTa8iVM/lonwhgOc0pAszKI0ttN4vHxIuw0Bu
vNu5IDhe1PF3dbnbZvkLHj0EkYnNBmCxA8maO37FtCcWCJ9KyrZy/w6prsn3+I9BQZhQxUmd8z7s
ede74z761wlCdKDDcelNO1Wmour9l/4dRdaS99DtM5HsM+cL6hUpskLbfJ/Kgs7BLwoQe2zTgUqE
+FudVN26hTn7TDeuVoW+Ems/M7CM+pBQVeoWViwEUKpfqDzVt7Wk93MyWhCjPhL2/eB+ySl1o/LQ
cXCGUqPO0N2WVzjkogjKnKyoXRcDaekZlUtogxAmuH4fJ7gzgUkd4rY+jYQyZ705sCHLGTMOXWg0
wxNlaE+BTKs/SrPr2RUJ7HLrdowhyMAXQ8XVyD7jpwGM+fVyEUUk5IbDTeLPumD5c+dabrYLqRmx
igIke3VG3DPsUScPkJGnfjERkkGydaC4PiBw7aOQDWyDdpw1bgPm7sGezs35w+3ZMEeeXcXz6F0z
rTPgr/6gXy8hsy2os20KIqyS5YSlimWzqkTvV2SIMTwjf2KtS0j5GeUlc7lIFOVNHevdh8j60ZGV
qV1vLRWDeaINTr874chkwgIDb33bdUDg5tM/v9ZdVOWNfBijhw6ePIVyhN7zG9BWEOD9DFLJLKfG
/VOwziLcwbObnA7QR7J0cBNxYlBDJJ3uoAFd6nt3kJV/+HKrnmCIT10DHK7RCDAdAYXlfKXCTqkm
ns2yx23Pfppn3PptCNUQoIOHgAweEBr7EzQVO0ERhv4aFsXn4c8pkHsCsrlBADnmfCeSUs/Bem2c
vTk7/PwSOPeA/ZV9b+khL2hTsp7XVFOoLcYc+HfADXphcREt1uDj+3+7TH0GUgT1sDMiIpflKzT9
UWCTB+f325+xzpt3t/YOzlvZp6WVZKLrAb5Pfguc8tl4ufG6W8VNLLDCdjiG5ynp5R/ls/KPHCz+
Jl2EVwv7vIcMbsSIyVFovT4XIr7gyb4/+I1Kl5+anjQPJGY0TzJ6hZNKsUZtt+CDes8IKgtk3MvH
NH5w6TNy88O6dIEYICeUHp4csGNC7WXzvZsBdgU9hyOsI/JuZcYxjvh0fcXNAiHIEqCBA3R0ib1v
ZU9dbc4ANDy/o6SryeFTn13xwW9dLd95PvmZbmN48F7sDYcv2FYQVXOkeci26uzco3XjQQsgV+Yp
5KALVbiXfSa16KiQM9PbJ8kHFiK7mfjb3yfuJJDsHhzRg2qetX+Ocwgoj8KulKJYNurUI62UI8XD
6XaZ2XYAw8lxArZY1OnYN8N0rGOL5CDEhlp6Qqc07tmn1QMDK8BmMm/WdU5YpJTkgZklgV7t8CQ5
ItMyPd+dMvXnttJpkHPWxXNx4gvI2jYtW5LcN4UKopan7WieXjIuBdEe2w+6hG240RAuYfbot0vf
LfZ4AhmfMZfhXBG1jQW0qsTEHr27FWbhi1C2mOzebKxWF+sTSETCezK8J4CN3Zjoee+HIqC84cWS
mIcSPqR5k0NXY/QBpnluStJ94DOi0MQi9sGAOAREx47aFLji6QmRNpFXdaS5g7Pswb3XiYwDQ/Bs
ZsxEbvZ9Ve9uAeZmXXZdgRZRKNDC4avuLQjgUk5bq/HV+mIJSgAVfU+NwhRrutJFBpeN4MHJAgak
BouIKf+hbplpmBOISqmEepO07qhNXaUsIjyPxCeMdYsKISi3XqqzoZL1HTCJ1XXa2YbCzW10ra/8
eOkuvmqpBbQTJzh+YW4dnfcUOERQlvzI9WQl3xwc2ML6EIux1UKMZTbvEXBM83pCBaNfG5BY5Dc0
S/Ypdz621DS8VP1l/8Hdu8Of+VTjHm66Xu5PBu5rPcRibkQfNgyxi+gerofwJ+1jSmTidHnClvju
U+BMw1XikiA5KURQpKV3EyG+TOlcQbLNftQyMvPMHfJYMwDn1bCoRujdycYIvG+/1MbwcgzIu5AO
GNy3skEpRoxBUBDqIx3FbA/h4O1by14qTXlttC3UPEGboD8GTSSnSUiKMcEVbmnCv4B4oyM1z5Tq
86XBNSs1EH6DPXVguOp89kKc+Lr7RDDtI1pqV2jHGfnMsPkRXzmDO3ND1D5Puthye2U4+AKleBw3
ltsBYc9IoJyD2uS+eI0xQgnb82RKhUsehC/XDvcyaq22Yas7xs+HhhF+OGQA34wwKrr65HDgfiJT
Y/1wJ/96FbyNhzJx6f+DcJWepE/d50T9bWnXXcBSinc0O18c8+Lyyr+vKZg2cqBlC7DJJyfxZV8w
4N8No0bOeuC0F9KFJafLC06jgwXLXWA0xkKXfXorRUX7NaRJvQwt2s3k2r1YpstHrWu5wYhZtLJQ
Ei8tKv+oK00WevZj5a2ihDWhcjfSJn9S6Y54Un9YOGeljihBzBlHl+UvrG4u3yY7jbFh9O3y9wlQ
PPHKJOqwdsE+ly3T6d2hVE69EwvHmzHTaH9GnBWfBhq5oTzXHPeHq/nmlySUDJ5CZKkW0mSFBty2
g476KdGfXnkfS2Xve7Ez5aA4rgdPt91ir7JdMqlcbdMh8Rvujl31yGsnEATjy6ZI1Z6pEcgWRlAb
kABiVH57KS9UrS8YpMq5a4hgLPM2dFpAGuIINXeDJ9+ybV52Jk0zj0Zdpcsrq535ZDtTCSkpqX2E
5lcTmpDUWQQkWnF1ip2q/QIIOO/4MLU/eiaPpmfO4RlDYoyic/jv6iGudLQSTAeYu+6F2Lu4Kg3M
DZHlnBeFOY25+nX84qKTY3XnbKAbb9xU8L4FaL82JLYK4rsIfM1xZyDXPDCrj4KUq+GBod0t/mFE
7hLRlASdtMmyjiVMHkg5PeWWCCf0zIg3Yf0O4gzRzeLymuR2dLKSXlfBpAaYbTYz2PqqInI9rxcz
Ew5kvik3TkDsEK3gVgbylyGx4fRC0dt+NG9zJQUBFXzPOELFQ6kdVfHsem/TrtDaJC3w53u8N1sj
Y6Q8QUiPkOZFTWvAEOi5eXMdiOaFrRLT1mf0xY0muxilhIZGI97CwZHqXE14qBNhnziKR6vH4WBX
oSMx76t0MKpRCTiw83cuIdHIIemsmvJuj4uu4XBFR74BMQNs6EXakaGLSY5vHnWdreLnDchOHbm1
ngy+7AX4q+HUoHthRZ2PfXgm9T1Vp51W34KglHryCG9fmzMwusTyLflxbX5wI8v0k6Gg7PCiQRN3
ThHHSgf5qRgKnALVIOFCV05YijB1xCPOWdrw7jINUE4hpNCbWDkM6B2O4IU1in64IGUYkr1V5r/v
Y8/ndHrSJ38jWrfwr3ebuaAAn0rHFHpGzEC9m4xbuxhaTQ021vfy9vwY9krpu7lLrx1K/XAO3xJs
IrMYj3nStl29JXDVJXbgLB2Y+YTQEcTyCQ6lim5/XUID4fe+1PWjRYjGO7tRgw3iVd8eCu/T6aEY
z2IbAzeGMwkbEP++AWeAf5tOcjAW/EyiKygheWRaGEust56iixIlo7xZviX6aqfscMCVLuxKr5ms
U8zgKT2lEvupvORITrpbtb9ESfd4WsYNvinvBNkDzC5K+7uFTaqnrAPqKwjTFhfGKXHTbvUF9toS
gF8wyxJAcl/bqygT9MdcisQVZdLmqq8buF7R9df5qzkSBhFmvSnuivL52W48udMtUzNlLJO12R/m
LuCV+51bnitsTnbZnbY1Au6N7uZdBn0AFVz8pgadc5dqoWN41sWod0dwIvt4cQw5AWK8ZrCGkvDz
uEIRNYCoOe4/wcA0K01qQM9N6MXUz3oQMxaF8oT1RiuVTl16ya+JNhx4eTt2QFMhu7MxnuCQoC9U
mp2XQVWtgIFOTqGkk6Lre8l4uxLMEQnH+C6gxwgctJiKr5BoM4RVqrPzwufHNqIYGYVIOQawKKFb
L1SfLSIbeqrI/h+A7+2uskOUJO4q4f5C11XA51DUwND7ER5ZeqprQxLkzTRqXPZMv6Fl66uT5iV1
vrFP3mUiLxp9C/h/LvJtciA4zR3RJImyMCN4p+/aFN7zbmjf2+N3QLYHRuJ9h9VXiT1RaJ5OnSTX
M5i/kwDGDuvZHdcpz80IqOtFuzyjX2z76elK7+hM5vN8QvTHpBgitVNx9mxEKCNRgqbclnrFQJmr
itoOIuD7Q2mSgTa7gdm5vpXebr+r9NjX5vqQcjmK/yKSQWlfPonYWmGsJaT48FIxlIAJTTqangsm
eSEDSZeOd+hKdnPOFaC59AN0cfxPAbyp46nHXNLWHmIxVo8MK6o3x7jg7DuDP0IA2bB5iT4goXDI
6a/u6IMzeqnld3ieufG11qPOECk+zSMaXAqYaTEflSyCfByxiyU8dsms8wg8O968XJ2CsB+T6XmW
z7I6mKpDyYCQ8LqXeSsk64lTjPWumC2ppi8ud/22+2kN1e7tLGYBEb7zvFwbjUw5cI5tRTth2xce
D61yjiHZP+NWORzp00VpFUlP9qPxbdgjWjobN+FZYk6SOZKGn7hhi6SoGFWUMKEC1KWM6kyoiKcz
xQ4dJzI6urQ1QlbVNsduu323RU2+WfRGTZf6eSOz1K59DkODgwwLUucCuQEow3JCtOX1f4KZQxuf
0MykoE3idVszNJ96Ne5+tpUdI5khcA6pRqGAcTb8DkyRHzLznkOCMo7zlMdNd/pomHig+sxKbhZK
DDPZfcbhs/E5FqY1grUcUyyXQSgkOeEjUmaF6XLKl26OXT2bmn6XRowcABS4BMXoTDFNocbHY9jL
3wJEN6SR4vnodMAqS5zF4qiPFPHYNZ1lDaQj2Mm36ZYfwcovDSODJSxTFAxmTU/YvbZCePX4/FDq
RtSjop4FrWEyoikSvKaLT6atCCG5mTPen3JHhXoYaiDTqQQf6z1UMQKlSsNCbOlGeKY9aatvo47F
LISlEOkhWHJ/G33IzQ+FNJb92u9qliA+skXaFUrtQaL7Q04xqaQl7r8d+hGN8d65hGhnqaWyZxZw
RKokqfqn9CAVlkcIQOUwqNwwX9krFv8YSmb7s0Jz9nC6rRM98CliRslQblGQUBFsuiRaymKH9WpH
0fKDMkIDHBraEiyBtENo52tHZN2pLWg4SU024Rbb88m1FsMD3DGYDIwSYUTYGfVo2r6+2yuxkR3K
vxQOjsTu3yRKwfieCDXCz9jSFe7W34anoO/f1TAWHmc7+wGIlGYPgo4gSQQdcQXU+vGNxliw0Ea1
C75N1m07ANgzoS6D4G2eacAlSXx7D6rDU1at6imOEMQ7coUI7K5nRuMBMKeY/OTtnyRzyE6nnqkK
GZn3ARkpsa0dtWlrFOB5fisZTG2xUlPPVE8TBcvIwoo2TYoqMpqUhqPCqLSmxJCoICgukn7aeTch
txigI548GR2RgpLIz0XGJMLpjGUpwO0k5w8XcAOzcmryOjHWD3M1feVsOfgTvtp3CZWYCxvz7T83
ihhB4kiAdxcMWxepI7rHhfKCKgfpIxoo6cifkgvaB9PKAK43K2rDTBpLeF5Q3dkc3JGiYYX4eMeW
TtT3m9JY/Q9xDmL8i+cL71/Wx0CApqR1m6KFHRsgyANy80LASQMJ8UGDeAI8I89OA1e3oRmAamzZ
OC7+60Ih32kRHGvRajIWhNImVyFLjiu5XEiJdA1wJ6va9afNLR/8GJUD1hKk8d2ft19/7BEZ/VGF
NyUMlD0YYZOkmja505tX2BC9okLJJT3uNsQSbSgrWtYSqswk7oEv+k4jODUnIrbOo9Ggk/nfoMg0
v8uN3jkI35SaWxrmpBBsusetZ0BnIT3dU70btJvOYaEan/r7CyP11EGbDiinZLSdrY/WJXWSLG2n
H0ZcH2RULHDYlVXNrF2BdlgRuancpvHTJlrM9ZnwnbC5Dd3IiOZrbC8tx1Xryg6MvC4MRhqpj7ub
yl9Y45O4uYfXFKNGHEO6Xzb3Qh4rL1HltKO50dX0OnnZs+28y4+BTll8wvmja6ptVly2URx6GKU9
gv03NhsrDPURHwd5SWroKVx1tWZQXvz/vi1ulBy4I/ab2Vtg/VCwIiXH0/3QXydmp5lr+B3nZ2p1
enMCjtax3UyCm6EMfQeguZcCUrsl/eJM28YURHRYlikheukp4kLlBhUb7Hdjb66wGfjpVjrtytrC
9jGT+nRwXZPEMowaYD5JoXeMJA3ZYSN/vPeUmkks9xTZsp+tf2R61VVYpSND8IPwhFabD04sbSXD
p7nxVxWrCke9n8T8kRhp9MfA9h3/2ojZLnuupTz1BNqvsRs19m0JQNdenU6bIDoEgGqW0Qm3aAaL
1VUxvGXE5B364SK6Q2vID7npUg1V1t77JwJ2AvJMplvWQlgVkLksexWsQfPeG2BhVRKbBd3Y7krD
II1Jl9hu2auU8HLWQwMayTA9yEOmpYp0anb8nqEqNyNEseQqIASux+zjCTkysGkrNfKESqywpmbx
ofB1B4uVMbgUIqlMKhLZlidSWoasEsJ9WVbmhEIN5aT6a7igfbYZ6SWtwr6DGncvzwFB1QBR8Su9
Cwb405r0YoRrILoOtXzdJQzouuEIQ0B3tGnhAEOwUMgaI3kLBpuwVbXOCcZ1CG132V8T6zyuWbaH
PNL9YAvmuJdGKICe3aY67q2bTV0gfka6+Yeko+WbBSadRWarH9KS6JUebkyIUrGoJD6HalAfiJeh
kThVGwb/aL+QQh8IlltMMwLf5iulbE4lv5qfd/7jY2vvowfF76wHDkGFhfliBJMo5tnGQLfatNkf
cP5ze9Hwsr/QqAW4zJ8rCpK7CQ7O25KEaEquEdvPRwPCvsoouNoeWC0Rqh0uEx17H1h21JdXQaMn
v6Y6twM7QCJGwPDwmuDSDt4+zkyAbmrG9C3L7XFzIHiYRRWtb/oSlXJaTc6qbUyRlwg0Ge5mhfBH
FSR1j5O7D/UY9Qh/x72rTjYYQQ8lWN024RZ1sm7y8MWltRJRrqOJ9Hgw3o1i4F59bdbOWXc6JYwQ
NhyJ8FOmgNe3rvCOwxIaWSovLwTJpdoow1BOGuxAMmJ1NtBzx/jSm+SMDfp6YIyDFzClyTwOaWH1
awU0wQ5VVljShnP15mF7kLjD3LfgWzHdlYFbJkGt8tXSbishE5g6wAsxTz4/oqFUm4kEYF0uzkjS
VVl0G0Um3A4+D3SA/wzbhWt07X7LV8xZvGi33EYFSXDbVtYvc04qqvyZg2o38QB81AXiZzInPrPf
ckKzWKWfFhHLKWFwnUNflvjPn2OLr2rKWeSgLzgJYtLJZpSaA2OBmfx05KkMmIMumHHFZ39lbdmv
K7qFHMwXVPIBD3DqbYQKkPkECZmkP12zRxQfFo/PmRRclHyJbQL+OH5EuBaNLGe5eR+z8pqngmJz
RaZ29krgyhBqJkTnISqHQH/o7YnpCBoy/h7zF/8HjmOPQdgmRiGX7TCxw4BiPY8dWf5YJ1sUObPP
hl8d9mKjd7w3EjoA/qShDT6++HjgjIj0+LKP26Pvt44km6UkUBspnGvlM4tA9iIwbRSbPSqniQ4K
S2ZUiV2QcfPW92LBBioqd3PoMzAmRFFOUq8J7IjnINRSGgy42rcddlfUrGJEg+PdCpBjIMdXZ0R+
CsDlkuoIZIz9lzHy56+ZiVdxDXV+s+M0rx5evkDBxDmj1fgBMqhbC84CWgXnqSAQa0/5oxQZmIpJ
iUR4oN8Y17W1aLpuxO5hOW/5Fw+NMlh3g90ojnaYPL9mgMkLt2mAx6N8rQITRYMLbB+NTvtbVRgq
WahGzQLvtC8XNXUOPDCULyP9iHplmtEgFuaPP6cyxQpCNAeLeNXbhOG/dVdUgmGrUHP4MeqapMeT
/o3pdgHUBUew9K78gjay4MsQVPj7tOpiUdeTZ2iPFOhOBEYCaCH0Bx7hvAdp/7lUnM/ckegnGSLH
Ico2PGEWUDJesw3ZLB7zp9Vok1ZKDf9YUmR8mhEqm8Wdhy+JxZnOrlZL7HY6wZ7I1FPIeLaRXJMU
PeflexLHsjH2eaHIDsnvg6WCfppp/ktHlvTPKQjcEUEuD/UmPCNaa13GaEDzWkCXzrarOXZT1LbB
EvHHPYQfL4C1wJy73X1+LqckCbrNN7PFcMLyc/Ino2IOFJ3lJRmuN1DeNYD5DPhu0mLPSv7K1oGF
kGiFvwVBaIzca59o92Ip3ocGrbpmLjhGjFVDONG/tcMh/HmccPMXWpOK3BQcq8LSxDpUw46qjahd
qxcAv8Aporgk3LOvbRXzjOoBVOBZMOoqFeTJPzXUAgU2U6KkX9tLuZAdAbylUxZYJKWhcoiMqr8y
2b+Q/39WxizlRAZL7omrIY5MMEyAtdIe56hO9KzBPY/TOzApNJEDSyUpSbFcZFtVZffwoA16HpqO
hIgrQBKY9XSOT3sNRgcKkAmDZtbvDqI8B9Rm3Y22JZ3+xug6sa3x+DrTwIW0QdBrd/kQhUyv2/6c
l9Wl+yqbvqghhk+0gtBSW2CPU+8cwJqVNqbZSOfJv8DE7N1clNaUO5YUUZszPxFcCVgaoZ/cPBvR
LRxd65jHQae0AE1DCp6g4UVFk0L+SgXP/Ds9iwQl8w/vVt5L68bY+GiMB13cHrQo+hvJj9NzIgFA
cxxvya4axI7QUOF47HGUwZLNXs8z2KM6ir4hz/jpvu31gHXxmp43LAv9Z8ehizH2Oq29g6Cad+Ud
sTW9OhvOXco5HXivrC3xDqm/9JTYXnCa7Ac/pZgljknhFnAjjef4G7gz52Hqshynv3eofeAu+My5
l5/m9QwsM7bUvJgWy5sBLf46wg2UIux2XEK7HGR6MvUAwISUthknX4vOJYRPafuo/4qZ57e5ikbA
xoIUOvQiR9r59tk4DPkJ1i18gKWcP3VB6KkTum6j2CXScTAqslSeQjYu0OLgUc1US5Wy1YjdKWB4
k5EDpzgXZVi6pQ0wVHQvFP3lM4R8bK6WsmeVakKgTVk+DEt8OqU48d0SX48Grf6fjP89EGGKbY3J
fqqY3khfbStq/aJxdToNw6ePi5jQfQCw2CQ8o3vUMQUH2LOw5gvTImS+LgFKiulHgLIjramv/4LF
moikNN62PX+KAYnqCklxC5nGExDUdFm7FdWkJ5W24r9OA97NOzBPGctJ7AQm91XeF99574wHardq
2kg0tThlzF+IuZIxTtHhJV4RBCGMDEx6I8FLIJZ5hbA8eZ9+Lzfn2ZAiV77oyMdkhQd9rA51jkob
iID+wzunz3txJQ8LaC30OIxq86IxIYHW81mChpRzpDclUnavymKRekUA94eLY62w5MmEOzAAuISE
dlobcUWEtDhaKNMNKm7sULvBAw4UH6SQ8ho94E1by/7agvJ99tX5AkKkJev7nZksRk7Xt+wr9/iq
76fsEWmtzvADSoIkNUcaqUFJJhzVoIsi8H3rEb2/5YcDVo+RguriqyAGPkwy1Eh0qSagU1RY78t1
aBRiqAF3iOwPtdDjG6WapfJbJbLWtwtjm5TeCsVsD2DpJC5zupHLcajyls3x2U/7Bx6c1EzQq0DV
a4vvrNmomgGRa67mGgD3NurwPM5n6UwyuDQUu6rGuDZ+UKkDL0sXQye1B2Gg7K1aeRb3F0t0nYMc
TC5bAgkpiYAYF8sx4F4cIGQDMYk4kXGT1qCvdNLJwk0WOcy0liaK8RuMcq2UjB0P9Lr3rNjHODkn
QkkCHyO6ECIYr1rePio5qn7OeXMfcKy29gCPpdPbs96m5IkOE9MyjqrBwWA09lfFQ85oY0BbiDQq
hfEve5gDXLRZGG1fvmSSY4nJVjIL8GlwzK9DXBPmKtutxbRfPBkEV0HVytTua+Le5yuyn0ll2t6h
tpRv8ni0774G+8lKpbbmZM73oOrZWSNmvjD96uzcC2OWfN0MBMGD8tTCd7N/UirPNtbAQVioIIF3
2P1wvl3g82jgj2OBRjbRsZtyv2nEN0QPiQpeAM97A8yP2bk/osSKnIeg4L0yfjZlOOIE9KUU8OEl
kzgbN4P49veWmV/8psYnwEZruILVDM+WkPI3TMOZPfewzWHbN9JWigzxELMjGhTr4ZbyEgHqt3oW
nmhbJe7R8M90XdynHXutsKjHf/DP1fgcgLxrg1do6GFaTFDk+oqMKqkMY6ANqQzbVNZjHQUQvybq
Ob+n5RQzV6kqqdqGxvQvL+uN+9GbSZQdXB+19gmzkFZvFJD35a/d73C+WaPzuneLVMBOpW4N/BYn
LxVo0WKAwgpG+D+leR5PQr3oVpgvHdUqs1eUMB1Z18MOyPi22/AwrqyDV4NzVihx0N+AH5iR1r+O
bIQ3MrahvSkbqWiez1p8QxtitHnRUwb2cuY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_bf15_rx_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    cl_stopstate : in STD_LOGIC;
    cl_enable : out STD_LOGIC;
    cl_rxulpsclknot : in STD_LOGIC;
    dl0_rxbyteclkhs : in STD_LOGIC;
    dl0_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl0_rxvalidhs : in STD_LOGIC;
    dl0_rxactivehs : in STD_LOGIC;
    dl0_rxsynchs : in STD_LOGIC;
    dl0_stopstate : in STD_LOGIC;
    dl0_shutdown : out STD_LOGIC;
    dl0_rxulpmesc : in STD_LOGIC;
    dl0_errsoths : in STD_LOGIC;
    dl0_errsotsynchs : in STD_LOGIC;
    dl0_erresc : in STD_LOGIC;
    dl0_errcontrol : in STD_LOGIC;
    dl1_rxbyteclkhs : in STD_LOGIC;
    dl1_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl1_rxvalidhs : in STD_LOGIC;
    dl1_rxactivehs : in STD_LOGIC;
    dl1_rxsynchs : in STD_LOGIC;
    dl1_stopstate : in STD_LOGIC;
    dl1_shutdown : out STD_LOGIC;
    dl1_rxulpmesc : in STD_LOGIC;
    dl1_errsoths : in STD_LOGIC;
    dl1_errsotsynchs : in STD_LOGIC;
    dl1_erresc : in STD_LOGIC;
    dl1_errcontrol : in STD_LOGIC;
    dl2_rxbyteclkhs : in STD_LOGIC;
    dl2_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl2_rxvalidhs : in STD_LOGIC;
    dl2_rxactivehs : in STD_LOGIC;
    dl2_rxsynchs : in STD_LOGIC;
    dl2_stopstate : in STD_LOGIC;
    dl2_shutdown : out STD_LOGIC;
    dl2_rxulpmesc : in STD_LOGIC;
    dl2_errsoths : in STD_LOGIC;
    dl2_errsotsynchs : in STD_LOGIC;
    dl2_erresc : in STD_LOGIC;
    dl2_errcontrol : in STD_LOGIC;
    dl3_rxbyteclkhs : in STD_LOGIC;
    dl3_rxdatahs : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dl3_rxvalidhs : in STD_LOGIC;
    dl3_rxactivehs : in STD_LOGIC;
    dl3_rxsynchs : in STD_LOGIC;
    dl3_stopstate : in STD_LOGIC;
    dl3_shutdown : out STD_LOGIC;
    dl3_rxulpmesc : in STD_LOGIC;
    dl3_errsoths : in STD_LOGIC;
    dl3_errsotsynchs : in STD_LOGIC;
    dl3_erresc : in STD_LOGIC;
    dl3_errcontrol : in STD_LOGIC;
    m_axis_aclk : in STD_LOGIC;
    m_axis_aresetn : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 95 downto 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mdt_tv : in STD_LOGIC;
    mdt_tr : in STD_LOGIC;
    sdt_tv : in STD_LOGIC;
    sdt_tr : in STD_LOGIC;
    vfb_tv : in STD_LOGIC;
    vfb_tr : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_bf15_rx_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_bf15_rx_0 : entity is "bd_bf15_rx_0,mipi_csi2_rx_ctrl_v1_0_6_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_bf15_rx_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_bf15_rx_0 : entity is "mipi_csi2_rx_ctrl_v1_0_6_top,Vivado 2017.3";
end bd_bf15_rx_0;

architecture STRUCTURE of bd_bf15_rx_0 is
  signal NLW_inst_m_axis_eni_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_eni_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_m_axis_eni_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_inst_m_axis_eni_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_m_axis_eni_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_m_axis_eni_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 95 downto 0 );
  attribute AXIS_FIFO_DCNT_WIDTH : integer;
  attribute AXIS_FIFO_DCNT_WIDTH of inst : label is 12;
  attribute AXIS_FIFO_DEPTH : integer;
  attribute AXIS_FIFO_DEPTH of inst : label is 4096;
  attribute AXIS_TDATA_WIDTH : integer;
  attribute AXIS_TDATA_WIDTH of inst : label is 64;
  attribute AXIS_TDEST_WIDTH : integer;
  attribute AXIS_TDEST_WIDTH of inst : label is 2;
  attribute AXIS_TUSER_WIDTH : integer;
  attribute AXIS_TUSER_WIDTH of inst : label is 96;
  attribute CSI_EN_VC_SUPPORT : integer;
  attribute CSI_EN_VC_SUPPORT of inst : label is 1;
  attribute CSI_FIXED_VC : integer;
  attribute CSI_FIXED_VC of inst : label is 0;
  attribute CSI_INV_SHUTDOWN : integer;
  attribute CSI_INV_SHUTDOWN of inst : label is 1;
  attribute CSI_LANES : integer;
  attribute CSI_LANES of inst : label is 4;
  attribute CSI_OFFLOAD_NONIMAGE : integer;
  attribute CSI_OFFLOAD_NONIMAGE of inst : label is 0;
  attribute CSI_VC_OFF_0 : integer;
  attribute CSI_VC_OFF_0 of inst : label is 1;
  attribute CSI_VC_OFF_1 : integer;
  attribute CSI_VC_OFF_1 of inst : label is 2;
  attribute CSI_VC_OFF_2 : integer;
  attribute CSI_VC_OFF_2 of inst : label is 3;
  attribute C_CSI2RX_DBG : integer;
  attribute C_CSI2RX_DBG of inst : label is 0;
  attribute C_CSI_FILTER_USERDATATYPE : integer;
  attribute C_CSI_FILTER_USERDATATYPE of inst : label is 1;
  attribute C_CSI_OPT1_REGS : integer;
  attribute C_CSI_OPT1_REGS of inst : label is 0;
  attribute C_CSI_OPT2_CRC : integer;
  attribute C_CSI_OPT2_CRC of inst : label is 0;
  attribute C_CSI_OPT3_FIXEDLANES : integer;
  attribute C_CSI_OPT3_FIXEDLANES of inst : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of inst : label is "zynquplus";
  attribute C_IS_EVAL : integer;
  attribute C_IS_EVAL of inst : label is 0;
  attribute C_MIPI_SLV_INT : integer;
  attribute C_MIPI_SLV_INT of inst : label is 0;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute VC_H : integer;
  attribute VC_H of inst : label is 4;
  attribute VC_L : integer;
  attribute VC_L of inst : label is 0;
  attribute VC_NUMS : integer;
  attribute VC_NUMS of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of cl_enable : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_ENABLE";
  attribute X_INTERFACE_INFO of cl_rxulpsclknot : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_RXULPSCLKNOT";
  attribute X_INTERFACE_INFO of cl_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if CL_STOPSTATE";
  attribute X_INTERFACE_INFO of dl0_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl0_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRESC";
  attribute X_INTERFACE_INFO of dl0_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl0_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl0_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl0_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl0_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dl0_rxbyteclkhs : signal is "XIL_INTERFACENAME dl0_rxbyteclkhs, FREQ_HZ 180000000.0, PHASE 0, CLK_DOMAIN bd_bf15_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl0_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl0_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXULPSESC";
  attribute X_INTERFACE_INFO of dl0_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl0_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_ENABLE";
  attribute X_INTERFACE_INFO of dl0_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_STOPSTATE";
  attribute X_INTERFACE_INFO of dl1_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl1_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRESC";
  attribute X_INTERFACE_INFO of dl1_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl1_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl1_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl1_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl1_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER of dl1_rxbyteclkhs : signal is "XIL_INTERFACENAME dl1_rxbyteclkhs, FREQ_HZ 180000000.0, PHASE 0, CLK_DOMAIN bd_bf15_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl1_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl1_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXULPSESC";
  attribute X_INTERFACE_INFO of dl1_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl1_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_ENABLE";
  attribute X_INTERFACE_INFO of dl1_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_STOPSTATE";
  attribute X_INTERFACE_INFO of dl2_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl2_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ERRESC";
  attribute X_INTERFACE_INFO of dl2_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl2_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl2_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl2_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl2_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER of dl2_rxbyteclkhs : signal is "XIL_INTERFACENAME dl2_rxbyteclkhs, FREQ_HZ 180000000.0, PHASE 0, CLK_DOMAIN bd_bf15_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl2_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl2_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXULPSESC";
  attribute X_INTERFACE_INFO of dl2_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl2_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_ENABLE";
  attribute X_INTERFACE_INFO of dl2_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_STOPSTATE";
  attribute X_INTERFACE_INFO of dl3_errcontrol : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ERRCONTROL";
  attribute X_INTERFACE_INFO of dl3_erresc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ERRESC";
  attribute X_INTERFACE_INFO of dl3_errsoths : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ERRSOTHS";
  attribute X_INTERFACE_INFO of dl3_errsotsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ERRSOTSYNCHS";
  attribute X_INTERFACE_INFO of dl3_rxactivehs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXACTIVEHS";
  attribute X_INTERFACE_INFO of dl3_rxbyteclkhs : signal is "xilinx.com:signal:clock:1.0 dl3_rxbyteclkhs CLK";
  attribute X_INTERFACE_PARAMETER of dl3_rxbyteclkhs : signal is "XIL_INTERFACENAME dl3_rxbyteclkhs, FREQ_HZ 180000000.0, PHASE 0, CLK_DOMAIN bd_bf15_phy_0_rxbyteclkhs";
  attribute X_INTERFACE_INFO of dl3_rxsynchs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXSYNCHS";
  attribute X_INTERFACE_INFO of dl3_rxulpmesc : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXULPSESC";
  attribute X_INTERFACE_INFO of dl3_rxvalidhs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXVALIDHS";
  attribute X_INTERFACE_INFO of dl3_shutdown : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_ENABLE";
  attribute X_INTERFACE_INFO of dl3_stopstate : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_STOPSTATE";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 signal_interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME signal_interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_aclk : signal is "xilinx.com:signal:clock:1.0 m_axis_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of m_axis_aclk : signal is "XIL_INTERFACENAME m_axis_signal_clock, ASSOCIATED_BUSIF m_axis:m_axis_eni, ASSOCIATED_RESET m_axis_aresetn, FREQ_HZ 299970000, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute X_INTERFACE_INFO of m_axis_aresetn : signal is "xilinx.com:signal:reset:1.0 m_axis_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of m_axis_aresetn : signal is "XIL_INTERFACENAME m_axis_signal_reset, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s_axi_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME s_axi_signal_clock, ASSOCIATED_BUSIF s_axi, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 49995000, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s_axi_signal_reset RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME s_axi_signal_reset, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s_axi ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s_axi AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s_axi BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_rready : signal is "XIL_INTERFACENAME s_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 49995000, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s_axi WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axi WVALID";
  attribute X_INTERFACE_INFO of dl0_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL0_RXDATAHS";
  attribute X_INTERFACE_INFO of dl1_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL1_RXDATAHS";
  attribute X_INTERFACE_INFO of dl2_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL2_RXDATAHS";
  attribute X_INTERFACE_INFO of dl3_rxdatahs : signal is "xilinx.com:interface:rx_mipi_ppi_if:1.0 rx_mipi_ppi_if DL3_RXDATAHS";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of m_axis_tdest : signal is "xilinx.com:interface:axis:1.0 m_axis TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_tdest : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 8, TDEST_WIDTH 2, TID_WIDTH 0, TUSER_WIDTH 96, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 299970000, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, LAYERED_METADATA undef";
  attribute X_INTERFACE_INFO of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 m_axis TKEEP";
  attribute X_INTERFACE_INFO of m_axis_tuser : signal is "xilinx.com:interface:axis:1.0 m_axis TUSER";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s_axi ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axi AWADDR";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s_axi BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s_axi RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s_axi RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s_axi WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axi WSTRB";
begin
inst: entity work.bd_bf15_rx_0_mipi_csi2_rx_ctrl_v1_0_6_top
     port map (
      cl_enable => cl_enable,
      cl_rxulpsclknot => cl_rxulpsclknot,
      cl_stopstate => cl_stopstate,
      dl0_errcontrol => dl0_errcontrol,
      dl0_erresc => dl0_erresc,
      dl0_errsoths => dl0_errsoths,
      dl0_errsotsynchs => dl0_errsotsynchs,
      dl0_rxactivehs => dl0_rxactivehs,
      dl0_rxbyteclkhs => dl0_rxbyteclkhs,
      dl0_rxdatahs(7 downto 0) => dl0_rxdatahs(7 downto 0),
      dl0_rxsynchs => dl0_rxsynchs,
      dl0_rxulpmesc => dl0_rxulpmesc,
      dl0_rxvalidhs => dl0_rxvalidhs,
      dl0_shutdown => dl0_shutdown,
      dl0_stopstate => dl0_stopstate,
      dl1_errcontrol => dl1_errcontrol,
      dl1_erresc => dl1_erresc,
      dl1_errsoths => dl1_errsoths,
      dl1_errsotsynchs => dl1_errsotsynchs,
      dl1_rxactivehs => dl1_rxactivehs,
      dl1_rxbyteclkhs => dl1_rxbyteclkhs,
      dl1_rxdatahs(7 downto 0) => dl1_rxdatahs(7 downto 0),
      dl1_rxsynchs => dl1_rxsynchs,
      dl1_rxulpmesc => dl1_rxulpmesc,
      dl1_rxvalidhs => dl1_rxvalidhs,
      dl1_shutdown => dl1_shutdown,
      dl1_stopstate => dl1_stopstate,
      dl2_errcontrol => dl2_errcontrol,
      dl2_erresc => dl2_erresc,
      dl2_errsoths => dl2_errsoths,
      dl2_errsotsynchs => dl2_errsotsynchs,
      dl2_rxactivehs => dl2_rxactivehs,
      dl2_rxbyteclkhs => dl2_rxbyteclkhs,
      dl2_rxdatahs(7 downto 0) => dl2_rxdatahs(7 downto 0),
      dl2_rxsynchs => dl2_rxsynchs,
      dl2_rxulpmesc => dl2_rxulpmesc,
      dl2_rxvalidhs => dl2_rxvalidhs,
      dl2_shutdown => dl2_shutdown,
      dl2_stopstate => dl2_stopstate,
      dl3_errcontrol => dl3_errcontrol,
      dl3_erresc => dl3_erresc,
      dl3_errsoths => dl3_errsoths,
      dl3_errsotsynchs => dl3_errsotsynchs,
      dl3_rxactivehs => dl3_rxactivehs,
      dl3_rxbyteclkhs => dl3_rxbyteclkhs,
      dl3_rxdatahs(7 downto 0) => dl3_rxdatahs(7 downto 0),
      dl3_rxsynchs => dl3_rxsynchs,
      dl3_rxulpmesc => dl3_rxulpmesc,
      dl3_rxvalidhs => dl3_rxvalidhs,
      dl3_shutdown => dl3_shutdown,
      dl3_stopstate => dl3_stopstate,
      interrupt => interrupt,
      m_axis_aclk => m_axis_aclk,
      m_axis_aresetn => m_axis_aresetn,
      m_axis_eni_tdata(63 downto 0) => NLW_inst_m_axis_eni_tdata_UNCONNECTED(63 downto 0),
      m_axis_eni_tdest(1 downto 0) => NLW_inst_m_axis_eni_tdest_UNCONNECTED(1 downto 0),
      m_axis_eni_tkeep(7 downto 0) => NLW_inst_m_axis_eni_tkeep_UNCONNECTED(7 downto 0),
      m_axis_eni_tlast => NLW_inst_m_axis_eni_tlast_UNCONNECTED,
      m_axis_eni_tready => '0',
      m_axis_eni_tuser(95 downto 0) => NLW_inst_m_axis_eni_tuser_UNCONNECTED(95 downto 0),
      m_axis_eni_tvalid => NLW_inst_m_axis_eni_tvalid_UNCONNECTED,
      m_axis_tdata(63 downto 0) => m_axis_tdata(63 downto 0),
      m_axis_tdest(1 downto 0) => m_axis_tdest(1 downto 0),
      m_axis_tkeep(7 downto 0) => m_axis_tkeep(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tuser(95 downto 0) => m_axis_tuser(95 downto 0),
      m_axis_tvalid => m_axis_tvalid,
      mdt_tr => mdt_tr,
      mdt_tv => mdt_tv,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 7) => B"0000000000000000000000000",
      s_axi_araddr(6 downto 0) => s_axi_araddr(6 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 7) => B"0000000000000000000000000",
      s_axi_awaddr(6 downto 0) => s_axi_awaddr(6 downto 0),
      s_axi_awready => s_axi_awready,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => s_axi_bresp(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => s_axi_rresp(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sdt_tr => sdt_tr,
      sdt_tv => sdt_tv,
      vfb_tr => vfb_tr,
      vfb_tv => vfb_tv
    );
end STRUCTURE;
