// Seed: 4053951092
module module_0 (
    input wand id_0,
    input supply0 id_1,
    inout wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    output supply1 id_6,
    input tri id_7,
    input tri id_8,
    input wor id_9
);
  logic id_11 = 1;
  wand  id_12;
  assign module_1.id_8 = 0;
  assign id_12 = -1'b0;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri0 id_2,
    input wand id_3,
    input tri0 id_4,
    input supply0 id_5,
    inout tri1 id_6,
    input wor id_7,
    output tri1 id_8,
    output uwire id_9
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_7,
      id_5,
      id_6,
      id_1,
      id_2,
      id_2,
      id_3
  );
endmodule
