{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 18 11:48:36 2011 " "Info: Processing started: Sat Jun 18 11:48:36 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"top\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|pll1 Cyclone IV E PLL " "Info: Implemented PLL \"altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[0\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[0\] port" {  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 30 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[1\] 2 3 0 0 " "Info: Implementing clock multiplication of 2, clock division of 3, and phase shift of 0 degrees (0 ps) for altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[1\] port" {  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 30 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[2\] 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[2\] port" {  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 30 2 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 36 2 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 19520 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 19522 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 19524 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 19526 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Info: Reading SDC File: 'top.sdc'" {  } {  } 0 0 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "Info: create_generated_clock -source \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "Info: create_generated_clock -source \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 3 -multiply_by 2 -duty_cycle 50.00 -name \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "Info: create_generated_clock -source \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info: Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 0 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_SCC_LOOP" "22 " "Warning: Found combinational loop of 22 nodes" { { "Warning" "WSTA_SCC_NODE" "ahb0\|Mux32~1\|combout " "Warning: Node \"ahb0\|Mux32~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~2\|dataa " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~2\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~2\|combout " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~3\|datab " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~3\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~3\|combout " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~3\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~0\|datac " "Warning: Node \"spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~0\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~0\|combout " "Warning: Node \"spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~1\|dataa " "Warning: Node \"spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~1\|combout " "Warning: Node \"spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|Mux33~0\|datab " "Warning: Node \"ahb0\|Mux33~0\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|Mux33~0\|combout " "Warning: Node \"ahb0\|Mux33~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~1\|datab " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~1\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~1\|combout " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~1\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~2\|datab " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~2\|datac " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~2\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~2\|datab " "Warning: Node \"spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~2\|datab\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~2\|combout " "Warning: Node \"spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector8~2\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~3\|datad " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~3\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector7~0\|datad " "Warning: Node \"spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector7~0\|datad\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector7~0\|combout " "Warning: Node \"spear_unit\|\\ena_amba:amba_unit\|ASM_0\|Selector7~0\|combout\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|\\comb:nhmaster\[1\]~3\|datac " "Warning: Node \"ahb0\|\\comb:nhmaster\[1\]~3\|datac\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WSTA_SCC_NODE" "ahb0\|Mux32~1\|dataa " "Warning: Node \"ahb0\|Mux32~1\|dataa\"" {  } {  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "../../../VHDL/amba_modules/grlib/amba/ahbctrl.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/VHDL/amba_modules/grlib/amba/ahbctrl.vhd" 340 -1 0 } } { "../../../VHDL/spear2_core/AMBA_AHBMasterStatemachine.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/VHDL/spear2_core/AMBA_AHBMasterStatemachine.vhd" 159 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Info: Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Info:   20.000 altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.000 altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Info:   30.000 altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Info:   20.000 altera_pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "Info:   20.000        clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1) " "Info: Automatically promoted node altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 36 2 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_pll:altera_pll_inst|altpll:altpll_component|altpll_imp2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 3314 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1) " "Info: Automatically promoted node altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 36 2 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_pll:altera_pll_inst|altpll:altpll_component|altpll_imp2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 3314 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1) " "Info: Automatically promoted node altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 36 2 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_pll:altera_pll_inst|altpll:altpll_component|altpll_imp2:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 3314 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spear:spear_unit\|ext_miniUART:ext_miniUART_unit\|RESET_EXT~0  " "Info: Automatically promoted node spear:spear_unit\|ext_miniUART:ext_miniUART_unit\|RESET_EXT~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { spear:spear_unit|ext_miniUART:ext_miniUART_unit|RESET_EXT~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 4369 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|pll1 clk\[1\] ltm_nclk~output " "Warning: PLL \"altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"ltm_nclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 30 2 0 } } { "altpll.tdf" "" { Text "/opt/altera-quartus-10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../VHDL/altera_pll.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/altera_pll.vhd" 155 0 0 } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 172 0 0 } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 52 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|pll1 clk\[2\] CAM_XCLKIN~output " "Warning: PLL \"altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"CAM_XCLKIN~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 30 2 0 } } { "altpll.tdf" "" { Text "/opt/altera-quartus-10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../VHDL/altera_pll.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/altera_pll.vhd" 155 0 0 } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 172 0 0 } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 58 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|pll1 clk\[2\] GPIO\[18\]~output " "Warning: PLL \"altera_pll:altera_pll_inst\|altpll:altpll_component\|altpll_imp2:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"GPIO\[18\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/altpll_imp2.tdf" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/db/altpll_imp2.tdf" 30 2 0 } } { "altpll.tdf" "" { Text "/opt/altera-quartus-10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../VHDL/altera_pll.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/altera_pll.vhd" 155 0 0 } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 172 0 0 } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 69 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Info: Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Info: Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X58_Y24 X68_Y36 " "Info: Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Info: Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 Cyclone IV E " "Warning: 52 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_STROBE 3.3-V LVTTL K28 " "Info: Pin CAM_STROBE uses I/O standard 3.3-V LVTTL at K28" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_STROBE } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_STROBE" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 64 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_STROBE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 322 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[0\] 3.3-V LVTTL W3 " "Info: Pin sd\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[0] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[0\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 177 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[1\] 3.3-V LVTTL W2 " "Info: Pin sd\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[1] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[1\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 178 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[2\] 3.3-V LVTTL V4 " "Info: Pin sd\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[2] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[2\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 179 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[3\] 3.3-V LVTTL W1 " "Info: Pin sd\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[3] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[3\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 180 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[4\] 3.3-V LVTTL V3 " "Info: Pin sd\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[4] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[4\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 181 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[5\] 3.3-V LVTTL V2 " "Info: Pin sd\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[5] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[5\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 182 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[6\] 3.3-V LVTTL V1 " "Info: Pin sd\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[6] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[6\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 183 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[7\] 3.3-V LVTTL U3 " "Info: Pin sd\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[7] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[7\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 184 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[8\] 3.3-V LVTTL Y3 " "Info: Pin sd\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[8] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[8\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 185 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[9\] 3.3-V LVTTL Y4 " "Info: Pin sd\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[9] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[9\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 186 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[10\] 3.3-V LVTTL AB1 " "Info: Pin sd\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[10] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[10\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 187 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[11\] 3.3-V LVTTL AA3 " "Info: Pin sd\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[11] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[11\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 188 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[12\] 3.3-V LVTTL AB2 " "Info: Pin sd\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[12] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[12\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 189 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[13\] 3.3-V LVTTL AC1 " "Info: Pin sd\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[13] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[13\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 190 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[14\] 3.3-V LVTTL AB3 " "Info: Pin sd\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[14] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[14\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 191 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[15\] 3.3-V LVTTL AC2 " "Info: Pin sd\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[15] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[15\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 192 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[16\] 3.3-V LVTTL M8 " "Info: Pin sd\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[16] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[16\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 193 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[17\] 3.3-V LVTTL L8 " "Info: Pin sd\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[17] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[17\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 194 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[18\] 3.3-V LVTTL P2 " "Info: Pin sd\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[18] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[18\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 195 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[19\] 3.3-V LVTTL N3 " "Info: Pin sd\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[19] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[19\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 196 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[20\] 3.3-V LVTTL N4 " "Info: Pin sd\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[20] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[20\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 197 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[21\] 3.3-V LVTTL M4 " "Info: Pin sd\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[21] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[21\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 198 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[22\] 3.3-V LVTTL M7 " "Info: Pin sd\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[22] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[22\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 199 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[23\] 3.3-V LVTTL L7 " "Info: Pin sd\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[23] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[23\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 200 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[24\] 3.3-V LVTTL U5 " "Info: Pin sd\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[24] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[24\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 201 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[25\] 3.3-V LVTTL R7 " "Info: Pin sd\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[25] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[25\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 202 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[26\] 3.3-V LVTTL R1 " "Info: Pin sd\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[26] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[26\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 203 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[27\] 3.3-V LVTTL R2 " "Info: Pin sd\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[27] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[27\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 204 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[28\] 3.3-V LVTTL R3 " "Info: Pin sd\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[28] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[28\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 205 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[29\] 3.3-V LVTTL T3 " "Info: Pin sd\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[29] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[29\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 206 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[30\] 3.3-V LVTTL U4 " "Info: Pin sd\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[30] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[30\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 207 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd\[31\] 3.3-V LVTTL U1 " "Info: Pin sd\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { sd[31] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "sd\[31\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 45 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { sd[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 208 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_SDATA 3.3-V LVTTL F26 " "Info: Pin CAM_SDATA uses I/O standard 3.3-V LVTTL at F26" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_SDATA } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_SDATA" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 61 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_SDATA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 319 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_PIXCLK 3.3-V LVTTL J28 " "Info: Pin CAM_PIXCLK uses I/O standard 3.3-V LVTTL at J28" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_PIXCLK } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_PIXCLK" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 57 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_PIXCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 315 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[11\] 3.3-V LVTTL M26 " "Info: Pin CAM_D\[11\] uses I/O standard 3.3-V LVTTL at M26" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[11] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[11\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 244 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[10\] 3.3-V LVTTL M25 " "Info: Pin CAM_D\[10\] uses I/O standard 3.3-V LVTTL at M25" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[10] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[10\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 243 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[9\] 3.3-V LVTTL H24 " "Info: Pin CAM_D\[9\] uses I/O standard 3.3-V LVTTL at H24" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[9] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[9\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 242 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[8\] 3.3-V LVTTL L24 " "Info: Pin CAM_D\[8\] uses I/O standard 3.3-V LVTTL at L24" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[8] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[8\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 241 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[7\] 3.3-V LVTTL H23 " "Info: Pin CAM_D\[7\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[7] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[7\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 240 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[6\] 3.3-V LVTTL L23 " "Info: Pin CAM_D\[6\] uses I/O standard 3.3-V LVTTL at L23" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[6] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[6\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 239 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[5\] 3.3-V LVTTL K22 " "Info: Pin CAM_D\[5\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[5] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[5\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 238 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[4\] 3.3-V LVTTL K26 " "Info: Pin CAM_D\[4\] uses I/O standard 3.3-V LVTTL at K26" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[4] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[4\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 237 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[3\] 3.3-V LVTTL K21 " "Info: Pin CAM_D\[3\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[3] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[3\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 236 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[2\] 3.3-V LVTTL K25 " "Info: Pin CAM_D\[2\] uses I/O standard 3.3-V LVTTL at K25" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[2] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[2\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 235 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[1\] 3.3-V LVTTL M28 " "Info: Pin CAM_D\[1\] uses I/O standard 3.3-V LVTTL at M28" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[1] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[1\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 234 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_D\[0\] 3.3-V LVTTL H26 " "Info: Pin CAM_D\[0\] uses I/O standard 3.3-V LVTTL at H26" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_D[0] } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_D\[0\]" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 66 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 233 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_LVAL 3.3-V LVTTL E26 " "Info: Pin CAM_LVAL uses I/O standard 3.3-V LVTTL at E26" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_LVAL } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_LVAL" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 59 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_LVAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 317 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CAM_FVAL 3.3-V LVTTL K27 " "Info: Pin CAM_FVAL uses I/O standard 3.3-V LVTTL at K27" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { CAM_FVAL } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "CAM_FVAL" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 65 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { CAM_FVAL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 323 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "db_clk 3.3-V LVTTL Y2 " "Info: Pin db_clk uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { db_clk } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "db_clk" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 29 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { db_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 300 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL M23 " "Info: Pin rst uses I/O standard 3.3-V LVTTL at M23" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { rst } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 30 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 301 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "D_RxD 3.3-V LVTTL G12 " "Info: Pin D_RxD uses I/O standard 3.3-V LVTTL at G12" {  } { { "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera-quartus-10.1sp1/quartus/linux/pin_planner.ppl" { D_RxD } } } { "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera-quartus-10.1sp1/quartus/linux/Assignment Editor.qase" 1 { { 0 "D_RxD" } } } } { "../VHDL/top.vhd" "" { Text "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/VHDL/top.vhd" 32 0 0 } } { "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera-quartus-10.1sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { D_RxD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/" { { 0 { 0 ""} 0 302 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/top.fit.smsg " "Info: Generated suppressed messages file /homes/c0725146/Desktop/HWSWCodesign/spear2-hwsw11/workspace/amba_hwsw/quartus/top.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Info: Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 18 11:51:05 2011 " "Info: Processing ended: Sat Jun 18 11:51:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Info: Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:10 " "Info: Total CPU time (on all processors): 00:03:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
