#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 12 15:23:27 2023
# Process ID: 24944
# Current directory: C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1444 C:\Users\user\Desktop\Image-Processing-master\Image-Processing-master\Final Project\VGA_1\VGA_1.xpr
# Log file: C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/vivado.log
# Journal file: C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.xpr}
update_compile_order -fileset sources_1
upgrade_ip -srcset image -vlnv xilinx.com:ip:blk_mem_gen:8.4 [get_ips  image] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips image] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci}]
export_ip_user_files -of_objects [get_files {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci}}] -directory {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.ip_user_files} -ipstatic_source_dir {C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.cache/compile_simlib/modelsim} {questa=C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.cache/compile_simlib/questa} {riviera=C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.cache/compile_simlib/riviera} {activehdl=C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset image
set_property top image [get_fileset image]
move_files -fileset [get_fileset image] [get_files -of_objects [get_fileset sources_1] {{C:/Users/user/Desktop/Image-Processing-master/Image-Processing-master/Final Project/VGA_1/VGA_1.srcs/sources_1/ip/image/image.xci}}]
launch_run image_synth_1
wait_on_run image_synth_1

launch_simulation
source vga_syncIndex.tcl
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
open_run impl_1
close_sim
