<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PER Firmware: common/phal_F4_F7/rcc/rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">PER Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bdd9a5d540de89e9fe90efdfc6973a4f.html">common</a></li><li class="navelem"><a class="el" href="dir_a828499ce5b3216570db528e38974466.html">phal_F4_F7</a></li><li class="navelem"><a class="el" href="dir_ca0569005e9160c8885651e059d864db.html">rcc</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">rcc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="phal__F4__F7_2rcc_2rcc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#ifndef _PHAL_RCC_H_</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="preprocessor">#define _PHAL_RCC_H_</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#include &quot;<a class="code" href="phal__F4__F7_8h.html">common/phal_F4_F7/phal_F4_F7.h</a>&quot;</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a6f4ca605cce4be908b761c7a5bb90692">   16</a></span><span class="preprocessor">#define HSE_CLOCK_RATE_HZ (16000000)</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a806f47f30aefdcc387743342ac78fe31">   18</a></span><span class="preprocessor">#define HSE_CLOCK_RATE_HZ_INVALID (1) </span><span class="comment">/* High Speed External oscilator value */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#ifndef HSE_CLOCK_RATE_HZ</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#define HSE_CLOCK_RATE_HZ HSE_CLOCK_RATE_HZ_INVALID </span><span class="comment">/* Define this in order to configure clocks to use the HSE clock */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#endif  </span><span class="comment">// HSE_CLOCK_RATE_HZ</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a931e4bece2bc8e45e95492702b1a79db">   23</a></span><span class="preprocessor">#define HSI_CLOCK_RATE_HZ (16000000)</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a2e83112285247a22f8b4caa6740395b4">   24</a></span><span class="preprocessor">#define MCO_OUT_PIN (8)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// RCC Constants</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#if defined(STM32F407xx)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#define RCC_MAX_VCO_RATE_HZ ((uint32_t) 432e6)</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define RCC_MIN_VCO_RATE_HZ ((uint32_t) 100e6)</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#define RCC_MIN_PLL_INPUT_DIVISOR (2U)</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#define RCC_MAX_PLL_INPUT_DIVISOR (63U)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define RCC_MIN_PLL_OUTPUT_MULTIPLIER (50U)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#define RCC_MAX_PLL_OUTPUT_MULTIPLIER (432U)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#define RCC_MAX_SYSCLK_TARGET_HZ (168000000)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#elif defined(STM32F732xx)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#define RCC_MAX_VCO_RATE_HZ ((uint32_t) 432e6)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#define RCC_MIN_VCO_RATE_HZ ((uint32_t) 100e6)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="preprocessor">#define RCC_MIN_PLL_INPUT_DIVISOR (2U)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="preprocessor">#define RCC_MAX_PLL_INPUT_DIVISOR (63U)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="preprocessor">#define RCC_MIN_PLL_OUTPUT_MULTIPLIER (50U)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="preprocessor">#define RCC_MAX_PLL_OUTPUT_MULTIPLIER (432U)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="preprocessor">#define RCC_MAX_SYSCLK_TARGET_HZ (216000000)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">#error &quot;Please define a MCU arch&quot;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="foldopen" id="foldopen00052" data-start="{" data-end="};">
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522">   52</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a2494f48d80ac9fbbf7caec4a450f6f8a">   53</a></span>    <a class="code hl_enumvalue" href="phal__L4_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a2494f48d80ac9fbbf7caec4a450f6f8a">PLL_SRC_HSI16</a>,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a90c35a70486e9eacb68fe3febf7dd078">   54</a></span>    <a class="code hl_enumvalue" href="phal__L4_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a90c35a70486e9eacb68fe3febf7dd078">PLL_SRC_HSE</a></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>} <a class="code hl_enumeration" href="phal__L4_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522">PLLSrc_t</a>;</div>
</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="foldopen" id="foldopen00057" data-start="{" data-end="};">
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0a">   57</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>{</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa694e3e4b34c7b22d64cda7c787ce5511">   59</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa694e3e4b34c7b22d64cda7c787ce5511">MCO1_SRC_HSI</a> = 0,</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa045de9f21f18b253cffa79b21754f137">   60</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa045de9f21f18b253cffa79b21754f137">MCO1_SRC_LSE</a> = 1,</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa92c11660c4125b6ad8e338a939a76ec8">   61</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa92c11660c4125b6ad8e338a939a76ec8">MCO1_SRC_HSE</a> = 2,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa953e0f629f671a6063e0f37bd1904cfd">   62</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa953e0f629f671a6063e0f37bd1904cfd">MCO1_SRC_PLL</a> = 3,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span> </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>} <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0a">MCO1Source_t</a>;</div>
</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="foldopen" id="foldopen00066" data-start="{" data-end="};">
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8f">   66</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>{</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa96e952f37018f93280090fbe8c39a620">   68</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa96e952f37018f93280090fbe8c39a620">MCO_DIV_NONE</a> = 0,</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fac4932e43c2d2836da911c0811a948853">   69</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fac4932e43c2d2836da911c0811a948853">MCO_DIV_2</a>    = 4,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa788d8c3f072ca9c1aa75491c7752a461">   70</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa788d8c3f072ca9c1aa75491c7752a461">MCO_DIV_3</a>    = 5,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa26dd3271d060d88212a702ce1348ade4">   71</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa26dd3271d060d88212a702ce1348ade4">MCO_DIV_4</a>    = 6,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa0cb031dded7d4efe9040dcea7dd29c36">   72</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa0cb031dded7d4efe9040dcea7dd29c36">MCO_DIV_5</a>    = 7</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>} <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8f">MCODivisor_t</a>;</div>
</div>
<div class="foldopen" id="foldopen00075" data-start="{" data-end="};">
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77">   75</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77a4dfb0fae3e479d88eb8896f98a36822a">   76</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77a4dfb0fae3e479d88eb8896f98a36822a">CLOCK_SOURCE_HSI</a> = 0,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77a83999f711affe9959bfc98c0dd47ed23">   77</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77a83999f711affe9959bfc98c0dd47ed23">CLOCK_SOURCE_HSE</a> = 1,</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>} <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77">ClockSrc_t</a>;</div>
</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="foldopen" id="foldopen00080" data-start="{" data-end="};">
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49">   80</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a9c3e48eac05c959c793f9d9a86d82227">   81</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a9c3e48eac05c959c793f9d9a86d82227">RCC_ERROR_AHB_INIT</a> = 0,</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ab3fefc812ac8cf0435db57882c01fa13">   82</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ab3fefc812ac8cf0435db57882c01fa13">RCC_ERROR_APB1_INIT</a> = 1,</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a535d43529a7ee91bc04cbe499eec565a">   83</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a535d43529a7ee91bc04cbe499eec565a">RCC_ERROR_APB2_INIT</a> = 2,</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8ecafd8427b2e0ccd9ac81f6d03bf57e">   84</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8ecafd8427b2e0ccd9ac81f6d03bf57e">RCC_ERROR_HSI_INIT</a> = 3,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ae1561336b193fd1af4c08f5475244a20">   85</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ae1561336b193fd1af4c08f5475244a20">RCC_ERROR_PLLSYS_INIT</a> = 4,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8110d7e9cdd461241fd2f3255736cb7e">   86</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8110d7e9cdd461241fd2f3255736cb7e">RCC_ERROR_PLLVCO_INIT</a> = 5,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a4c8f52a1fc27b2921fdf63639ccae65c">   87</a></span>    <a class="code hl_enumvalue" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a4c8f52a1fc27b2921fdf63639ccae65c">RCC_ERROR_HSE_INIT</a> = 6,</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>} <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49">RCCErrors_t</a>;</div>
</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="structClockRateConfig__t.html#aaca9dfb7526b6302669a469f1a1d8092">   91</a></span>    <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77">ClockSrc_t</a> <a class="code hl_variable" href="structClockRateConfig__t.html#aaca9dfb7526b6302669a469f1a1d8092">clock_source</a>;            <span class="comment">/* Use HSE or not */</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="structClockRateConfig__t.html#acac53bfa913d0aee434ec90f5acdc394">   92</a></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structClockRateConfig__t.html#acac53bfa913d0aee434ec90f5acdc394">use_pll</a>;                       <span class="comment">/* Use PLL or not */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    uint32_t  <a class="code hl_variable" href="structClockRateConfig__t.html#a4bcd01af800a1ff65cf10ee4c699dcf9">system_clock_target_hz</a>;   <span class="comment">/* System Core Clock rate */</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    uint32_t  <a class="code hl_variable" href="structClockRateConfig__t.html#adab496a2d868acbceaedfbfd335d23f8">ahb_clock_target_hz</a>;      <span class="comment">/* AHB clock rate target */</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    uint32_t  <a class="code hl_variable" href="structClockRateConfig__t.html#a29d43da9b57d20740f0e7d6dbe4b3144">apb1_clock_target_hz</a>;     <span class="comment">/* APB1 clock rate target */</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    uint32_t  <a class="code hl_variable" href="structClockRateConfig__t.html#a62f94ecec01cdf05a1f607668557fe0d">apb2_clock_target_hz</a>;     <span class="comment">/* APB2 clock rate target */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="comment">/* Only used for use_pll == true */</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522">PLLSrc_t</a> <a class="code hl_variable" href="structClockRateConfig__t.html#a7b80a70da3f019c97b3c28043c04710b">pll_src</a>;                   <span class="comment">/* Input source for PLL VCO */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    uint32_t <a class="code hl_variable" href="structClockRateConfig__t.html#a4039a07f33b4924b422fe5b318399698">vco_output_rate_target_hz</a>; <span class="comment">/* VCO output target rate */</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    uint32_t <a class="code hl_variable" href="structClockRateConfig__t.html#a91cd53f101a121f6780767521beab1a4">msi_output_rate_target_hz</a>; <span class="comment">/* Use if pll_src == MSI */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>} <a class="code hl_struct" href="structClockRateConfig__t.html">ClockRateConfig_t</a>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>uint8_t <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#a7e9d115c0ba7b71bc58eafed17751479">PHAL_configureClockRates</a>(<a class="code hl_struct" href="structClockRateConfig__t.html">ClockRateConfig_t</a>* <a class="code hl_variable" href="l4__testing_2daq_2daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a>);</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#ae8e3a1b142cf74b1b38984c805673cf5">PHAL_configurePLLVCO</a>(<a class="code hl_enumeration" href="phal__L4_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522">PLLSrc_t</a> pll_source, uint32_t vco_output_rate_target_hz);</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#abd0ea1bcc85ce9ff20dc37966d0286d0">PHAL_configurePLLSystemClock</a>(uint32_t system_clock_target_hz);</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#a29b119d6f21bf411f02442d651ac4ff9">PHAL_configureHSISystemClock</a>();</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#ac2cfc3641ee4abbb3480dc5f401a7235">PHAL_configureHSESystemClock</a>();</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#a1509d2e2c10b134bcc26f1465881db33">PHAL_configureAHBClock</a>(uint32_t ahb_clock_target_hz);</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#a0bbab857de2d2d1e08975dc977b68342">PHAL_configureAPB1Clock</a>(uint32_t apb1_clock_target_hz);</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#acb32cd6570e5e56268df32a141c188f0">PHAL_configureAPB2Clock</a>(uint32_t apb2_clock_target_hz);</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="keywordtype">void</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#af4ee0c309b609633dd82c31c95a11d61">PHAL_trimHSI</a>(uint8_t trim_val);</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="keywordtype">bool</span> <a class="code hl_function" href="phal__F4__F7_2rcc_2rcc_8h.html#aa3380d024468d5f414c910a81b965c58">PHAL_enableMCO1</a>(GPIO_TypeDef* bank, uint8_t pin, <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0a">MCO1Source_t</a> source, <a class="code hl_enumeration" href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8f">MCODivisor_t</a> division);</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#endif </span><span class="comment">// _PHAL_PLL_H_</span></div>
<div class="ttc" id="al4__testing_2daq_2daq_8c_html_a25ce4b69d296fc9a3324b494542c2420"><div class="ttname"><a href="l4__testing_2daq_2daq_8c.html#a25ce4b69d296fc9a3324b494542c2420">config</a></div><div class="ttdeci">config_t config</div><div class="ttdef"><b>Definition</b> daq.c:37</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a02e55ce66a310468cd5996a5769a1e77"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77">ClockSrc_t</a></div><div class="ttdeci">ClockSrc_t</div><div class="ttdef"><b>Definition</b> rcc.h:75</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a02e55ce66a310468cd5996a5769a1e77a4dfb0fae3e479d88eb8896f98a36822a"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77a4dfb0fae3e479d88eb8896f98a36822a">CLOCK_SOURCE_HSI</a></div><div class="ttdeci">@ CLOCK_SOURCE_HSI</div><div class="ttdef"><b>Definition</b> rcc.h:76</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a02e55ce66a310468cd5996a5769a1e77a83999f711affe9959bfc98c0dd47ed23"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a02e55ce66a310468cd5996a5769a1e77a83999f711affe9959bfc98c0dd47ed23">CLOCK_SOURCE_HSE</a></div><div class="ttdeci">@ CLOCK_SOURCE_HSE</div><div class="ttdef"><b>Definition</b> rcc.h:77</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a0bbab857de2d2d1e08975dc977b68342"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a0bbab857de2d2d1e08975dc977b68342">PHAL_configureAPB1Clock</a></div><div class="ttdeci">bool PHAL_configureAPB1Clock(uint32_t apb1_clock_target_hz)</div><div class="ttdoc">Configure APB1 Clock rate by modifying the APB1 prescaler value.</div><div class="ttdef"><b>Definition</b> rcc.c:270</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a1509d2e2c10b134bcc26f1465881db33"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a1509d2e2c10b134bcc26f1465881db33">PHAL_configureAHBClock</a></div><div class="ttdeci">bool PHAL_configureAHBClock(uint32_t ahb_clock_target_hz)</div><div class="ttdoc">Configure AHB Clock rate by modifying the AHB prescaler value.</div><div class="ttdef"><b>Definition</b> rcc.c:223</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a29b119d6f21bf411f02442d651ac4ff9"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a29b119d6f21bf411f02442d651ac4ff9">PHAL_configureHSISystemClock</a></div><div class="ttdeci">bool PHAL_configureHSISystemClock()</div><div class="ttdoc">Configure HSI CLK as the System Clock. SHOULD BE DONE BEFORE ANY OF THE AHB OR APB CLOCKS ARE CHANGED...</div><div class="ttdef"><b>Definition</b> rcc.c:194</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a378741c9da736e56ad4972e7bf27fd0a"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0a">MCO1Source_t</a></div><div class="ttdeci">MCO1Source_t</div><div class="ttdef"><b>Definition</b> rcc.h:58</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a378741c9da736e56ad4972e7bf27fd0aa045de9f21f18b253cffa79b21754f137"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa045de9f21f18b253cffa79b21754f137">MCO1_SRC_LSE</a></div><div class="ttdeci">@ MCO1_SRC_LSE</div><div class="ttdef"><b>Definition</b> rcc.h:60</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a378741c9da736e56ad4972e7bf27fd0aa694e3e4b34c7b22d64cda7c787ce5511"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa694e3e4b34c7b22d64cda7c787ce5511">MCO1_SRC_HSI</a></div><div class="ttdeci">@ MCO1_SRC_HSI</div><div class="ttdef"><b>Definition</b> rcc.h:59</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a378741c9da736e56ad4972e7bf27fd0aa92c11660c4125b6ad8e338a939a76ec8"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa92c11660c4125b6ad8e338a939a76ec8">MCO1_SRC_HSE</a></div><div class="ttdeci">@ MCO1_SRC_HSE</div><div class="ttdef"><b>Definition</b> rcc.h:61</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a378741c9da736e56ad4972e7bf27fd0aa953e0f629f671a6063e0f37bd1904cfd"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a378741c9da736e56ad4972e7bf27fd0aa953e0f629f671a6063e0f37bd1904cfd">MCO1_SRC_PLL</a></div><div class="ttdeci">@ MCO1_SRC_PLL</div><div class="ttdef"><b>Definition</b> rcc.h:62</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a60ed31989981f6f69b4f5363337cfd8f"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8f">MCODivisor_t</a></div><div class="ttdeci">MCODivisor_t</div><div class="ttdef"><b>Definition</b> rcc.h:67</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a60ed31989981f6f69b4f5363337cfd8fa0cb031dded7d4efe9040dcea7dd29c36"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa0cb031dded7d4efe9040dcea7dd29c36">MCO_DIV_5</a></div><div class="ttdeci">@ MCO_DIV_5</div><div class="ttdef"><b>Definition</b> rcc.h:72</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a60ed31989981f6f69b4f5363337cfd8fa26dd3271d060d88212a702ce1348ade4"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa26dd3271d060d88212a702ce1348ade4">MCO_DIV_4</a></div><div class="ttdeci">@ MCO_DIV_4</div><div class="ttdef"><b>Definition</b> rcc.h:71</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a60ed31989981f6f69b4f5363337cfd8fa788d8c3f072ca9c1aa75491c7752a461"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa788d8c3f072ca9c1aa75491c7752a461">MCO_DIV_3</a></div><div class="ttdeci">@ MCO_DIV_3</div><div class="ttdef"><b>Definition</b> rcc.h:70</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a60ed31989981f6f69b4f5363337cfd8fa96e952f37018f93280090fbe8c39a620"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fa96e952f37018f93280090fbe8c39a620">MCO_DIV_NONE</a></div><div class="ttdeci">@ MCO_DIV_NONE</div><div class="ttdef"><b>Definition</b> rcc.h:68</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a60ed31989981f6f69b4f5363337cfd8fac4932e43c2d2836da911c0811a948853"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a60ed31989981f6f69b4f5363337cfd8fac4932e43c2d2836da911c0811a948853">MCO_DIV_2</a></div><div class="ttdeci">@ MCO_DIV_2</div><div class="ttdef"><b>Definition</b> rcc.h:69</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_a7e9d115c0ba7b71bc58eafed17751479"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#a7e9d115c0ba7b71bc58eafed17751479">PHAL_configureClockRates</a></div><div class="ttdeci">uint8_t PHAL_configureClockRates(ClockRateConfig_t *config)</div><div class="ttdoc">Configure all AHB/APB/System clocks from the provided configuration.</div><div class="ttdef"><b>Definition</b> rcc.c:27</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_aa3380d024468d5f414c910a81b965c58"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#aa3380d024468d5f414c910a81b965c58">PHAL_enableMCO1</a></div><div class="ttdeci">bool PHAL_enableMCO1(GPIO_TypeDef *bank, uint8_t pin, MCO1Source_t source, MCODivisor_t division)</div><div class="ttdoc">Enable the Clock Out Pin 1 It is highly recommended to change this only after reset before enabling t...</div><div class="ttdef"><b>Definition</b> rcc.c:432</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49">RCCErrors_t</a></div><div class="ttdeci">RCCErrors_t</div><div class="ttdef"><b>Definition</b> rcc.h:80</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a4c8f52a1fc27b2921fdf63639ccae65c"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a4c8f52a1fc27b2921fdf63639ccae65c">RCC_ERROR_HSE_INIT</a></div><div class="ttdeci">@ RCC_ERROR_HSE_INIT</div><div class="ttdef"><b>Definition</b> rcc.h:87</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a535d43529a7ee91bc04cbe499eec565a"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a535d43529a7ee91bc04cbe499eec565a">RCC_ERROR_APB2_INIT</a></div><div class="ttdeci">@ RCC_ERROR_APB2_INIT</div><div class="ttdef"><b>Definition</b> rcc.h:83</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a8110d7e9cdd461241fd2f3255736cb7e"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8110d7e9cdd461241fd2f3255736cb7e">RCC_ERROR_PLLVCO_INIT</a></div><div class="ttdeci">@ RCC_ERROR_PLLVCO_INIT</div><div class="ttdef"><b>Definition</b> rcc.h:86</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a8ecafd8427b2e0ccd9ac81f6d03bf57e"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a8ecafd8427b2e0ccd9ac81f6d03bf57e">RCC_ERROR_HSI_INIT</a></div><div class="ttdeci">@ RCC_ERROR_HSI_INIT</div><div class="ttdef"><b>Definition</b> rcc.h:84</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49a9c3e48eac05c959c793f9d9a86d82227"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49a9c3e48eac05c959c793f9d9a86d82227">RCC_ERROR_AHB_INIT</a></div><div class="ttdeci">@ RCC_ERROR_AHB_INIT</div><div class="ttdef"><b>Definition</b> rcc.h:81</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49ab3fefc812ac8cf0435db57882c01fa13"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ab3fefc812ac8cf0435db57882c01fa13">RCC_ERROR_APB1_INIT</a></div><div class="ttdeci">@ RCC_ERROR_APB1_INIT</div><div class="ttdef"><b>Definition</b> rcc.h:82</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ab6f8f367c97e6af2cbbd58fed3d29e49ae1561336b193fd1af4c08f5475244a20"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ab6f8f367c97e6af2cbbd58fed3d29e49ae1561336b193fd1af4c08f5475244a20">RCC_ERROR_PLLSYS_INIT</a></div><div class="ttdeci">@ RCC_ERROR_PLLSYS_INIT</div><div class="ttdef"><b>Definition</b> rcc.h:85</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_abd0ea1bcc85ce9ff20dc37966d0286d0"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#abd0ea1bcc85ce9ff20dc37966d0286d0">PHAL_configurePLLSystemClock</a></div><div class="ttdeci">bool PHAL_configurePLLSystemClock(uint32_t system_clock_target_hz)</div><div class="ttdoc">Configure PLL CLK as the System Clock at the desired target frequency. SHOULD BE DONE BEFORE ANY OF T...</div><div class="ttdef"><b>Definition</b> rcc.c:142</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ac2cfc3641ee4abbb3480dc5f401a7235"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ac2cfc3641ee4abbb3480dc5f401a7235">PHAL_configureHSESystemClock</a></div><div class="ttdeci">bool PHAL_configureHSESystemClock()</div><div class="ttdoc">Configure HSE CLK as the System Clock. SHOULD BE DONE BEFORE ANY OF THE AHB OR APB CLOCKS ARE CHANGED...</div><div class="ttdef"><b>Definition</b> rcc.c:263</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_acb32cd6570e5e56268df32a141c188f0"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#acb32cd6570e5e56268df32a141c188f0">PHAL_configureAPB2Clock</a></div><div class="ttdeci">bool PHAL_configureAPB2Clock(uint32_t apb2_clock_target_hz)</div><div class="ttdoc">Configure APB1 Clock rate by modifying the APB2 prescaler value.</div><div class="ttdef"><b>Definition</b> rcc.c:305</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_adeb732f119f49950327326f5e4d20522"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522">PLLSrc_t</a></div><div class="ttdeci">PLLSrc_t</div><div class="ttdef"><b>Definition</b> rcc.h:52</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_ae8e3a1b142cf74b1b38984c805673cf5"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#ae8e3a1b142cf74b1b38984c805673cf5">PHAL_configurePLLVCO</a></div><div class="ttdeci">bool PHAL_configurePLLVCO(PLLSrc_t pll_source, uint32_t vco_output_rate_target_hz)</div><div class="ttdoc">Configure PLL VCO Clock rate The VCO clock is the input clock for the different PLL outputs....</div><div class="ttdef"><b>Definition</b> rcc.c:58</div></div>
<div class="ttc" id="aphal__F4__F7_2rcc_2rcc_8h_html_af4ee0c309b609633dd82c31c95a11d61"><div class="ttname"><a href="phal__F4__F7_2rcc_2rcc_8h.html#af4ee0c309b609633dd82c31c95a11d61">PHAL_trimHSI</a></div><div class="ttdeci">void PHAL_trimHSI(uint8_t trim_val)</div><div class="ttdoc">Trim the HSI clock 0 &lt;= trim_val &lt;= 31 17 = increase speed by ~0.2% 15 = decrease speed by ~0....</div><div class="ttdef"><b>Definition</b> rcc.c:423</div></div>
<div class="ttc" id="aphal__F4__F7_8h_html"><div class="ttname"><a href="phal__F4__F7_8h.html">phal_F4_F7.h</a></div></div>
<div class="ttc" id="aphal__L4_2rcc_2rcc_8h_html_adeb732f119f49950327326f5e4d20522"><div class="ttname"><a href="phal__L4_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522">PLLSrc_t</a></div><div class="ttdeci">PLLSrc_t</div><div class="ttdef"><b>Definition</b> rcc.h:27</div></div>
<div class="ttc" id="aphal__L4_2rcc_2rcc_8h_html_adeb732f119f49950327326f5e4d20522a2494f48d80ac9fbbf7caec4a450f6f8a"><div class="ttname"><a href="phal__L4_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a2494f48d80ac9fbbf7caec4a450f6f8a">PLL_SRC_HSI16</a></div><div class="ttdeci">@ PLL_SRC_HSI16</div><div class="ttdef"><b>Definition</b> rcc.h:29</div></div>
<div class="ttc" id="aphal__L4_2rcc_2rcc_8h_html_adeb732f119f49950327326f5e4d20522a90c35a70486e9eacb68fe3febf7dd078"><div class="ttname"><a href="phal__L4_2rcc_2rcc_8h.html#adeb732f119f49950327326f5e4d20522a90c35a70486e9eacb68fe3febf7dd078">PLL_SRC_HSE</a></div><div class="ttdeci">@ PLL_SRC_HSE</div><div class="ttdef"><b>Definition</b> rcc.h:30</div></div>
<div class="ttc" id="astructClockRateConfig__t_html"><div class="ttname"><a href="structClockRateConfig__t.html">ClockRateConfig_t</a></div><div class="ttdef"><b>Definition</b> rcc.h:40</div></div>
<div class="ttc" id="astructClockRateConfig__t_html_a29d43da9b57d20740f0e7d6dbe4b3144"><div class="ttname"><a href="structClockRateConfig__t.html#a29d43da9b57d20740f0e7d6dbe4b3144">ClockRateConfig_t::apb1_clock_target_hz</a></div><div class="ttdeci">uint32_t apb1_clock_target_hz</div><div class="ttdef"><b>Definition</b> rcc.h:44</div></div>
<div class="ttc" id="astructClockRateConfig__t_html_a4039a07f33b4924b422fe5b318399698"><div class="ttname"><a href="structClockRateConfig__t.html#a4039a07f33b4924b422fe5b318399698">ClockRateConfig_t::vco_output_rate_target_hz</a></div><div class="ttdeci">uint32_t vco_output_rate_target_hz</div><div class="ttdef"><b>Definition</b> rcc.h:49</div></div>
<div class="ttc" id="astructClockRateConfig__t_html_a4bcd01af800a1ff65cf10ee4c699dcf9"><div class="ttname"><a href="structClockRateConfig__t.html#a4bcd01af800a1ff65cf10ee4c699dcf9">ClockRateConfig_t::system_clock_target_hz</a></div><div class="ttdeci">uint32_t system_clock_target_hz</div><div class="ttdef"><b>Definition</b> rcc.h:42</div></div>
<div class="ttc" id="astructClockRateConfig__t_html_a62f94ecec01cdf05a1f607668557fe0d"><div class="ttname"><a href="structClockRateConfig__t.html#a62f94ecec01cdf05a1f607668557fe0d">ClockRateConfig_t::apb2_clock_target_hz</a></div><div class="ttdeci">uint32_t apb2_clock_target_hz</div><div class="ttdef"><b>Definition</b> rcc.h:45</div></div>
<div class="ttc" id="astructClockRateConfig__t_html_a7b80a70da3f019c97b3c28043c04710b"><div class="ttname"><a href="structClockRateConfig__t.html#a7b80a70da3f019c97b3c28043c04710b">ClockRateConfig_t::pll_src</a></div><div class="ttdeci">PLLSrc_t pll_src</div><div class="ttdef"><b>Definition</b> rcc.h:48</div></div>
<div class="ttc" id="astructClockRateConfig__t_html_a91cd53f101a121f6780767521beab1a4"><div class="ttname"><a href="structClockRateConfig__t.html#a91cd53f101a121f6780767521beab1a4">ClockRateConfig_t::msi_output_rate_target_hz</a></div><div class="ttdeci">uint32_t msi_output_rate_target_hz</div><div class="ttdef"><b>Definition</b> rcc.h:50</div></div>
<div class="ttc" id="astructClockRateConfig__t_html_aaca9dfb7526b6302669a469f1a1d8092"><div class="ttname"><a href="structClockRateConfig__t.html#aaca9dfb7526b6302669a469f1a1d8092">ClockRateConfig_t::clock_source</a></div><div class="ttdeci">ClockSrc_t clock_source</div><div class="ttdef"><b>Definition</b> rcc.h:91</div></div>
<div class="ttc" id="astructClockRateConfig__t_html_acac53bfa913d0aee434ec90f5acdc394"><div class="ttname"><a href="structClockRateConfig__t.html#acac53bfa913d0aee434ec90f5acdc394">ClockRateConfig_t::use_pll</a></div><div class="ttdeci">bool use_pll</div><div class="ttdef"><b>Definition</b> rcc.h:92</div></div>
<div class="ttc" id="astructClockRateConfig__t_html_adab496a2d868acbceaedfbfd335d23f8"><div class="ttname"><a href="structClockRateConfig__t.html#adab496a2d868acbceaedfbfd335d23f8">ClockRateConfig_t::ahb_clock_target_hz</a></div><div class="ttdeci">uint32_t ahb_clock_target_hz</div><div class="ttdef"><b>Definition</b> rcc.h:43</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2
</small></address>
</div><!-- doc-content -->
</body>
</html>
