C ISA2+poap+poprel+pocona
"PodWWAP Rfe PodRWPRel RfeRelCon PodRRConA FreAA"
Cycle=Rfe PodRWPRel RfeRelCon PodRRConA FreAA PodWWAP
Relax=
Safe=Rfe PodWW PodRW PodRR RfeRelCon FreAA
Prefetch=0:x=F,0:y=W,1:y=F,1:z=W,2:z=F,2:x=T
Com=Rf Rf Fr
Orig=PodWWAP Rfe PodRWPRel RfeRelCon PodRRConA FreAA

{}

P0 (volatile int* y,atomic_int* x) {
  atomic_store(x,1);
  *y = 1;
}

P1 (atomic_int* z,volatile int* y) {
  int r0 = *y;
  atomic_store_explicit(z,1,memory_order_release);
}

P2 (atomic_int* z,atomic_int* x) {
  int r0 = atomic_load_explicit(z,memory_order_consume);
  int r1 = atomic_load(x);
}

exists
(1:r0=1 /\ 2:r0=1 /\ 2:r1=0)
