cmake -S . -B build-sim
-- Configuring done (0.0s)
-- Generating done (0.1s)
-- Build files have been written to: /Users/firatkb/FPGA/fpga-core/build-sim
cmake --build build-sim
gmake[1]: Entering directory '/Users/firatkb/FPGA/fpga-core/build-sim'
[ 19%] Built target ALUTest
[ 39%] Built target Decoder_tb
[ 40%] Generating CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__DepSet_ha52909c1__0.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__DepSet_hd087e3b6__0.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__Slow.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__DepSet_ha52909c1__0__Slow.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__DepSet_hd087e3b6__0__Slow.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024unit__Slow.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024unit__DepSet_h2b9a9b91__0__Slow.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest__Trace__0.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest__Syms.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest__Trace__0__Slow.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest__TraceDecls__0__Slow.cpp, CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest.cmake
- V e r i l a t i o n   R e p o r t: Verilator 5.032 2025-01-01 rev UNKNOWN.REV
- Verilator: Built from 0.057 MB sources in 11 modules, into 0.216 MB in 12 C++ files needing 0.000 MB
- Verilator: Walltime 0.021 s (elab=0.001, cvt=0.010, bld=0.000); cpu 0.019 s on 1 threads
[ 41%] Generating CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest_copy.cmake
[ 42%] Building CXX object CMakeFiles/InstructionTest.dir/test/InstructionTest.cpp.o
[ 43%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest.cpp.o
[ 44%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__DepSet_ha52909c1__0.cpp.o
[ 45%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__DepSet_hd087e3b6__0.cpp.o
[ 46%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__Slow.cpp.o
[ 47%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__DepSet_ha52909c1__0__Slow.cpp.o
[ 48%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024root__DepSet_hd087e3b6__0__Slow.cpp.o
[ 50%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024unit__Slow.cpp.o
[ 51%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest___024unit__DepSet_h2b9a9b91__0__Slow.cpp.o
[ 52%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest__Trace__0.cpp.o
[ 53%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest__Syms.cpp.o
[ 54%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest__Trace__0__Slow.cpp.o
[ 55%] Building CXX object CMakeFiles/InstructionTest.dir/CMakeFiles/InstructionTest.dir/VInstructionTest.dir/VInstructionTest__TraceDecls__0__Slow.cpp.o
[ 56%] Linking CXX executable InstructionTest
[ 60%] Built target InstructionTest
[ 61%] Generating CMakeFiles/RegisterFile_tb.dir/VRegisterFile_tb.dir/VRegisterFile_tb_copy.cmake
[ 80%] Built target RegisterFile_tb
[ 81%] Generating CMakeFiles/register_file.dir/Vregister_file.dir/Vregister_file_copy.cmake
[100%] Built target register_file
gmake[1]: Leaving directory '/Users/firatkb/FPGA/fpga-core/build-sim'
cd mem_files && make && cd -
make[1]: Nothing to be done for `all'.
/Users/firatkb/FPGA/fpga-core
cd mem_files && make run-tests && cd -
Running rv32ui-p-bltu
Test name:                                                                                                                    rv32ui-p-bltu
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 35ns; walltime 0.010 s; speed 3.869 us/s
- Verilator: cpu 0.009 s on 1 threads; alloced 0 MB
Running rv32ui-p-xori
Test name:                                                                                                                    rv32ui-p-xori
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 24ns; walltime 0.005 s; speed 4.892 us/s
- Verilator: cpu 0.005 s on 1 threads; alloced 0 MB
Running rv32ui-p-blt
Test name:                                                                                                                     rv32ui-p-blt
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 32ns; walltime 0.007 s; speed 5.343 us/s
- Verilator: cpu 0.006 s on 1 threads; alloced 0 MB
Running rv32ui-p-add
Test name:                                                                                                                     rv32ui-p-add
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 50ns; walltime 0.009 s; speed 6.136 us/s
- Verilator: cpu 0.008 s on 1 threads; alloced 0 MB
Running rv32ui-p-and
Test name:                                                                                                                     rv32ui-p-and
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 52ns; walltime 0.009 s; speed 6.605 us/s
- Verilator: cpu 0.008 s on 1 threads; alloced 0 MB
Running rv32ui-p-srli
Test name:                                                                                                                    rv32ui-p-srli
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 28ns; walltime 0.005 s; speed 6.583 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 0 MB
Running rv32ui-p-sub
Test name:                                                                                                                     rv32ui-p-sub
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 49ns; walltime 0.007 s; speed 7.134 us/s
- Verilator: cpu 0.007 s on 1 threads; alloced 0 MB
Running rv32ui-p-sh
Test name:                                                                                                                      rv32ui-p-sh
DEBUG: 0
[SDM W] Doing write operation, write_addr=0004, write_data=000000aa
[SDM W] Doing write operation, write_addr=0006, write_data=ffffaa00
[SDM W] Doing write operation, write_addr=0008, write_data=beef0aa0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 11ns; walltime 0.003 s; speed 4.733 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-srai
Test name:                                                                                                                    rv32ui-p-srai
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 29ns; walltime 0.005 s; speed 6.756 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 0 MB
Running rv32ui-p-srl
Test name:                                                                                                                     rv32ui-p-srl
DEBUG: 0
Instruction: 01f00113
- test/InstructionTest.sv:122: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 100ns; walltime 0.014 s; speed 7.493 us/s
- Verilator: cpu 0.013 s on 1 threads; alloced 0 MB
Running rv32ui-p-ld_st
Test name:                                                                                                                   rv32ui-p-ld_st
DEBUG: 0
[SDM W] Doing write operation, write_addr=0004, write_data=ffffffdd
[SDM W] Doing write operation, write_addr=0004, write_data=ffffffdd
[SDM W] Doing write operation, write_addr=0005, write_data=ffffffcd
[SDM W] Doing write operation, write_addr=0005, write_data=ffffffcd
[SDM W] Doing write operation, write_addr=0006, write_data=ffffffcc
[SDM W] Doing write operation, write_addr=0006, write_data=ffffffcc
[SDM W] Doing write operation, write_addr=0007, write_data=ffffffbc
[SDM W] Doing write operation, write_addr=0007, write_data=ffffffbc
[SDM W] Doing write operation, write_addr=0008, write_data=ffffffbb
[SDM W] Doing write operation, write_addr=0008, write_data=ffffffbb
[SDM W] Doing write operation, write_addr=0009, write_data=ffffffab
[SDM W] Doing write operation, write_addr=0009, write_data=ffffffab
[SDM W] Doing write operation, write_addr=0004, write_data=00000033
[SDM W] Doing write operation, write_addr=0004, write_data=00000033
[SDM W] Doing write operation, write_addr=0005, write_data=00000023
[SDM W] Doing write operation, write_addr=0005, write_data=00000023
[SDM W] Doing write operation, write_addr=0006, write_data=00000022
[SDM W] Doing write operation, write_addr=0006, write_data=00000022
[SDM W] Doing write operation, write_addr=0007, write_data=00000012
[SDM W] Doing write operation, write_addr=0007, write_data=00000012
[SDM W] Doing write operation, write_addr=0008, write_data=00000011
[SDM W] Doing write operation, write_addr=0008, write_data=00000011
[SDM W] Doing write operation, write_addr=0009, write_data=00000001
[SDM W] Doing write operation, write_addr=0009, write_data=00000001
[SDM W] Doing write operation, write_addr=0004, write_data=00000033
[SDM W] Doing write operation, write_addr=0004, write_data=00000033
[SDM W] Doing write operation, write_addr=0005, write_data=00000023
[SDM W] Doing write operation, write_addr=0005, write_data=00000023
[SDM W] Doing write operation, write_addr=0006, write_data=00000022
[SDM W] Doing write operation, write_addr=0006, write_data=00000022
[SDM W] Doing write operation, write_addr=0007, write_data=00000012
[SDM W] Doing write operation, write_addr=0007, write_data=00000012
[SDM W] Doing write operation, write_addr=0008, write_data=00000011
[SDM W] Doing write operation, write_addr=0008, write_data=00000011
[SDM W] Doing write operation, write_addr=0009, write_data=00000001
[SDM W] Doing write operation, write_addr=0009, write_data=00000001
[SDM W] Doing write operation, write_addr=0004, write_data=aabbccdd
[SDM W] Doing write operation, write_addr=0004, write_data=aabbccdd
[SDM W] Doing write operation, write_addr=0008, write_data=daabbccd
[SDM W] Doing write operation, write_addr=0008, write_data=daabbccd
[SDM W] Doing write operation, write_addr=000c, write_data=ddaabbcc
[SDM W] Doing write operation, write_addr=000c, write_data=ddaabbcc
[SDM W] Doing write operation, write_addr=0010, write_data=cddaabbc
[SDM W] Doing write operation, write_addr=0010, write_data=cddaabbc
[SDM W] Doing write operation, write_addr=0014, write_data=ccddaabb
[SDM W] Doing write operation, write_addr=0014, write_data=ccddaabb
[SDM W] Doing write operation, write_addr=0018, write_data=bccddaab
[SDM W] Doing write operation, write_addr=0018, write_data=bccddaab
[SDM W] Doing write operation, write_addr=0004, write_data=00112233
[SDM W] Doing write operation, write_addr=0004, write_data=00112233
[SDM W] Doing write operation, write_addr=0008, write_data=30011223
[SDM W] Doing write operation, write_addr=0008, write_data=30011223
[SDM W] Doing write operation, write_addr=000c, write_data=33001122
[SDM W] Doing write operation, write_addr=000c, write_data=33001122
[SDM W] Doing write operation, write_addr=0010, write_data=23300112
[SDM W] Doing write operation, write_addr=0010, write_data=23300112
[SDM W] Doing write operation, write_addr=0014, write_data=22330011
[SDM W] Doing write operation, write_addr=0014, write_data=22330011
[SDM W] Doing write operation, write_addr=0018, write_data=12233001
[SDM W] Doing write operation, write_addr=0018, write_data=12233001
Instruction: 122333b7
- test/InstructionTest.sv:122: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 100ns; walltime 0.015 s; speed 7.118 us/s
- Verilator: cpu 0.014 s on 1 threads; alloced 0 MB
Running rv32ui-p-or
Test name:                                                                                                                      rv32ui-p-or
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 52ns; walltime 0.008 s; speed 7.074 us/s
- Verilator: cpu 0.007 s on 1 threads; alloced 0 MB
Running rv32ui-p-lbu
Test name:                                                                                                                     rv32ui-p-lbu
DEBUG: 0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 8ns; walltime 0.002 s; speed 4.972 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-bge
Test name:                                                                                                                     rv32ui-p-bge
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 34ns; walltime 0.005 s; speed 6.909 us/s
- Verilator: cpu 0.005 s on 1 threads; alloced 0 MB
Running rv32ui-p-lhu
Test name:                                                                                                                     rv32ui-p-lhu
DEBUG: 0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 8ns; walltime 0.002 s; speed 4.914 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-lh
Test name:                                                                                                                      rv32ui-p-lh
DEBUG: 0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 8ns; walltime 0.002 s; speed 5.121 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-jal
Test name:                                                                                                                     rv32ui-p-jal
DEBUG: 0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 8ns; walltime 0.002 s; speed 5.645 us/s
- Verilator: cpu 0.001 s on 1 threads; alloced 0 MB
Running rv32ui-p-slt
Test name:                                                                                                                     rv32ui-p-slt
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 49ns; walltime 0.007 s; speed 7.412 us/s
- Verilator: cpu 0.007 s on 1 threads; alloced 0 MB
Running rv32ui-p-bne
Test name:                                                                                                                     rv32ui-p-bne
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 32ns; walltime 0.005 s; speed 7.335 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 0 MB
Running rv32ui-p-sltiu
Test name:                                                                                                                   rv32ui-p-sltiu
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 27ns; walltime 0.004 s; speed 7.081 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 0 MB
Running rv32ui-p-beq
Test name:                                                                                                                     rv32ui-p-beq
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 32ns; walltime 0.005 s; speed 7.287 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 0 MB
Running rv32ui-p-slli
Test name:                                                                                                                    rv32ui-p-slli
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 27ns; walltime 0.004 s; speed 7.000 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 0 MB
Running rv32ui-p-slti
Test name:                                                                                                                    rv32ui-p-slti
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 27ns; walltime 0.004 s; speed 7.051 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 0 MB
Running rv32ui-p-sltu
Test name:                                                                                                                    rv32ui-p-sltu
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 49ns; walltime 0.007 s; speed 7.441 us/s
- Verilator: cpu 0.007 s on 1 threads; alloced 0 MB
Running rv32ui-p-fence_i
Test name:                                                                                                                 rv32ui-p-fence_i
DEBUG: 0
[SDM W] Doing write operation, write_addr=0008, write_data=000007e7
[SDM W] Doing write operation, write_addr=000a, write_data=00000000
Instruction: 00000000
- test/InstructionTest.sv:122: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 100ns; walltime 0.014 s; speed 7.756 us/s
- Verilator: cpu 0.013 s on 1 threads; alloced 0 MB
Running rv32ui-p-sb
Test name:                                                                                                                      rv32ui-p-sb
DEBUG: 0
[SDM W] Doing write operation, write_addr=0004, write_data=ffffffaa
[SDM W] Doing write operation, write_addr=0005, write_data=00000000
[SDM W] Doing write operation, write_addr=0006, write_data=ffffefa0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 11ns; walltime 0.003 s; speed 5.440 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-xor
Test name:                                                                                                                     rv32ui-p-xor
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 52ns; walltime 0.007 s; speed 7.526 us/s
- Verilator: cpu 0.007 s on 1 threads; alloced 0 MB
Running rv32ui-p-andi
Test name:                                                                                                                    rv32ui-p-andi
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 23ns; walltime 0.004 s; speed 7.010 us/s
- Verilator: cpu 0.003 s on 1 threads; alloced 0 MB
Running rv32ui-p-addi
Test name:                                                                                                                    rv32ui-p-addi
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 27ns; walltime 0.004 s; speed 7.100 us/s
- Verilator: cpu 0.004 s on 1 threads; alloced 0 MB
Running rv32ui-p-sw
Test name:                                                                                                                      rv32ui-p-sw
DEBUG: 0
[SDM W] Doing write operation, write_addr=0004, write_data=00aa00aa
[SDM W] Doing write operation, write_addr=0008, write_data=aa00aa00
[SDM W] Doing write operation, write_addr=000c, write_data=0aa00aa0
[SDM W] Doing write operation, write_addr=0010, write_data=a00aa00a
[SDM W] Doing write operation, write_addr=0014, write_data=00aa00aa
[SDM W] Doing write operation, write_addr=0018, write_data=aa00aa00
[SDM W] Doing write operation, write_addr=001c, write_data=0aa00aa0
[SDM W] Doing write operation, write_addr=0020, write_data=a00aa00a
[SDM W] Doing write operation, write_addr=0024, write_data=12345678
[SDM W] Doing write operation, write_addr=0028, write_data=58213098
[SDM W] Doing write operation, write_addr=0004, write_data=aabbccdd
[SDM W] Doing write operation, write_addr=0004, write_data=aabbccdd
[SDM W] Doing write operation, write_addr=0008, write_data=daabbccd
[SDM W] Doing write operation, write_addr=0008, write_data=daabbccd
[SDM W] Doing write operation, write_addr=000c, write_data=ddaabbcc
[SDM W] Doing write operation, write_addr=000c, write_data=ddaabbcc
[SDM W] Doing write operation, write_addr=0010, write_data=cddaabbc
[SDM W] Doing write operation, write_addr=0010, write_data=cddaabbc
[SDM W] Doing write operation, write_addr=0014, write_data=ccddaabb
[SDM W] Doing write operation, write_addr=0014, write_data=ccddaabb
[SDM W] Doing write operation, write_addr=0018, write_data=bccddaab
[SDM W] Doing write operation, write_addr=0018, write_data=bccddaab
[SDM W] Doing write operation, write_addr=0004, write_data=00112233
[SDM W] Doing write operation, write_addr=0004, write_data=00112233
[SDM W] Doing write operation, write_addr=0008, write_data=30011223
[SDM W] Doing write operation, write_addr=0008, write_data=30011223
[SDM W] Doing write operation, write_addr=000c, write_data=33001122
[SDM W] Doing write operation, write_addr=000c, write_data=33001122
[SDM W] Doing write operation, write_addr=0010, write_data=23300112
[SDM W] Doing write operation, write_addr=0010, write_data=23300112
[SDM W] Doing write operation, write_addr=0014, write_data=22330011
[SDM W] Doing write operation, write_addr=0014, write_data=22330011
[SDM W] Doing write operation, write_addr=0018, write_data=12233001
[SDM W] Doing write operation, write_addr=0018, write_data=12233001
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 55ns; walltime 0.008 s; speed 7.152 us/s
- Verilator: cpu 0.008 s on 1 threads; alloced 0 MB
Running rv32ui-p-auipc
Test name:                                                                                                                   rv32ui-p-auipc
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 9ns; walltime 0.002 s; speed 5.799 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-lui
Test name:                                                                                                                     rv32ui-p-lui
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 10ns; walltime 0.002 s; speed 5.801 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-simple
Test name:                                                                                                                  rv32ui-p-simple
DEBUG: 0
Instruction: 00000000
- test/InstructionTest.sv:122: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 100ns; walltime 0.013 s; speed 7.880 us/s
- Verilator: cpu 0.013 s on 1 threads; alloced 0 MB
Running rv32ui-p-ma_data
Test name:                                                                                                                 rv32ui-p-ma_data
DEBUG: 0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 8ns; walltime 0.002 s; speed 4.594 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-sra
Test name:                                                                                                                     rv32ui-p-sra
DEBUG: 0
Instruction: 00200293
- test/InstructionTest.sv:122: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 100ns; walltime 0.013 s; speed 7.589 us/s
- Verilator: cpu 0.013 s on 1 threads; alloced 0 MB
Running rv32ui-p-lb
Test name:                                                                                                                      rv32ui-p-lb
DEBUG: 0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 8ns; walltime 0.002 s; speed 4.932 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-bgeu
Test name:                                                                                                                    rv32ui-p-bgeu
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 37ns; walltime 0.005 s; speed 7.051 us/s
- Verilator: cpu 0.005 s on 1 threads; alloced 0 MB
Running rv32ui-p-lw
Test name:                                                                                                                      rv32ui-p-lw
DEBUG: 0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 8ns; walltime 0.002 s; speed 4.895 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-sll
Test name:                                                                                                                     rv32ui-p-sll
DEBUG: 0
Instruction: 00000393
- test/InstructionTest.sv:122: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 100ns; walltime 0.013 s; speed 7.626 us/s
- Verilator: cpu 0.013 s on 1 threads; alloced 0 MB
Running rv32ui-p-st_ld
Test name:                                                                                                                   rv32ui-p-st_ld
DEBUG: 0
[SDM W] Doing write operation, write_addr=0004, write_data=ffffffdd
[SDM W] Doing write operation, write_addr=0005, write_data=ffffffcd
[SDM W] Doing write operation, write_addr=0006, write_data=ffffffcc
[SDM W] Doing write operation, write_addr=0007, write_data=ffffffbc
[SDM W] Doing write operation, write_addr=0008, write_data=ffffffbb
[SDM W] Doing write operation, write_addr=0009, write_data=ffffffab
[SDM W] Doing write operation, write_addr=0004, write_data=00000033
[SDM W] Doing write operation, write_addr=0005, write_data=00000023
[SDM W] Doing write operation, write_addr=0006, write_data=00000022
[SDM W] Doing write operation, write_addr=0007, write_data=00000012
[SDM W] Doing write operation, write_addr=0008, write_data=00000011
[SDM W] Doing write operation, write_addr=0009, write_data=00000001
[SDM W] Doing write operation, write_addr=0004, write_data=00000033
[SDM W] Doing write operation, write_addr=0005, write_data=00000023
[SDM W] Doing write operation, write_addr=0006, write_data=00000022
[SDM W] Doing write operation, write_addr=0007, write_data=00000012
[SDM W] Doing write operation, write_addr=0008, write_data=00000011
[SDM W] Doing write operation, write_addr=0009, write_data=00000001
[SDM W] Doing write operation, write_addr=0004, write_data=aabbccdd
[SDM W] Doing write operation, write_addr=0008, write_data=daabbccd
[SDM W] Doing write operation, write_addr=000c, write_data=ddaabbcc
[SDM W] Doing write operation, write_addr=0010, write_data=cddaabbc
[SDM W] Doing write operation, write_addr=0014, write_data=ccddaabb
[SDM W] Doing write operation, write_addr=0018, write_data=bccddaab
[SDM W] Doing write operation, write_addr=0004, write_data=00112233
[SDM W] Doing write operation, write_addr=0008, write_data=30011223
[SDM W] Doing write operation, write_addr=000c, write_data=33001122
[SDM W] Doing write operation, write_addr=0010, write_data=23300112
[SDM W] Doing write operation, write_addr=0014, write_data=22330011
[SDM W] Doing write operation, write_addr=0018, write_data=12233001
[SDM W] Doing write operation, write_addr=0004, write_data=ffffccdd
[SDM W] Doing write operation, write_addr=0006, write_data=ffffbccd
[SDM W] Doing write operation, write_addr=0008, write_data=ffffbbcc
[SDM W] Doing write operation, write_addr=000a, write_data=ffffabbc
[SDM W] Doing write operation, write_addr=000c, write_data=ffffaabb
[SDM W] Doing write operation, write_addr=000e, write_data=ffffdaab
Instruction: ffffe3b7
- test/InstructionTest.sv:122: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 100ns; walltime 0.014 s; speed 7.387 us/s
- Verilator: cpu 0.014 s on 1 threads; alloced 0 MB
Running rv32ui-p-jalr
Test name:                                                                                                                    rv32ui-p-jalr
DEBUG: 0
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 8ns; walltime 0.002 s; speed 5.151 us/s
- Verilator: cpu 0.002 s on 1 threads; alloced 0 MB
Running rv32ui-p-ori
Test name:                                                                                                                     rv32ui-p-ori
DEBUG: 0
PASS
- test/InstructionTest.sv:112: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 24ns; walltime 0.004 s; speed 7.043 us/s
- Verilator: cpu 0.003 s on 1 threads; alloced 0 MB
/Users/firatkb/FPGA/fpga-core
