use work.opc5_pack.all;

library IEEE;
use IEEE.std_logic_1164.all;

entity opc5_bustest is 
	generic (n: integer:=4);
	port (
		SW:in opc5_logic_vector(n-1 downto 0);
		clk:in std_logic;
		clear:in std_logic;
		LEDR:out  opc5_logic_vector(n-1 downto 0)
		);
		
architecture blv of opc_bustest is 

component reg_gen_opc5 
	generic (n: integer:=4);
	port (
	d:in opc5_logic_vector(n-1 downto 0);
	q:out opc5_logic_vector(n-1 downto 0);
	clk,clear:in std_logic
	);
end entity;