
*** Running vivado
    with args -log sistemaPO_PC.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistemaPO_PC.tcl


ECHO disattivato.
ECHO disattivato.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sistemaPO_PC.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 494.301 ; gain = 220.414
Command: synth_design -top sistemaPO_PC -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.113 ; gain = 408.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistemaPO_PC' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd:18]
INFO: [Synth 8-638] synthesizing module 'Control_unit' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Control_unit.vhd:18]
WARNING: [Synth 8-614] signal 'count' is read in the process but is not in the sensitivity list [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Control_unit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'Control_unit' (0#1) [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Control_unit.vhd:18]
INFO: [Synth 8-638] synthesizing module 'cont_mod16' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/Progetto_ASDI/Contatore_cronometro/Contatore_cronometro.srcs/sources_1/new/contatore.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'cont_mod16' (0#1) [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/Progetto_ASDI/Contatore_cronometro/Contatore_cronometro.srcs/sources_1/new/contatore.vhd:13]
INFO: [Synth 8-638] synthesizing module 'Sistema_ROM_M' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/Progetto_ASDI/Sistema_ROM_M_onBoard/Sistema_ROM_M_onBoard.srcs/sources_1/new/Sistema_ROM_M.vhd:14]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.srcs/sources_1/imports/sources_1/new/ROM.vhd:7' bound to instance 'ROM_16' of component 'ROM' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/Progetto_ASDI/Sistema_ROM_M_onBoard/Sistema_ROM_M_onBoard.srcs/sources_1/new/Sistema_ROM_M.vhd:43]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.srcs/sources_1/imports/sources_1/new/ROM.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ROM' (0#1) [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.srcs/sources_1/imports/sources_1/new/ROM.vhd:16]
INFO: [Synth 8-3491] module 'RCA_Nbit' declared at 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:5' bound to instance 'RCA_M' of component 'RCA_Nbit' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/Progetto_ASDI/Sistema_ROM_M_onBoard/Sistema_ROM_M_onBoard.srcs/sources_1/new/Sistema_ROM_M.vhd:51]
INFO: [Synth 8-638] synthesizing module 'RCA_Nbit' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:18]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'myFA' declared at 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_0' of component 'myFA' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:44]
INFO: [Synth 8-638] synthesizing module 'myFA' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'myFA' (0#1) [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:48]
INFO: [Synth 8-3491] module 'myFA' declared at 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:57]
INFO: [Synth 8-3491] module 'myFA' declared at 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:57]
INFO: [Synth 8-3491] module 'myFA' declared at 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/FA.vhd:37' bound to instance 'FA_comp' of component 'myFA' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'RCA_Nbit' (0#1) [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/VIVADO-PROJECTS/RCA_generate/RCA_generate.srcs/sources_1/imports/new/RCA_Nbit.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'Sistema_ROM_M' (0#1) [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/Progetto_ASDI/Sistema_ROM_M_onBoard/Sistema_ROM_M_onBoard.srcs/sources_1/new/Sistema_ROM_M.vhd:14]
INFO: [Synth 8-638] synthesizing module 'mem_out' [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/Progetto_ASDI/Cronometro_onDisplay/Cronometro_onDisplay.srcs/sources_1/imports/new/registro_switch.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mem_out' (0#1) [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/Progetto_ASDI/Cronometro_onDisplay/Cronometro_onDisplay.srcs/sources_1/imports/new/registro_switch.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.srcs/sources_1/imports/sources_1/new/ButtonDebouncer.vhd:46]
INFO: [Synth 8-226] default block is never used [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.srcs/sources_1/imports/sources_1/new/ButtonDebouncer.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (0#1) [C:/Users/ladyc/Desktop/ASDI/VIVADO-PROJECTS/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.srcs/sources_1/imports/sources_1/new/ButtonDebouncer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'sistemaPO_PC' (0#1) [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1412.105 ; gain = 501.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1412.105 ; gain = 501.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1412.105 ; gain = 501.031
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1412.105 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ladyc/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/ladyc/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ladyc/Downloads/digilent-xdc-master/digilent-xdc-master/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sistemaPO_PC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sistemaPO_PC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1506.797 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stato_corrente_reg' in module 'Control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'BTN_state_reg' in module 'ButtonDebouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
              read_state |                           000010 |                              001
                 ok_read |                           000100 |                              010
             write_state |                           001000 |                              011
                    stop |                           010000 |                              100
             count_state |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stato_corrente_reg' using encoding 'one-hot' in module 'Control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             not_pressed |                               00 |                               00
             chk_pressed |                               01 |                               01
                 pressed |                               10 |                               10
         chk_not_pressed |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'BTN_state_reg' using encoding 'sequential' in module 'ButtonDebouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 17    
	                1 Bit    Registers := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 16    
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ROM_M/ROM_16/DATA_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     8|
|3     |LUT1     |     1|
|4     |LUT2     |     7|
|5     |LUT3     |     5|
|6     |LUT4     |    10|
|7     |LUT5     |    22|
|8     |LUT6     |    19|
|9     |MUXF7    |     8|
|10    |MUXF8    |     4|
|11    |RAMB18E1 |     1|
|12    |FDRE     |   108|
|13    |FDSE     |     1|
|14    |IBUF     |     3|
|15    |OBUF     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.797 ; gain = 595.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1506.797 ; gain = 501.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1506.797 ; gain = 595.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1506.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1506.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7df8fa34
INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1506.797 ; gain = 1012.496
INFO: [Common 17-1381] The checkpoint 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.runs/synth_1/sistemaPO_PC.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistemaPO_PC_utilization_synth.rpt -pb sistemaPO_PC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  7 13:45:28 2025...
