## Async FIFO and AXI Stream
This is verilog design of asynchronous fifo with axi stream. Data is written fifo at write clock domain and at the read clock domain, data is transmitted using axi stream interface. 
