 
****************************************
Report : timing
        -path full
        -delay min
        -nets
        -max_paths 50
        -capacitance
Design : fetch
Version: T-2022.03-SP3
Date   : Tue Jun  6 21:41:04 2023
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: inst_valid_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U237/ZN (NOR2_X1)                                  0.01       0.11 f
  N70 (net)                      1         1.34      0.00       0.11 f
  inst_valid_o_reg/D (DFF_X1)                        0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_valid_o_reg/CK (DFF_X1)                       0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U273/ZN (NOR2_X1)                                  0.01       0.11 f
  N36 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[30]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[30]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U272/ZN (NOR2_X1)                                  0.01       0.11 f
  N35 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[29]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[29]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U271/ZN (NOR2_X1)                                  0.01       0.11 f
  N34 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[28]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[28]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U270/ZN (NOR2_X1)                                  0.01       0.11 f
  N33 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[27]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[27]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U267/ZN (NOR2_X1)                                  0.01       0.11 f
  N30 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[24]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[24]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U266/ZN (NOR2_X1)                                  0.01       0.11 f
  N29 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[23]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[23]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U264/ZN (NOR2_X1)                                  0.01       0.11 f
  N26 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[20]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[20]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U263/ZN (NOR2_X1)                                  0.01       0.11 f
  N25 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[19]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[19]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U261/ZN (NOR2_X1)                                  0.01       0.11 f
  N22 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[16]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[16]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U260/ZN (NOR2_X1)                                  0.01       0.11 f
  N21 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[15]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[15]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U258/ZN (NOR2_X1)                                  0.01       0.11 f
  N18 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[12]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[12]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U257/ZN (NOR2_X1)                                  0.01       0.11 f
  N17 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[11]/D (DFF_X1)                            0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[11]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U256/ZN (NOR2_X1)                                  0.01       0.11 f
  N14 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[8]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[8]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U255/ZN (NOR2_X1)                                  0.01       0.11 f
  N13 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[7]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[7]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U253/ZN (NOR2_X1)                                  0.01       0.11 f
  N10 (net)                      1         1.34      0.00       0.11 f
  pc_o_reg[4]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[4]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U252/ZN (NOR2_X1)                                  0.01       0.11 f
  N9 (net)                       1         1.34      0.00       0.11 f
  pc_o_reg[3]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[3]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: reset_i (input port clocked by clk_i)
  Endpoint: pc_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                                       0.00       0.10 r
  reset_i (net)                 21         0.00      0.00       0.10 r
  U251/ZN (NOR2_X1)                                  0.01       0.11 f
  N8 (net)                       1         1.34      0.00       0.11 f
  pc_o_reg[2]/D (DFF_X1)                             0.01       0.11 f
  data arrival time                                             0.11

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[2]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.11
  ---------------------------------------------------------------------
  slack (MET)                                                   0.09


  Startpoint: br_dest[1] (input port clocked by clk_i)
  Endpoint: pc_reg[1] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[1] (in)                                    0.01       0.11 r
  br_dest[1] (net)               1         1.94      0.00       0.11 r
  U225/ZN (AOI22_X1)                                 0.04       0.15 f
  n87 (net)                      1         1.79      0.00       0.15 f
  U189/ZN (INV_X1)                                   0.04       0.19 r
  n2 (net)                       1         1.42      0.00       0.19 r
  pc_reg[1]/D (DFF_X1)                               0.01       0.20 r
  data arrival time                                             0.20

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[1]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.20
  ---------------------------------------------------------------------
  slack (MET)                                                   0.14


  Startpoint: br_dest[0] (input port clocked by clk_i)
  Endpoint: pc_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[0] (in)                                    0.01       0.11 r
  br_dest[0] (net)               1         1.94      0.00       0.11 r
  U224/ZN (AOI22_X1)                                 0.04       0.15 f
  n84 (net)                      1         1.79      0.00       0.15 f
  U188/ZN (INV_X1)                                   0.04       0.19 r
  n1 (net)                       1         1.42      0.00       0.19 r
  pc_reg[0]/D (DFF_X1)                               0.01       0.20 r
  data arrival time                                             0.20

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[0]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.20
  ---------------------------------------------------------------------
  slack (MET)                                                   0.14


  Startpoint: br_dest[31]
              (input port clocked by clk_i)
  Endpoint: pc_reg[31] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[31] (in)                                   0.01       0.11 r
  br_dest[31] (net)              1         1.95      0.00       0.11 r
  U405/ZN (AOI22_X1)                                 0.04       0.15 f
  n207 (net)                     1         1.76      0.00       0.15 f
  U406/ZN (OAI21_X1)                                 0.06       0.20 r
  n32 (net)                      1         1.42      0.00       0.20 r
  pc_reg[31]/D (DFF_X1)                              0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[31]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: br_dest[30]
              (input port clocked by clk_i)
  Endpoint: pc_reg[30] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[30] (in)                                   0.01       0.11 r
  br_dest[30] (net)              1         1.95      0.00       0.11 r
  U401/ZN (AOI22_X1)                                 0.04       0.15 f
  n201 (net)                     1         1.76      0.00       0.15 f
  U402/ZN (OAI21_X1)                                 0.06       0.20 r
  n31 (net)                      1         1.42      0.00       0.20 r
  pc_reg[30]/D (DFF_X1)                              0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[30]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: br_dest[27]
              (input port clocked by clk_i)
  Endpoint: pc_reg[27] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[27] (in)                                   0.01       0.11 r
  br_dest[27] (net)              1         1.95      0.00       0.11 r
  U388/ZN (AOI22_X1)                                 0.04       0.15 f
  n188 (net)                     1         1.76      0.00       0.15 f
  U389/ZN (OAI21_X1)                                 0.06       0.20 r
  n28 (net)                      1         1.42      0.00       0.20 r
  pc_reg[27]/D (DFF_X1)                              0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[27]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: br_dest[23]
              (input port clocked by clk_i)
  Endpoint: pc_reg[23] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[23] (in)                                   0.01       0.11 r
  br_dest[23] (net)              1         1.95      0.00       0.11 r
  U370/ZN (AOI22_X1)                                 0.04       0.15 f
  n173 (net)                     1         1.76      0.00       0.15 f
  U371/ZN (OAI21_X1)                                 0.06       0.20 r
  n24 (net)                      1         1.42      0.00       0.20 r
  pc_reg[23]/D (DFF_X1)                              0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[23]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: br_dest[19]
              (input port clocked by clk_i)
  Endpoint: pc_reg[19] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[19] (in)                                   0.01       0.11 r
  br_dest[19] (net)              1         1.95      0.00       0.11 r
  U352/ZN (AOI22_X1)                                 0.04       0.15 f
  n159 (net)                     1         1.76      0.00       0.15 f
  U353/ZN (OAI21_X1)                                 0.06       0.20 r
  n20 (net)                      1         1.42      0.00       0.20 r
  pc_reg[19]/D (DFF_X1)                              0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[19]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: br_dest[15]
              (input port clocked by clk_i)
  Endpoint: pc_reg[15] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[15] (in)                                   0.01       0.11 r
  br_dest[15] (net)              1         1.95      0.00       0.11 r
  U334/ZN (AOI22_X1)                                 0.04       0.15 f
  n145 (net)                     1         1.76      0.00       0.15 f
  U335/ZN (OAI21_X1)                                 0.06       0.20 r
  n16 (net)                      1         1.42      0.00       0.20 r
  pc_reg[15]/D (DFF_X1)                              0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[15]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: br_dest[11]
              (input port clocked by clk_i)
  Endpoint: pc_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[11] (in)                                   0.01       0.11 r
  br_dest[11] (net)              1         1.95      0.00       0.11 r
  U316/ZN (AOI22_X1)                                 0.04       0.15 f
  n131 (net)                     1         1.76      0.00       0.15 f
  U317/ZN (OAI21_X1)                                 0.06       0.20 r
  n12 (net)                      1         1.42      0.00       0.20 r
  pc_reg[11]/D (DFF_X1)                              0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[11]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: br_dest[7] (input port clocked by clk_i)
  Endpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  br_dest[7] (in)                                    0.01       0.11 r
  br_dest[7] (net)               1         1.95      0.00       0.11 r
  U298/ZN (AOI22_X1)                                 0.04       0.15 f
  n117 (net)                     1         1.76      0.00       0.15 f
  U299/ZN (OAI21_X1)                                 0.06       0.20 r
  n8 (net)                       1         1.42      0.00       0.20 r
  pc_reg[7]/D (DFF_X1)                               0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[7]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[28]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[28] (in)                               0.02       0.12 r
  imem_inst_i[28] (net)          2         3.14      0.00       0.12 r
  U245/ZN (AND2_X1)                                  0.08       0.20 r
  N66 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[28]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[28]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[24]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[24] (in)                               0.02       0.12 r
  imem_inst_i[24] (net)          2         3.14      0.00       0.12 r
  U241/ZN (AND2_X1)                                  0.08       0.20 r
  N62 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[24]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[24]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[20]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[20] (in)                               0.02       0.12 r
  imem_inst_i[20] (net)          2         3.14      0.00       0.12 r
  U212/ZN (AND2_X1)                                  0.08       0.20 r
  N58 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[20]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[20]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[16]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[16] (in)                               0.02       0.12 r
  imem_inst_i[16] (net)          2         3.14      0.00       0.12 r
  U215/ZN (AND2_X1)                                  0.08       0.20 r
  N54 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[16]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[16]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[12]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[12] (in)                               0.02       0.12 r
  imem_inst_i[12] (net)          2         3.14      0.00       0.12 r
  U206/ZN (AND2_X1)                                  0.08       0.20 r
  N50 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[12]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[12]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[8]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[8] (in)                                0.02       0.12 r
  imem_inst_i[8] (net)           2         3.14      0.00       0.12 r
  U213/ZN (AND2_X1)                                  0.08       0.20 r
  N46 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[8]/D (DFF_X1)                           0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[8]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[4]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[4] (in)                                0.02       0.12 r
  imem_inst_i[4] (net)           2         3.14      0.00       0.12 r
  U208/ZN (AND2_X1)                                  0.08       0.20 r
  N42 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[4]/D (DFF_X1)                           0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[4]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[0]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[0] (in)                                0.02       0.12 r
  imem_inst_i[0] (net)           2         3.14      0.00       0.12 r
  U210/ZN (AND2_X1)                                  0.08       0.20 r
  N38 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[0]/D (DFF_X1)                           0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[0]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[29]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[29] (in)                               0.02       0.12 r
  imem_inst_i[29] (net)          2         3.17      0.00       0.12 r
  U246/ZN (AND2_X1)                                  0.08       0.20 r
  N67 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[29]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[29]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[25]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[25]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[25] (in)                               0.02       0.12 r
  imem_inst_i[25] (net)          2         3.17      0.00       0.12 r
  U242/ZN (AND2_X1)                                  0.08       0.20 r
  N63 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[25]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[25]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[21]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[21]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[21] (in)                               0.02       0.12 r
  imem_inst_i[21] (net)          2         3.17      0.00       0.12 r
  U202/ZN (AND2_X1)                                  0.08       0.20 r
  N59 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[21]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[21]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[17]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[17]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[17] (in)                               0.02       0.12 r
  imem_inst_i[17] (net)          2         3.17      0.00       0.12 r
  U201/ZN (AND2_X1)                                  0.08       0.20 r
  N55 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[17]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[17]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[13]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[13]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[13] (in)                               0.02       0.12 r
  imem_inst_i[13] (net)          2         3.17      0.00       0.12 r
  U200/ZN (AND2_X1)                                  0.08       0.20 r
  N51 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[13]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[13]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[9]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[9]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[9] (in)                                0.02       0.12 r
  imem_inst_i[9] (net)           2         3.17      0.00       0.12 r
  U196/ZN (AND2_X1)                                  0.08       0.20 r
  N47 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[9]/D (DFF_X1)                           0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[9]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[5]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[5]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[5] (in)                                0.02       0.12 r
  imem_inst_i[5] (net)           2         3.17      0.00       0.12 r
  U204/ZN (AND2_X1)                                  0.08       0.20 r
  N43 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[5]/D (DFF_X1)                           0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[5]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[1]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[1] (in)                                0.02       0.12 r
  imem_inst_i[1] (net)           2         3.17      0.00       0.12 r
  U238/ZN (AND2_X1)                                  0.08       0.20 r
  N39 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[1]/D (DFF_X1)                           0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[1]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[22]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[22]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[22] (in)                               0.02       0.12 r
  imem_inst_i[22] (net)          2         3.19      0.00       0.12 r
  U239/ZN (AND2_X1)                                  0.08       0.20 r
  N60 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[22]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[22]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[18]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[18] (in)                               0.02       0.12 r
  imem_inst_i[18] (net)          2         3.19      0.00       0.12 r
  U209/ZN (AND2_X1)                                  0.08       0.20 r
  N56 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[18]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[18]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[14]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[14] (in)                               0.02       0.12 r
  imem_inst_i[14] (net)          2         3.19      0.00       0.12 r
  U207/ZN (AND2_X1)                                  0.08       0.20 r
  N52 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[14]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[14]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[10]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[10] (in)                               0.02       0.12 r
  imem_inst_i[10] (net)          2         3.19      0.00       0.12 r
  U214/ZN (AND2_X1)                                  0.08       0.20 r
  N48 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[10]/D (DFF_X1)                          0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[10]/CK (DFF_X1)                         0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[6]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[6]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[6] (in)                                0.02       0.12 r
  imem_inst_i[6] (net)           2         3.19      0.00       0.12 r
  U205/ZN (AND2_X1)                                  0.08       0.20 r
  N44 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[6]/D (DFF_X1)                           0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[6]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: imem_inst_i[2]
              (input port clocked by clk_i)
  Endpoint: inst_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Inputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  imem_inst_i[2] (in)                                0.02       0.12 r
  imem_inst_i[2] (net)           2         3.19      0.00       0.12 r
  U211/ZN (AND2_X1)                                  0.08       0.20 r
  N40 (net)                      1         1.42      0.00       0.20 r
  inst_o_reg[2]/D (DFF_X1)                           0.01       0.21 r
  data arrival time                                             0.21

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_o_reg[2]/CK (DFF_X1)                          0.00       0.01 r
  library hold time                                  0.04       0.05
  data required time                                            0.05
  ---------------------------------------------------------------------
  data required time                                            0.05
  data arrival time                                            -0.21
  ---------------------------------------------------------------------
  slack (MET)                                                   0.15


  Startpoint: pc_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[15] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[15]/CK (DFF_X1)                           0.00       0.00 r
  pc_o_reg[15]/Q (DFF_X1)                            0.27       0.27 f
  pc_o[15] (net)                 1        25.00      0.00       0.27 f
  pc_o[15] (out)                                     0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[14] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[14]/CK (DFF_X1)                           0.00       0.00 r
  pc_o_reg[14]/Q (DFF_X1)                            0.27       0.27 f
  pc_o[14] (net)                 1        25.00      0.00       0.27 f
  pc_o[14] (out)                                     0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[13] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[13]/CK (DFF_X1)                           0.00       0.00 r
  pc_o_reg[13]/Q (DFF_X1)                            0.27       0.27 f
  pc_o[13] (net)                 1        25.00      0.00       0.27 f
  pc_o[13] (out)                                     0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[12] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[12]/CK (DFF_X1)                           0.00       0.00 r
  pc_o_reg[12]/Q (DFF_X1)                            0.27       0.27 f
  pc_o[12] (net)                 1        25.00      0.00       0.27 f
  pc_o[12] (out)                                     0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[11] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[11]/CK (DFF_X1)                           0.00       0.00 r
  pc_o_reg[11]/Q (DFF_X1)                            0.27       0.27 f
  pc_o[11] (net)                 1        25.00      0.00       0.27 f
  pc_o[11] (out)                                     0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[10] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[10]/CK (DFF_X1)                           0.00       0.00 r
  pc_o_reg[10]/Q (DFF_X1)                            0.27       0.27 f
  pc_o[10] (net)                 1        25.00      0.00       0.27 f
  pc_o[10] (out)                                     0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[9] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[9]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[9]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[9] (net)                  1        25.00      0.00       0.27 f
  pc_o[9] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[8] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[8]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[8]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[8] (net)                  1        25.00      0.00       0.27 f
  pc_o[8] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[7] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[7]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[7]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[7] (net)                  1        25.00      0.00       0.27 f
  pc_o[7] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[6] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[6]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[6]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[6] (net)                  1        25.00      0.00       0.27 f
  pc_o[6] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[5] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[5]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[5]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[5] (net)                  1        25.00      0.00       0.27 f
  pc_o[5] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[4] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[4]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[4]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[4] (net)                  1        25.00      0.00       0.27 f
  pc_o[4] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[3] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[3]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[3]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[3] (net)                  1        25.00      0.00       0.27 f
  pc_o[3] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[2] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[2]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[2]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[2] (net)                  1        25.00      0.00       0.27 f
  pc_o[2] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[1] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[1]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[1]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[1] (net)                  1        25.00      0.00       0.27 f
  pc_o[1] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o[0] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_o_reg[0]/CK (DFF_X1)                            0.00       0.00 r
  pc_o_reg[0]/Q (DFF_X1)                             0.27       0.27 f
  pc_o[0] (net)                  1        25.00      0.00       0.27 f
  pc_o[0] (out)                                      0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[31]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[31] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[31]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[31]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[31] (net)               1        25.00      0.00       0.27 f
  inst_o[31] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[30]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[30] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[30]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[30]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[30] (net)               1        25.00      0.00       0.27 f
  inst_o[30] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[29]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[29] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[29]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[29]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[29] (net)               1        25.00      0.00       0.27 f
  inst_o[29] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[28]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[28] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[28]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[28]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[28] (net)               1        25.00      0.00       0.27 f
  inst_o[28] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[27]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[27] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[27]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[27]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[27] (net)               1        25.00      0.00       0.27 f
  inst_o[27] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[26]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[26] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[26]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[26]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[26] (net)               1        25.00      0.00       0.27 f
  inst_o[26] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[25]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[25] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[25]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[25]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[25] (net)               1        25.00      0.00       0.27 f
  inst_o[25] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[24]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[24] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[24]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[24]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[24] (net)               1        25.00      0.00       0.27 f
  inst_o[24] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[23]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[23] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[23]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[23]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[23] (net)               1        25.00      0.00       0.27 f
  inst_o[23] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[22]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[22] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[22]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[22]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[22] (net)               1        25.00      0.00       0.27 f
  inst_o[22] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[21]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[21] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[21]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[21]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[21] (net)               1        25.00      0.00       0.27 f
  inst_o[21] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[20]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[20] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[20]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[20]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[20] (net)               1        25.00      0.00       0.27 f
  inst_o[20] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[19]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[19] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[19]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[19]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[19] (net)               1        25.00      0.00       0.27 f
  inst_o[19] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[18]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[18] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[18]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[18]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[18] (net)               1        25.00      0.00       0.27 f
  inst_o[18] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[17]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[17] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[17]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[17]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[17] (net)               1        25.00      0.00       0.27 f
  inst_o[17] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[16]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[16] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[16]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[16]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[16] (net)               1        25.00      0.00       0.27 f
  inst_o[16] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[15]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[15] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[15]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[15]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[15] (net)               1        25.00      0.00       0.27 f
  inst_o[15] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[14]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[14] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[14]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[14]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[14] (net)               1        25.00      0.00       0.27 f
  inst_o[14] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[13]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[13] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[13]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[13]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[13] (net)               1        25.00      0.00       0.27 f
  inst_o[13] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[12]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[12] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[12]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[12]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[12] (net)               1        25.00      0.00       0.27 f
  inst_o[12] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[11]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[11] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[11]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[11]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[11] (net)               1        25.00      0.00       0.27 f
  inst_o[11] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[10]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[10] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[10]/CK (DFF_X1)                         0.00       0.00 r
  inst_o_reg[10]/Q (DFF_X1)                          0.27       0.27 f
  inst_o[10] (net)               1        25.00      0.00       0.27 f
  inst_o[10] (out)                                   0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[9]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[9] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[9]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[9]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[9] (net)                1        25.00      0.00       0.27 f
  inst_o[9] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[8]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[8] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[8]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[8]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[8] (net)                1        25.00      0.00       0.27 f
  inst_o[8] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[7]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[7] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[7]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[7]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[7] (net)                1        25.00      0.00       0.27 f
  inst_o[7] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[6]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[6] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[6]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[6]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[6] (net)                1        25.00      0.00       0.27 f
  inst_o[6] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[5] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[5]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[5]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[5] (net)                1        25.00      0.00       0.27 f
  inst_o[5] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[4]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[4] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[4]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[4]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[4] (net)                1        25.00      0.00       0.27 f
  inst_o[4] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[3]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[3] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[3]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[3]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[3] (net)                1        25.00      0.00       0.27 f
  inst_o[3] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[2]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[2] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[2]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[2]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[2] (net)                1        25.00      0.00       0.27 f
  inst_o[2] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[1]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[1] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[1]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[1]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[1] (net)                1        25.00      0.00       0.27 f
  inst_o[1] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_o_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_o[0] (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_o_reg[0]/CK (DFF_X1)                          0.00       0.00 r
  inst_o_reg[0]/Q (DFF_X1)                           0.27       0.27 f
  inst_o[0] (net)                1        25.00      0.00       0.27 f
  inst_o[0] (out)                                    0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: inst_valid_o_reg
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_valid_o
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_valid_o_reg/CK (DFF_X1)                       0.00       0.00 r
  inst_valid_o_reg/Q (DFF_X1)                        0.27       0.27 f
  inst_valid_o (net)             1        25.00      0.00       0.27 f
  inst_valid_o (out)                                 0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: imem_addr_o[5]
            (output port clocked by clk_i)
  Path Group: Outputs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[7]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[7]/Q (DFF_X1)                               0.27       0.27 f
  imem_addr_o[5] (net)           1        25.00      0.00       0.27 f
  imem_addr_o[5] (out)                               0.12       0.39 f
  data arrival time                                             0.39

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  output external delay                             -0.10      -0.09
  data required time                                           -0.09
  ---------------------------------------------------------------------
  data required time                                           -0.09
  data arrival time                                            -0.39
  ---------------------------------------------------------------------
  slack (MET)                                                   0.48


  Startpoint: pc_reg[3] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[3]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[3]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[3]/QN (DFF_X1)                              0.19       0.19 r
  n225 (net)                     2         3.82      0.00       0.19 r
  U252/ZN (NOR2_X1)                                  0.04       0.22 f
  N9 (net)                       1         1.34      0.00       0.22 f
  pc_o_reg[3]/D (DFF_X1)                             0.01       0.23 f
  data arrival time                                             0.23

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[3]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.23
  ---------------------------------------------------------------------
  slack (MET)                                                   0.20


  Startpoint: pc_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[2]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[2]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[2]/QN (DFF_X1)                              0.19       0.19 r
  n223 (net)                     2         3.90      0.00       0.19 r
  U251/ZN (NOR2_X1)                                  0.04       0.22 f
  N8 (net)                       1         1.34      0.00       0.22 f
  pc_o_reg[2]/D (DFF_X1)                             0.01       0.23 f
  data arrival time                                             0.23

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[2]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.23
  ---------------------------------------------------------------------
  slack (MET)                                                   0.20


  Startpoint: pc_reg[3] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[3] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[3]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[3]/QN (DFF_X1)                              0.19       0.19 r
  n225 (net)                     2         3.82      0.00       0.19 r
  U281/ZN (OAI21_X1)                                 0.05       0.23 f
  n4 (net)                       1         1.34      0.00       0.23 f
  pc_reg[3]/D (DFF_X1)                               0.01       0.24 f
  data arrival time                                             0.24

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[3]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.24
  ---------------------------------------------------------------------
  slack (MET)                                                   0.21


  Startpoint: pc_reg[30] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[30]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[30]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[30]/QN (DFF_X1)                             0.20       0.20 r
  n224 (net)                     3         5.85      0.00       0.20 r
  U273/ZN (NOR2_X1)                                  0.04       0.24 f
  N36 (net)                      1         1.34      0.00       0.24 f
  pc_o_reg[30]/D (DFF_X1)                            0.01       0.25 f
  data arrival time                                             0.25

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[30]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.25
  ---------------------------------------------------------------------
  slack (MET)                                                   0.22


  Startpoint: pc_reg[28] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[28]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[28]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[28]/QN (DFF_X1)                             0.20       0.20 r
  n221 (net)                     3         5.87      0.00       0.20 r
  U271/ZN (NOR2_X1)                                  0.04       0.24 f
  N34 (net)                      1         1.34      0.00       0.24 f
  pc_o_reg[28]/D (DFF_X1)                            0.01       0.25 f
  data arrival time                                             0.25

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[28]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.25
  ---------------------------------------------------------------------
  slack (MET)                                                   0.22


  Startpoint: pc_reg[24] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[24]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[24]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[24]/QN (DFF_X1)                             0.20       0.20 r
  n220 (net)                     3         5.87      0.00       0.20 r
  U267/ZN (NOR2_X1)                                  0.04       0.24 f
  N30 (net)                      1         1.34      0.00       0.24 f
  pc_o_reg[24]/D (DFF_X1)                            0.01       0.25 f
  data arrival time                                             0.25

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[24]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.25
  ---------------------------------------------------------------------
  slack (MET)                                                   0.22


  Startpoint: pc_reg[20] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[20]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[20]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[20]/QN (DFF_X1)                             0.20       0.20 r
  n219 (net)                     3         5.87      0.00       0.20 r
  U264/ZN (NOR2_X1)                                  0.04       0.24 f
  N26 (net)                      1         1.34      0.00       0.24 f
  pc_o_reg[20]/D (DFF_X1)                            0.01       0.25 f
  data arrival time                                             0.25

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[20]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.25
  ---------------------------------------------------------------------
  slack (MET)                                                   0.22


  Startpoint: pc_reg[16] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[16]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[16]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[16]/QN (DFF_X1)                             0.20       0.20 r
  n218 (net)                     3         5.87      0.00       0.20 r
  U261/ZN (NOR2_X1)                                  0.04       0.24 f
  N22 (net)                      1         1.34      0.00       0.24 f
  pc_o_reg[16]/D (DFF_X1)                            0.01       0.25 f
  data arrival time                                             0.25

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[16]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.25
  ---------------------------------------------------------------------
  slack (MET)                                                   0.22


  Startpoint: pc_reg[12] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[12]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[12]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[12]/QN (DFF_X1)                             0.20       0.20 r
  n217 (net)                     3         5.87      0.00       0.20 r
  U258/ZN (NOR2_X1)                                  0.04       0.24 f
  N18 (net)                      1         1.34      0.00       0.24 f
  pc_o_reg[12]/D (DFF_X1)                            0.01       0.25 f
  data arrival time                                             0.25

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[12]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.25
  ---------------------------------------------------------------------
  slack (MET)                                                   0.22


  Startpoint: pc_reg[8] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[8]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[8]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[8]/QN (DFF_X1)                              0.20       0.20 r
  n216 (net)                     3         5.87      0.00       0.20 r
  U256/ZN (NOR2_X1)                                  0.04       0.24 f
  N14 (net)                      1         1.34      0.00       0.24 f
  pc_o_reg[8]/D (DFF_X1)                             0.01       0.25 f
  data arrival time                                             0.25

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[8]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.25
  ---------------------------------------------------------------------
  slack (MET)                                                   0.22


  Startpoint: pc_reg[29] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[29]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[29]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[29]/QN (DFF_X1)                             0.20       0.20 r
  n222 (net)                     3         5.99      0.00       0.20 r
  U272/ZN (NOR2_X1)                                  0.04       0.24 f
  N35 (net)                      1         1.34      0.00       0.24 f
  pc_o_reg[29]/D (DFF_X1)                            0.01       0.25 f
  data arrival time                                             0.25

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[29]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.25
  ---------------------------------------------------------------------
  slack (MET)                                                   0.22


  Startpoint: pc_reg[8] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[8] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[8]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[8]/QN (DFF_X1)                              0.20       0.20 r
  n216 (net)                     3         5.87      0.00       0.20 r
  U303/ZN (OAI21_X1)                                 0.06       0.25 f
  n9 (net)                       1         1.34      0.00       0.25 f
  pc_reg[8]/D (DFF_X1)                               0.01       0.26 f
  data arrival time                                             0.26

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[8]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.26
  ---------------------------------------------------------------------
  slack (MET)                                                   0.23


  Startpoint: pc_reg[28] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[28] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[28]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[28]/QN (DFF_X1)                             0.20       0.20 r
  n221 (net)                     3         5.87      0.00       0.20 r
  U393/ZN (OAI21_X1)                                 0.06       0.25 f
  n29 (net)                      1         1.34      0.00       0.25 f
  pc_reg[28]/D (DFF_X1)                              0.01       0.26 f
  data arrival time                                             0.26

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[28]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.26
  ---------------------------------------------------------------------
  slack (MET)                                                   0.23


  Startpoint: pc_reg[24] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[24] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[24]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[24]/QN (DFF_X1)                             0.20       0.20 r
  n220 (net)                     3         5.87      0.00       0.20 r
  U375/ZN (OAI21_X1)                                 0.06       0.25 f
  n25 (net)                      1         1.34      0.00       0.25 f
  pc_reg[24]/D (DFF_X1)                              0.01       0.26 f
  data arrival time                                             0.26

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[24]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.26
  ---------------------------------------------------------------------
  slack (MET)                                                   0.23


  Startpoint: pc_reg[20] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[20] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[20]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[20]/QN (DFF_X1)                             0.20       0.20 r
  n219 (net)                     3         5.87      0.00       0.20 r
  U357/ZN (OAI21_X1)                                 0.06       0.25 f
  n21 (net)                      1         1.34      0.00       0.25 f
  pc_reg[20]/D (DFF_X1)                              0.01       0.26 f
  data arrival time                                             0.26

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[20]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.26
  ---------------------------------------------------------------------
  slack (MET)                                                   0.23


  Startpoint: pc_reg[16] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[16] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[16]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[16]/QN (DFF_X1)                             0.20       0.20 r
  n218 (net)                     3         5.87      0.00       0.20 r
  U339/ZN (OAI21_X1)                                 0.06       0.25 f
  n17 (net)                      1         1.34      0.00       0.25 f
  pc_reg[16]/D (DFF_X1)                              0.01       0.26 f
  data arrival time                                             0.26

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[16]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.26
  ---------------------------------------------------------------------
  slack (MET)                                                   0.23


  Startpoint: pc_reg[12] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[12] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[12]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[12]/QN (DFF_X1)                             0.20       0.20 r
  n217 (net)                     3         5.87      0.00       0.20 r
  U321/ZN (OAI21_X1)                                 0.06       0.25 f
  n13 (net)                      1         1.34      0.00       0.25 f
  pc_reg[12]/D (DFF_X1)                              0.01       0.26 f
  data arrival time                                             0.26

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[12]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.26
  ---------------------------------------------------------------------
  slack (MET)                                                   0.23


  Startpoint: pc_reg[30] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[30] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[30]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[30]/QN (DFF_X1)                             0.20       0.20 r
  n224 (net)                     3         5.85      0.00       0.20 r
  U402/ZN (OAI21_X1)                                 0.06       0.25 f
  n31 (net)                      1         1.34      0.00       0.25 f
  pc_reg[30]/D (DFF_X1)                              0.01       0.26 f
  data arrival time                                             0.26

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[30]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.26
  ---------------------------------------------------------------------
  slack (MET)                                                   0.23


  Startpoint: pc_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[4]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[4]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[4]/QN (DFF_X1)                              0.21       0.21 r
  n215 (net)                     4         7.95      0.00       0.21 r
  U253/ZN (NOR2_X1)                                  0.05       0.26 f
  N10 (net)                      1         1.34      0.00       0.26 f
  pc_o_reg[4]/D (DFF_X1)                             0.01       0.27 f
  data arrival time                                             0.27

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[4]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.27
  ---------------------------------------------------------------------
  slack (MET)                                                   0.24


  Startpoint: pc_reg[29] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[29] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[29]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[29]/Q (DFF_X1)                              0.22       0.22 f
  pc[29] (net)                   2         3.57      0.00       0.22 f
  U398/ZN (OAI21_X1)                                 0.08       0.30 r
  n30 (net)                      1         1.42      0.00       0.30 r
  pc_reg[29]/D (DFF_X1)                              0.01       0.31 r
  data arrival time                                             0.31

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[29]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.31
  ---------------------------------------------------------------------
  slack (MET)                                                   0.25


  Startpoint: pc_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[4] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[4]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[4]/QN (DFF_X1)                              0.21       0.21 r
  n215 (net)                     4         7.95      0.00       0.21 r
  U285/ZN (OAI221_X1)                                0.06       0.28 f
  n5 (net)                       1         1.34      0.00       0.28 f
  pc_reg[4]/D (DFF_X1)                               0.01       0.28 f
  data arrival time                                             0.28

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[4]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.28
  ---------------------------------------------------------------------
  slack (MET)                                                   0.25


  Startpoint: pc_reg[31] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[31] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[31]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[31]/Q (DFF_X1)                              0.22       0.22 f
  pc[31] (net)                   3         4.90      0.00       0.22 f
  U406/ZN (OAI21_X1)                                 0.09       0.31 r
  n32 (net)                      1         1.42      0.00       0.31 r
  pc_reg[31]/D (DFF_X1)                              0.01       0.32 r
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[31]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.26


  Startpoint: pc_reg[26] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[26] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[26]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[26]/Q (DFF_X1)                              0.23       0.23 f
  pc[26] (net)                   4         6.82      0.00       0.23 f
  U384/ZN (OAI21_X1)                                 0.09       0.32 r
  n27 (net)                      1         1.42      0.00       0.32 r
  pc_reg[26]/D (DFF_X1)                              0.01       0.32 r
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[26]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.26


  Startpoint: pc_reg[22] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[22] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[22]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[22]/Q (DFF_X1)                              0.23       0.23 f
  pc[22] (net)                   4         6.82      0.00       0.23 f
  U366/ZN (OAI21_X1)                                 0.09       0.32 r
  n23 (net)                      1         1.42      0.00       0.32 r
  pc_reg[22]/D (DFF_X1)                              0.01       0.32 r
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[22]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.26


  Startpoint: pc_reg[18] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[18] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[18]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[18]/Q (DFF_X1)                              0.23       0.23 f
  pc[18] (net)                   4         6.82      0.00       0.23 f
  U348/ZN (OAI21_X1)                                 0.09       0.32 r
  n19 (net)                      1         1.42      0.00       0.32 r
  pc_reg[18]/D (DFF_X1)                              0.01       0.32 r
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[18]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.26


  Startpoint: pc_reg[14] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[14] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[14]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[14]/Q (DFF_X1)                              0.23       0.23 f
  pc[14] (net)                   4         6.82      0.00       0.23 f
  U330/ZN (OAI21_X1)                                 0.09       0.32 r
  n15 (net)                      1         1.42      0.00       0.32 r
  pc_reg[14]/D (DFF_X1)                              0.01       0.32 r
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[14]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.26


  Startpoint: pc_reg[10] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[10] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[10]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[10]/Q (DFF_X1)                              0.23       0.23 f
  pc[10] (net)                   4         6.82      0.00       0.23 f
  U312/ZN (OAI21_X1)                                 0.09       0.32 r
  n11 (net)                      1         1.42      0.00       0.32 r
  pc_reg[10]/D (DFF_X1)                              0.01       0.32 r
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[10]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.26


  Startpoint: pc_reg[27] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[27]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[27]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[27]/QN (DFF_X1)                             0.24       0.24 r
  n214 (net)                     6        12.02      0.00       0.24 r
  U270/ZN (NOR2_X1)                                  0.05       0.29 f
  N33 (net)                      1         1.34      0.00       0.29 f
  pc_o_reg[27]/D (DFF_X1)                            0.01       0.30 f
  data arrival time                                             0.30

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[27]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.30
  ---------------------------------------------------------------------
  slack (MET)                                                   0.27


  Startpoint: pc_reg[23] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[23]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[23]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[23]/QN (DFF_X1)                             0.24       0.24 r
  n213 (net)                     6        12.02      0.00       0.24 r
  U266/ZN (NOR2_X1)                                  0.05       0.29 f
  N29 (net)                      1         1.34      0.00       0.29 f
  pc_o_reg[23]/D (DFF_X1)                            0.01       0.30 f
  data arrival time                                             0.30

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[23]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.30
  ---------------------------------------------------------------------
  slack (MET)                                                   0.27


  Startpoint: pc_reg[19] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[19]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[19]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[19]/QN (DFF_X1)                             0.24       0.24 r
  n212 (net)                     6        12.02      0.00       0.24 r
  U263/ZN (NOR2_X1)                                  0.05       0.29 f
  N25 (net)                      1         1.34      0.00       0.29 f
  pc_o_reg[19]/D (DFF_X1)                            0.01       0.30 f
  data arrival time                                             0.30

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[19]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.30
  ---------------------------------------------------------------------
  slack (MET)                                                   0.27


  Startpoint: pc_reg[15] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[15]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[15]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[15]/QN (DFF_X1)                             0.24       0.24 r
  n211 (net)                     6        12.02      0.00       0.24 r
  U260/ZN (NOR2_X1)                                  0.05       0.29 f
  N21 (net)                      1         1.34      0.00       0.29 f
  pc_o_reg[15]/D (DFF_X1)                            0.01       0.30 f
  data arrival time                                             0.30

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[15]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.30
  ---------------------------------------------------------------------
  slack (MET)                                                   0.27


  Startpoint: pc_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[11]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[11]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[11]/QN (DFF_X1)                             0.24       0.24 r
  n210 (net)                     6        12.02      0.00       0.24 r
  U257/ZN (NOR2_X1)                                  0.05       0.29 f
  N17 (net)                      1         1.34      0.00       0.29 f
  pc_o_reg[11]/D (DFF_X1)                            0.01       0.30 f
  data arrival time                                             0.30

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[11]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.30
  ---------------------------------------------------------------------
  slack (MET)                                                   0.27


  Startpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[7]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[7]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[7]/QN (DFF_X1)                              0.24       0.24 r
  n209 (net)                     6        12.02      0.00       0.24 r
  U255/ZN (NOR2_X1)                                  0.05       0.29 f
  N13 (net)                      1         1.34      0.00       0.29 f
  pc_o_reg[7]/D (DFF_X1)                             0.01       0.30 f
  data arrival time                                             0.30

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[7]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.30
  ---------------------------------------------------------------------
  slack (MET)                                                   0.27


  Startpoint: pc_reg[1] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[1]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[1]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[1]/Q (DFF_X1)                               0.22       0.22 f
  pc_1 (net)                     2         3.02      0.00       0.22 f
  U250/ZN (AND2_X1)                                  0.08       0.30 f
  N7 (net)                       1         1.34      0.00       0.30 f
  pc_o_reg[1]/D (DFF_X1)                             0.01       0.31 f
  data arrival time                                             0.31

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[1]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.31
  ---------------------------------------------------------------------
  slack (MET)                                                   0.27


  Startpoint: pc_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[0]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[0]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[0]/Q (DFF_X1)                               0.22       0.22 f
  pc_0 (net)                     2         3.02      0.00       0.22 f
  U249/ZN (AND2_X1)                                  0.08       0.30 f
  N6 (net)                       1         1.34      0.00       0.30 f
  pc_o_reg[0]/D (DFF_X1)                             0.01       0.31 f
  data arrival time                                             0.31

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[0]/CK (DFF_X1)                            0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.31
  ---------------------------------------------------------------------
  slack (MET)                                                   0.27


  Startpoint: pc_reg[25] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[25] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[25]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[25]/Q (DFF_X1)                              0.24       0.24 f
  pc[25] (net)                   6        10.72      0.00       0.24 f
  U380/ZN (OAI21_X1)                                 0.09       0.33 r
  n26 (net)                      1         1.42      0.00       0.33 r
  pc_reg[25]/D (DFF_X1)                              0.01       0.34 r
  data arrival time                                             0.34

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[25]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.34
  ---------------------------------------------------------------------
  slack (MET)                                                   0.28


  Startpoint: pc_reg[21] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[21] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[21]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[21]/Q (DFF_X1)                              0.24       0.24 f
  pc[21] (net)                   6        10.72      0.00       0.24 f
  U362/ZN (OAI21_X1)                                 0.09       0.33 r
  n22 (net)                      1         1.42      0.00       0.33 r
  pc_reg[21]/D (DFF_X1)                              0.01       0.34 r
  data arrival time                                             0.34

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[21]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.34
  ---------------------------------------------------------------------
  slack (MET)                                                   0.28


  Startpoint: pc_reg[17] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[17] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[17]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[17]/Q (DFF_X1)                              0.24       0.24 f
  pc[17] (net)                   6        10.72      0.00       0.24 f
  U344/ZN (OAI21_X1)                                 0.09       0.33 r
  n18 (net)                      1         1.42      0.00       0.33 r
  pc_reg[17]/D (DFF_X1)                              0.01       0.34 r
  data arrival time                                             0.34

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[17]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.34
  ---------------------------------------------------------------------
  slack (MET)                                                   0.28


  Startpoint: pc_reg[13] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[13] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[13]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[13]/Q (DFF_X1)                              0.24       0.24 f
  pc[13] (net)                   6        10.72      0.00       0.24 f
  U326/ZN (OAI21_X1)                                 0.09       0.33 r
  n14 (net)                      1         1.42      0.00       0.33 r
  pc_reg[13]/D (DFF_X1)                              0.01       0.34 r
  data arrival time                                             0.34

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[13]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.05       0.06
  data required time                                            0.06
  ---------------------------------------------------------------------
  data required time                                            0.06
  data arrival time                                            -0.34
  ---------------------------------------------------------------------
  slack (MET)                                                   0.28


  Startpoint: inst_valid_reg[0]
              (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: inst_valid_o_reg
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  inst_valid_reg[0]/CK (DFF_X1)                      0.00       0.00 r
  inst_valid_reg[0]/Q (DFF_X1)                       0.21       0.21 f
  inst_valid[0] (net)            1         1.76      0.00       0.21 f
  U236/ZN (OAI21_X1)                                 0.06       0.27 r
  n98 (net)                      1         1.90      0.00       0.27 r
  U237/ZN (NOR2_X1)                                  0.03       0.31 f
  N70 (net)                      1         1.34      0.00       0.31 f
  inst_valid_o_reg/D (DFF_X1)                        0.01       0.31 f
  data arrival time                                             0.31

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  inst_valid_o_reg/CK (DFF_X1)                       0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.31
  ---------------------------------------------------------------------
  slack (MET)                                                   0.28


  Startpoint: pc_reg[27] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[27] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[27]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[27]/QN (DFF_X1)                             0.24       0.24 r
  n214 (net)                     6        12.02      0.00       0.24 r
  U389/ZN (OAI21_X1)                                 0.07       0.31 f
  n28 (net)                      1         1.34      0.00       0.31 f
  pc_reg[27]/D (DFF_X1)                              0.01       0.32 f
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[27]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.29


  Startpoint: pc_reg[23] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[23] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[23]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[23]/QN (DFF_X1)                             0.24       0.24 r
  n213 (net)                     6        12.02      0.00       0.24 r
  U371/ZN (OAI21_X1)                                 0.07       0.31 f
  n24 (net)                      1         1.34      0.00       0.31 f
  pc_reg[23]/D (DFF_X1)                              0.01       0.32 f
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[23]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.29


  Startpoint: pc_reg[19] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[19] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[19]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[19]/QN (DFF_X1)                             0.24       0.24 r
  n212 (net)                     6        12.02      0.00       0.24 r
  U353/ZN (OAI21_X1)                                 0.07       0.31 f
  n20 (net)                      1         1.34      0.00       0.31 f
  pc_reg[19]/D (DFF_X1)                              0.01       0.32 f
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[19]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.29


  Startpoint: pc_reg[15] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[15] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[15]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[15]/QN (DFF_X1)                             0.24       0.24 r
  n211 (net)                     6        12.02      0.00       0.24 r
  U335/ZN (OAI21_X1)                                 0.07       0.31 f
  n16 (net)                      1         1.34      0.00       0.31 f
  pc_reg[15]/D (DFF_X1)                              0.01       0.32 f
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[15]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.29


  Startpoint: pc_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[11]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[11]/QN (DFF_X1)                             0.24       0.24 r
  n210 (net)                     6        12.02      0.00       0.24 r
  U317/ZN (OAI21_X1)                                 0.07       0.31 f
  n12 (net)                      1         1.34      0.00       0.31 f
  pc_reg[11]/D (DFF_X1)                              0.01       0.32 f
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[11]/CK (DFF_X1)                             0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.29


  Startpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_reg[7] (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[7]/CK (DFF_X1)                              0.00       0.00 r
  pc_reg[7]/QN (DFF_X1)                              0.24       0.24 r
  n209 (net)                     6        12.02      0.00       0.24 r
  U299/ZN (OAI21_X1)                                 0.07       0.31 f
  n8 (net)                       1         1.34      0.00       0.31 f
  pc_reg[7]/D (DFF_X1)                               0.01       0.32 f
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_reg[7]/CK (DFF_X1)                              0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.29


  Startpoint: pc_reg[31] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[31]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[31]/Q (DFF_X1)                              0.22       0.22 f
  pc[31] (net)                   3         4.90      0.00       0.22 f
  U274/ZN (AND2_X1)                                  0.09       0.31 f
  N37 (net)                      1         1.34      0.00       0.31 f
  pc_o_reg[31]/D (DFF_X1)                            0.01       0.32 f
  data arrival time                                             0.32

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[31]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.32
  ---------------------------------------------------------------------
  slack (MET)                                                   0.29


  Startpoint: pc_reg[18] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[18]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[18]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[18]/Q (DFF_X1)                              0.23       0.23 f
  pc[18] (net)                   4         6.82      0.00       0.23 f
  U191/ZN (AND2_X1)                                  0.09       0.32 f
  N24 (net)                      1         1.34      0.00       0.32 f
  pc_o_reg[18]/D (DFF_X1)                            0.01       0.33 f
  data arrival time                                             0.33

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[18]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.33
  ---------------------------------------------------------------------
  slack (MET)                                                   0.30


  Startpoint: pc_reg[14] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[14]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[14]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[14]/Q (DFF_X1)                              0.23       0.23 f
  pc[14] (net)                   4         6.82      0.00       0.23 f
  U192/ZN (AND2_X1)                                  0.09       0.32 f
  N20 (net)                      1         1.34      0.00       0.32 f
  pc_o_reg[14]/D (DFF_X1)                            0.01       0.33 f
  data arrival time                                             0.33

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[14]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.33
  ---------------------------------------------------------------------
  slack (MET)                                                   0.30


  Startpoint: pc_reg[10] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: pc_o_reg[10]
            (rising edge-triggered flip-flop clocked by clk_i)
  Path Group: Regs_to_Regs
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  fetch              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                        Fanout       Cap      Incr       Path
  ---------------------------------------------------------------------
  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  pc_reg[10]/CK (DFF_X1)                             0.00       0.00 r
  pc_reg[10]/Q (DFF_X1)                              0.23       0.23 f
  pc[10] (net)                   4         6.82      0.00       0.23 f
  U193/ZN (AND2_X1)                                  0.09       0.32 f
  N16 (net)                      1         1.34      0.00       0.32 f
  pc_o_reg[10]/D (DFF_X1)                            0.01       0.33 f
  data arrival time                                             0.33

  clock clk_i (rise edge)                            0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock reconvergence pessimism                      0.00       0.00
  clock uncertainty                                  0.01       0.01
  pc_o_reg[10]/CK (DFF_X1)                           0.00       0.01 r
  library hold time                                  0.02       0.03
  data required time                                            0.03
  ---------------------------------------------------------------------
  data required time                                            0.03
  data arrival time                                            -0.33
  ---------------------------------------------------------------------
  slack (MET)                                                   0.30


1
