<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>TFX_Core_v1_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>m_axi_data</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m_axi_data"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_buser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARLOCK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arlock</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARCACHE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arcache</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARQOS</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arqos</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_aruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_ruser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_config</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi_config"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_data_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_DATA_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_config_aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi_data_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_data_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_DATA_ACLK.ASSOCIATED_BUSIF">m_axi_data</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXI_DATA_ACLK.ASSOCIATED_RESET">m_axi_data_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi_config_aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_config_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.ASSOCIATED_BUSIF">s_axi_config</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CONFIG_ACLK.ASSOCIATED_RESET">s_axi_config_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>cwt_done</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>cwt_done_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CWT_DONE.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>m_axi_data</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4294967296</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi_config</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="32">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH&apos;)) - 1) + 1)" spirit:minimum="4096" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH&apos;)) - 1) + 1">32</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>TFX_Core_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_user_org_user_CWT_withoutBRAM_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ac55b25</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>TFX_Core_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_user_org_user_CWT_withoutBRAM_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ac55b25</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>05017e49</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>cwt_done_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_config_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_AWUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wuser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_WUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_buser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_BUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arlock</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arcache</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arqos</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_aruser</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ARUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_ruser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXI_Data_RUSER_WIDTH&apos;)) - 1)">0</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_data_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_Config_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Config Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_Config_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_Config_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S Axi Config Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_TARGET_SLAVE_BASE_ADDR</spirit:name>
        <spirit:displayName>C M Axi Data Target Slave Base Addr</spirit:displayName>
        <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_TARGET_SLAVE_BASE_ADDR" spirit:bitStringLength="32">0x40000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_BURST_LEN</spirit:name>
        <spirit:displayName>C M Axi Data Burst Len</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_BURST_LEN">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_ID_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Id Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_ID_WIDTH">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_DATA_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_AWUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Awuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_AWUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_ARUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Aruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_ARUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_WUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Wuser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_WUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_RUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Ruser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_RUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXI_Data_BUSER_WIDTH</spirit:name>
        <spirit:displayName>C M Axi Data Buser Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXI_Data_BUSER_WIDTH">0</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/brom_vals.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cwt_results/cwt_results.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/bram_results</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CWT_nBRAM/CWT_nBRAM.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/CWT_core</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_vals/brom_vals.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/sensor_vals</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0_M_AXI_Data.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0_S_AXI_Config.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_cu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cwt_cu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/input_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dwavelet.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ifft_w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ifft_w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5024bdb1</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_user_org_user_CWT_withoutBRAM_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="CWT_withoutBRAM" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/brom_vals.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cwt_results/cwt_results.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/bram_results</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/CWT_nBRAM/CWT_nBRAM.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/CWT_core</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_vals/brom_vals.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_M_AXI_Data/sensor_vals</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0_M_AXI_Data.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0_S_AXI_Config.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/brom_cu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/cwt_cu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/input_mux.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fft_w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/dwavelet.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ifft_w_re_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ifft_w_im_twiddles.COE</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/TFX-Core_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_user_org_user_CWT_withoutBRAM_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="user.org" xilinx:library="user" xilinx:name="CWT_withoutBRAM" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/TFX_Core_v1_0_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_05017e49</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>TFX_Core_v1_0_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Config_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Config Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Config_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_Config_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S Axi Config Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_Config_ADDR_WIDTH">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_TARGET_SLAVE_BASE_ADDR</spirit:name>
      <spirit:displayName>C M Axi Data Target Slave Base Addr</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_TARGET_SLAVE_BASE_ADDR" spirit:bitStringLength="32">0x40000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_BURST_LEN</spirit:name>
      <spirit:displayName>C M Axi Data Burst Len</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_BURST_LEN">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_ID_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Id Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_ID_WIDTH">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Addr Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_ADDR_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_DATA_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_AWUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Awuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_AWUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_ARUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Aruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_ARUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_WUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Wuser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_WUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_RUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Ruser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_RUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXI_Data_BUSER_WIDTH</spirit:name>
      <spirit:displayName>C M Axi Data Buser Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXI_Data_BUSER_WIDTH">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">TFX_Core_v1_0_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>TFX_Core_v1_0_v1_0</xilinx:displayName>
      <xilinx:autoFamilySupportLevel>level_0</xilinx:autoFamilySupportLevel>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>60</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2025-09-10T14:11:55Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f1068fd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2adbc49b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f19f2c6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@474379f5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@440a5168_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aaa68c5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4af260bc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26e0178_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c31144c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d2eeda7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ca497a5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b068da6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c4774d0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c37fb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2be7b784_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ff01dc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@568b4921_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b94538c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6346b13e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31cb4573_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1faf3de6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32ab865f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d9015dc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e15a1d4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@240050d8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47d74dbc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1544f4a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44b335ff_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d024cf2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1395265f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@368b087e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@158586d6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@748a142f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29c87d4e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5780654e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47041cd5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@195472e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d4ccb75_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@287c73f7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@294c98d6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d85ee43_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41859467_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25ef33e1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fb4304b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43aea80_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@558effef_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38b374ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee3c789_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cf9454d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52032fb4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e953710_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11e96d66_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64779b09_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@107e1fbf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48ee7760_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54e90810_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d608cea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56ad5021_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8f57655_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65b7160c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51682a66_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bbbe05a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18ce7604_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b77ea6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1965ea1c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d8d5cc6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ae66837_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17b3d690_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e7e9a0a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c31567_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b6ff571_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@508f3baa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75306ee1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@528b8b0b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18ca1633_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6268eba2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a1ef0bc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64547bde_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c704517_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a28dd77_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@526601d9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e439be1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14bf4751_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@384f92d3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19aac64_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13d9e9e1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23198c36_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@447274d2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6044642d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e4d52c5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37626a98_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@772ab713_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78eb13a7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ded8e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d3323b2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e226ab2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fdc7ed7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69f075a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@611643f8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cd4a61e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f445b84_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7409603_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2589a908_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3582d010_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2355f434_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11cb6ca2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77416923_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1634d8b8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79a0f2d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5976a6b1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59fdc701_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@761f3c2c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5dc6e49c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38308816_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@603a58d1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a742d6a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dfa77e2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@261517c1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46fd89f1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b4c51a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d8f6ab7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a6fe119_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e0f7141_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42be395d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@383588c1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47c8c150_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@483fa3f2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b8a77dd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@83a18e0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66dc6c7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@760ab4e0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2/ip</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bf3e5cc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e445703_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23cfa266_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11530fc5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64364503_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48aa0ec0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@426e1c9b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1517251e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31819b77_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2261f9ed_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47dedead_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ff003c7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3484165a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75857f4d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1afea443_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4735b32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bd774d7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63cf0c0f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6876249c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20105ebb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45cc0e53_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34a41cbe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@189fdcee_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4749e67c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b43a447_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a06bf7d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c6352ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d0ddff0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18e0cbd1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@446d03a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@358c4f00_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d0c82c8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fa31e12_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5117ef56_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@392c3ee4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@505e8a14_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@81a530b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@264e9ec4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f1369d4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4388585c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@549f82c2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b239e7a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ae97355_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f155884_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e429b38_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70da26bf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a8f888e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67ffa53b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61a5e5be_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d76d48_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47ab85bd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42c6bee9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35989df_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aa3a001_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c61d497_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62128ab5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e4c8918_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@461763b0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@778f1fa8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb9e5de_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@371dd094_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@422647d6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60bf7d31_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d46c172_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1677365_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@233ff43a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46c38501_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e51f7e9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45cdf453_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@226bc3f1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61bf8d14_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fdcd562_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27dc5da1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51d1b20b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e5865e5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3965d37b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5184fd23_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d990892_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39762361_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e3642bb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@777246a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b202e4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d389f2b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6752a016_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@719c2308_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c65ab1c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@370a2960_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a552374_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c2ddcf6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4931cf0d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51ad6482_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@564ebdac_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72f2d9a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d7fa469_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d182abc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5542757_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a8b58ba_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79b5cd4b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d4d6af_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@591b9448_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38294205_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27631109_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7884f16f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61be1daa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47e08803_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@706afd34_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66131398_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13c58eec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f53e321_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17d529b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f8ac528_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43fb82f5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3aa764fa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4346ba16_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d7dbbba_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7138332f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c0a46d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c284663_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58fcc2ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e25b705_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6408eb51_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f31c4eb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11935a6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e576225_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125a7bae_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eb2c4fe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47b850ad_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ecc2bba_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@143e23d2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ae597b3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@699a3ab2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75a4b869_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4259fa0a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@238a966d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@db45df5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2479a993_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e38b94f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12e70ac4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c759df8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c3e3cbe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76c600fc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f36f566_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cb1a4ab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@765a0857_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29ca921d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@714dc70f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38edb3a7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69c80b93_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@665dd874_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5192a2f6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@770ea353_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@619e238d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@722c0543_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d9ae66d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43efb811_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@698d11a1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d4520d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@939d037_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7894d7ea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72f552f2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@413cd32b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@208cf4a2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f5899c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35aa2e10_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42f6b7f4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b4452ca_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b4790a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e74133f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9b6caa7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ea45963_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25a902ba_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e38a9e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37ae4f98_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c822598_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56db8924_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f68ece8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50bd936c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2da41e24_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ad0c1d4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24b160b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2afaae54_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38af2c5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b683f04_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@518c38cb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@278297bf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e41875_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b62ee94_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4215fafd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@250d8383_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@705be850_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@333ef011_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@811c1b6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28cbf89d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64873047_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78efa698_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ecf057e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9fe7c23_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ed12f67_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71977c70_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c7cc7fe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@347fcaac_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@171a96d8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@174cbe58_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b1a1003_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@91b69ef_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ecfa645_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ad3b8e9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76b493ae_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5170df34_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3461ccae_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33f52cf1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6099613c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47d0bd5a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b66157a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9e2a007_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e822531_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3de02b1e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a6c2137_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16eb382b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12ca861f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f5c6735_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@494766e2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@433e585f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b80c762_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16b25172_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f5ca2fb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37e514db_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@228d405_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31410703_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6eb732fe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23c4d5fb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee7f497_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a406f9b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1591bd2e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b681ea6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60ddb3b2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a71af5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@864858d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d02760e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d5100bd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44d74b42_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@124c77e7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@325833b2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a852968_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bc61b70_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43351eb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aade3ab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3881e419_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5023900e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63b46391_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dee3bbb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56a133b3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b84fb6b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@377a21ef_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3501c7ef_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@405d1609_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e96fa50_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aa774e3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d0babfa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79d865ef_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59f3a3e5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6758e1ae_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b70cdbd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1025ac2c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e19d91d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2abc0168_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49b54de8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25a4ee59_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b44eb7f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76a0882_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40f4c69a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f56b19e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c1483a5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37592505_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@627beeea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55afd872_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f703742_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4735cb36_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7791c88c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@489b5d7c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@332d1563_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28c6c939_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d928c8b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3642cef8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13b99608_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22fe1dc3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42143eac_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e18a9e7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c3e7db0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67857464_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ffdef87_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d3649aa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69c796_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a19074b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32991f96_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18021071_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25250a98_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@261d951d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c1d7710_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33a1e2af_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f15eb1a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@525cb48f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@665efae0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea4a7c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43303fb6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@335025e4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3644a2ce_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b709b71_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aba5653_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1767c114_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fb0c232_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@177dd2d5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f92bd46_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1302ccc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14e0bddc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@567a5b93_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e73ff9e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f0871f3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ff0f8d9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4311b443_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fe6d5eb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cc93bca_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@91ac8bf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a46a646_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d416fe0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fe30af3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f402050_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3569f079_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c73f828_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11524641_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a5628ee_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@228cf095_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e78f87b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79acd76b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c321052_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b201904_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9d8850_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@469c1e67_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79771888_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20a7ecde_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e6d5605_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a577b3b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4180808_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30c9abd7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10a684bb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69a8fbbd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@314eceab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@620896e5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28bf4e05_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@101cb49_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f24c383_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@688a4555_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2baed2f9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54663424_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5021d35a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15bb7b21_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28b4b96a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ecaf92f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a949b7e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b8d9b2c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@194a64df_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37f5a8e7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@316ee129_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2db6154_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17a8bf7c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e8abc00_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e1412de_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5db2dfe_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73ef735a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32befa71_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@165b61c7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6da4fc10_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@757e3232_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4957b971_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38129e9e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ccd0267_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35d92c29_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c2ff6c9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ecff094_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70831a36_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7523db41_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d2eecaa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b8eeef_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@500d04a1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56fac3cd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d7b013d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@547c595e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11c47c31_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b2b2c71_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36a55ceb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10ffe7d1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14203c3b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@337aa85e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dc146d6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d3db072_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2548d51f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f613c65_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23c8fbb0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@212855c9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69d7fae8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c390f8c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9fa602f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ce290ac_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58644ba3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6de2b333_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@299c7e66_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45e5d642_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19ac0ee6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@237aff5e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d477056_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11802cb4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2f0f31f3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7237e8f4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f1283c2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e09559a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74a40290_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d602b6b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69ff92a9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63a5179f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41c79188_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a82d3c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d00c678_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cb54ee9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44205315_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4999c611_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c574a7e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2eca1b3c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5922870e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c12522a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@87c268d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b9f5a7e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18b4b929_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7abfa898_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c5d59ab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@312bb5b5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e30d49d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee47a4f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75487d16_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5af0e9ec_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a763cd3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5843258_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45921c7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d3ae84c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10c59f49_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f6bfaf1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10b47fac_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6bcfc096_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ea0dd8e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b40a33a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21d7155_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ef78368_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33d87034_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28afaf4b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@893dbab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c51e623_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68607308_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ca5f5f9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28272a92_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d505edc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b39f8d9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70b3d7b6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ddee720_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65a5a920_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ae15b06_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dd83df1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@477903f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76816d15_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b663d74_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12f6da9b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b996011_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3080ad7a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ff56b21_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b951a01_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a686209_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@170e27f9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20e53e4b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3acf4c24_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4524b908_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32d85cf8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a5bdd72_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@242b5d57_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4352128e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dc91d32_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fdc64ea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50911687_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47d29d9d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b5335a7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a284229_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c53f8ee_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21855e63_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4642a1e5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22f2723c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2caffc6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13f8c763_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77ab1fa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2da075bd_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@550a3aa5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49634e87_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25bf1fc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a924aae_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56ed1d08_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a471a73_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2858c5b6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f445843_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b415774_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2500a674_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b7e3b47_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@494c4b73_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1994e8f0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b568cdf_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50f69f6e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50d02fb4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3af29b45_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21c87679_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@669b69fc_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@75d2da7a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3522c2c6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b892cb9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78b38531_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7aa07307_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d338c83_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c5108e9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d9337d0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56fd3c17_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13339bd2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e72ff6a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b9c57c2_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44e63081_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4efe81d1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37448263_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@565e1a8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2805a9ce_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e775727_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@256cbcb0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50f1d2ff_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4da61157_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d4d02b9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4de6fc7_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f9d1ea_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7317057d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@738c7041_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b681b12_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e8280d0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ceec611_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a00aed3_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27c315e1_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57550df4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51f1e261_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b7f9f14_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4312f7b4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72d8cc3a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5433d3ab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70b522fa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1745c936_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d6a38da_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5968a4cb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a9b6d36_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56c7d362_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c7194ab_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d7d2e1a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e4f2590_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ce126ff_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59aa20f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c2ffd0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d80a96_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16276b6c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2569894_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@312cca24_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f75c943_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@639fe04c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7306cc53_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f720210_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f086a6b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42f91355_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4093eb56_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d3563f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66808f05_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4065bfb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ef8937d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c4e3a34_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b9c2eeb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c6a23c0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16d440b0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44125875_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42027aca_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52c08a22_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@89b6810_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bc1b1cb_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f08c69d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3430802d_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67bdd9_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73e171c0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35589950_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63364b92_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e721f8e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@199cdaee_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27b2cbac_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4784221b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15adca65_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4912b5c6_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ca15940_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58b25d44_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1325fd84_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a896ead_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bce1176_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12ecbfc5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70fea276_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e2b6e17_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c09a1ac_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78bf5ef0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c92f952_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@408b688e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b9c3ab4_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37681d3e_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a897d91_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79157898_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a2164ef_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@394301b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@187c6fa_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59216c4a_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39513c5f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63bc58f8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7667a17f_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a46bdda_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f91e2c5_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@332ac1d0_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f49a3c8_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@215a7e27_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6897979c_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69978e4b_ARCHIVE_LOCATION">/home/fernandes/thesis/00_code/ip/TFX_Core_2</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="99d70eb9"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="f78624a4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="35bdf6d8"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="2a8c841a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0ab75d53"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="761bdbb5"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="dd128bde"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
