== AND with inverted operand

Mnemonic::
andn _rd_, _rs1_, _rs2_

Included in::
[%header,cols="2,2,4"]
|===
|Extension
|Minimum version
|Lifecycle state

|xref:zbb.adoc[Zbb]
|0.93
|Frozen
|===

Encoding::
[wavedrom]
....
{reg:[
    { bits:  7, name: 0x33, attr: ['OP'] },
    { bits:  5, name: 'rd' },
    { bits:  3, name: 0x7, attr: ['ANDN']},
    { bits:  5, name: 'rs1' },
    { bits:  5, name: 'rs2' },
    { bits:  7, name: 0x20, attr: ['ANDN'] },
]}
....

Description:: 
This instruction performs the bitwise logical AND operation between _rs1_ and the bitwise-inversion of _rs2_.

Operation::
[source,sail]
--
union clause ast = RTYPE : (regidx, regidx, regidx, rop)

mapping clause encdec = RTYPE(rs2, rs1, rd, RISCV_ANDN)
  <-> 0b0100000 @ rs2 @ rs1 @ 0b111 @ rd @ 0b0110011

function clause execute (ITYPE (rs2, rs1, rd, RISCV_ANDN)) = {
  X(rd) = X(rs1) & ~X(rs2);
  RETIRE_SUCCESS
}
--

Operation::
[source,sail]
--
X(rd) = X(rs1) & ~X(rs2);
--