Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b4875eba80984d10ad273cb744727236 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot inmultire_tb_func_synth xil_defaultlib.inmultire_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 17 elements ; expected 16 [C:/Users/bianc/Desktop/Facultate/An 3/SSC/Laborator/Laborator 6/project_5.4/project_5.4.srcs/sim_1/new/inmultire_tb.vhd:98]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit inmultire_tb in library work failed.
