// Seed: 4277006402
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    output uwire id_2,
    input  tri   id_3,
    input  tri1  id_4,
    output wand  id_5
);
  assign id_2 = 1;
  wire id_7;
  assign id_1 = 1'b0;
  wand id_8 = 1;
  assign id_8 = id_0 ^ 1;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7
  );
  wire id_9;
  and primCall (id_1, id_3, id_8, id_0);
endmodule
