// Seed: 1583934328
module module_0 #(
    parameter id_2 = 32'd98,
    parameter id_5 = 32'd86
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    _id_5
);
  inout wire _id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  output logic [7:0] id_1;
  assign id_3[id_2+-1]  = 1;
  assign id_1[1 : id_2] = id_4 ? -1 : -1;
  logic id_6;
  logic [1 'b0 : id_5] id_7 = -1'b0 * id_6 != -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd78,
    parameter id_5 = 32'd22
) (
    _id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  input wire _id_1;
  logic id_4;
  parameter id_5 = -1;
  wire id_6;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_4,
      id_6,
      id_5
  );
  parameter id_7 = -1 << 1'h0;
  always @(posedge -1 && id_3 && id_2 && 1);
  assign id_6 = id_7;
  parameter id_8 = 1;
  assign id_2 = id_2[-1];
  assign id_4[1] = id_8;
  logic [id_1 : id_5] id_9;
  wire id_10;
endmodule
