{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733151474715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733151474715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 11:57:54 2024 " "Processing started: Mon Dec  2 11:57:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733151474715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151474715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151474715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733151475126 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733151475126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-Behavioral " "Found design unit 1: ula-Behavioral" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483093 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-Behavioral " "Found design unit 1: UnidadeControle-Behavioral" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483095 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2port-SYN " "Found design unit 1: ram2port-SYN" {  } { { "ram2port.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483096 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram2port " "Found entity 1: ram2port" {  } { { "ram2port.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-Behavioral " "Found design unit 1: program_counter-Behavioral" {  } { { "program_counter.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/program_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483098 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/program_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_unit-behavior " "Found design unit 1: memory_unit-behavior" {  } { { "memory_unit.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483100 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_unit " "Found entity 1: memory_unit" {  } { { "memory_unit.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.bdf" "" { Schematic "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/display7seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483101 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/input.vhd " "Can't analyze file -- file output_files/input.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1733151483104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input-Behavioral " "Found design unit 1: input-Behavioral" {  } { { "input.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/input.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483105 ""} { "Info" "ISGN_ENTITY_NAME" "1 input " "Found entity 1: input" {  } { { "input.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/input.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Behavioral " "Found design unit 1: CPU-Behavioral" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483107 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "computer.bdf" "" { Schematic "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483108 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733151483336 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_address cpu.vhd(25) " "VHDL Signal Declaration warning at cpu.vhd(25): used implicit default value for signal \"mem_address\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151483337 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_write cpu.vhd(27) " "VHDL Signal Declaration warning at cpu.vhd(27): used implicit default value for signal \"mem_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151483337 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ula_enable cpu.vhd(29) " "Verilog HDL or VHDL warning at cpu.vhd(29): object \"ula_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733151483337 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_enable cpu.vhd(31) " "Verilog HDL or VHDL warning at cpu.vhd(31): object \"mem_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733151483337 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input_enable cpu.vhd(32) " "Verilog HDL or VHDL warning at cpu.vhd(32): object \"input_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733151483337 "|cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "output_enable cpu.vhd(33) " "Verilog HDL or VHDL warning at cpu.vhd(33): object \"output_enable\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1733151483337 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:program_counter_inst " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:program_counter_inst\"" {  } { { "cpu.vhd" "program_counter_inst" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151483338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit memory_unit:memory_inst " "Elaborating entity \"memory_unit\" for hierarchy \"memory_unit:memory_inst\"" {  } { { "cpu.vhd" "memory_inst" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151483341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2port memory_unit:memory_inst\|ram2port:ram_instance " "Elaborating entity \"ram2port\" for hierarchy \"memory_unit:memory_inst\|ram2port:ram_instance\"" {  } { { "memory_unit.vhd" "ram_instance" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151483347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram2port.vhd" "altsyncram_component" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151483383 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\"" {  } { { "ram2port.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151483398 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ram2port.mif " "Parameter \"init_file\" = \"ram2port.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1733151483398 ""}  } { { "ram2port.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1733151483398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o604.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o604.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o604 " "Found entity 1: altsyncram_o604" {  } { { "db/altsyncram_o604.tdf" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/db/altsyncram_o604.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733151483439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o604 memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\|altsyncram_o604:auto_generated " "Elaborating entity \"altsyncram_o604\" for hierarchy \"memory_unit:memory_inst\|ram2port:ram_instance\|altsyncram:altsyncram_component\|altsyncram_o604:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151483439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_inst " "Elaborating entity \"ula\" for hierarchy \"ula:ula_inst\"" {  } { { "cpu.vhd" "ula_inst" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151483442 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Carry ula.vhd(25) " "VHDL Process Statement warning at ula.vhd(25): inferring latch(es) for signal or variable \"Carry\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151483443 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Overflow ula.vhd(25) " "VHDL Process Statement warning at ula.vhd(25): inferring latch(es) for signal or variable \"Overflow\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151483443 "|ula"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Borrow ula.vhd(25) " "VHDL Process Statement warning at ula.vhd(25): inferring latch(es) for signal or variable \"Borrow\", which holds its previous value in one or more paths through the process" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151483443 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Borrow ula.vhd(25) " "Inferred latch for \"Borrow\" at ula.vhd(25)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483443 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Overflow ula.vhd(25) " "Inferred latch for \"Overflow\" at ula.vhd(25)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483443 "|ula"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Carry ula.vhd(25) " "Inferred latch for \"Carry\" at ula.vhd(25)" {  } { { "ula.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483443 "|ula"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle UnidadeControle:controle_inst " "Elaborating entity \"UnidadeControle\" for hierarchy \"UnidadeControle:controle_inst\"" {  } { { "cpu.vhd" "controle_inst" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151483443 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_a UnidadeControle.vhd(37) " "VHDL Signal Declaration warning at UnidadeControle.vhd(37): used implicit default value for signal \"reg_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151483445 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_b UnidadeControle.vhd(37) " "VHDL Signal Declaration warning at UnidadeControle.vhd(37): used implicit default value for signal \"reg_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151483445 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg_r UnidadeControle.vhd(37) " "VHDL Signal Declaration warning at UnidadeControle.vhd(37): used implicit default value for signal \"reg_r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151483445 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset UnidadeControle.vhd(68) " "VHDL Process Statement warning at UnidadeControle.vhd(68): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483445 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(110) " "VHDL Process Statement warning at UnidadeControle.vhd(110): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(118) " "VHDL Process Statement warning at UnidadeControle.vhd(118): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(119) " "VHDL Process Statement warning at UnidadeControle.vhd(119): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(119) " "VHDL Process Statement warning at UnidadeControle.vhd(119): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(120) " "VHDL Process Statement warning at UnidadeControle.vhd(120): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(120) " "VHDL Process Statement warning at UnidadeControle.vhd(120): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(121) " "VHDL Process Statement warning at UnidadeControle.vhd(121): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(121) " "VHDL Process Statement warning at UnidadeControle.vhd(121): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(122) " "VHDL Process Statement warning at UnidadeControle.vhd(122): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(123) " "VHDL Process Statement warning at UnidadeControle.vhd(123): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(123) " "VHDL Process Statement warning at UnidadeControle.vhd(123): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(124) " "VHDL Process Statement warning at UnidadeControle.vhd(124): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(124) " "VHDL Process Statement warning at UnidadeControle.vhd(124): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(125) " "VHDL Process Statement warning at UnidadeControle.vhd(125): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(125) " "VHDL Process Statement warning at UnidadeControle.vhd(125): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(126) " "VHDL Process Statement warning at UnidadeControle.vhd(126): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483446 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_a UnidadeControle.vhd(128) " "VHDL Process Statement warning at UnidadeControle.vhd(128): signal \"reg_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_b UnidadeControle.vhd(129) " "VHDL Process Statement warning at UnidadeControle.vhd(129): signal \"reg_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_r UnidadeControle.vhd(130) " "VHDL Process Statement warning at UnidadeControle.vhd(130): signal \"reg_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(140) " "VHDL Process Statement warning at UnidadeControle.vhd(140): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(144) " "VHDL Process Statement warning at UnidadeControle.vhd(144): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(149) " "VHDL Process Statement warning at UnidadeControle.vhd(149): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(163) " "VHDL Process Statement warning at UnidadeControle.vhd(163): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(168) " "VHDL Process Statement warning at UnidadeControle.vhd(168): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 168 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(172) " "VHDL Process Statement warning at UnidadeControle.vhd(172): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "instrucao UnidadeControle.vhd(176) " "VHDL Process Statement warning at UnidadeControle.vhd(176): signal \"instrucao\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733151483447 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regAUX1 UnidadeControle.vhd(53) " "VHDL Process Statement warning at UnidadeControle.vhd(53): inferring latch(es) for signal or variable \"regAUX1\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151483448 "|cpu|UnidadeControle:controle_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "regAUX0 UnidadeControle.vhd(53) " "VHDL Process Statement warning at UnidadeControle.vhd(53): inferring latch(es) for signal or variable \"regAUX0\", which holds its previous value in one or more paths through the process" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733151483448 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAUX0\[0\] UnidadeControle.vhd(53) " "Inferred latch for \"regAUX0\[0\]\" at UnidadeControle.vhd(53)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483449 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAUX0\[1\] UnidadeControle.vhd(53) " "Inferred latch for \"regAUX0\[1\]\" at UnidadeControle.vhd(53)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483449 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAUX1\[0\] UnidadeControle.vhd(53) " "Inferred latch for \"regAUX1\[0\]\" at UnidadeControle.vhd(53)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483449 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regAUX1\[1\] UnidadeControle.vhd(53) " "Inferred latch for \"regAUX1\[1\]\" at UnidadeControle.vhd(53)" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd" 53 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151483449 "|cpu|UnidadeControle:controle_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733151484047 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733151484325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733151484481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733151484481 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[0\] " "No output dependent on input pin \"in_data\[0\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151484520 "|CPU|in_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[1\] " "No output dependent on input pin \"in_data\[1\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151484520 "|CPU|in_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[2\] " "No output dependent on input pin \"in_data\[2\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151484520 "|CPU|in_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[3\] " "No output dependent on input pin \"in_data\[3\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151484520 "|CPU|in_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[4\] " "No output dependent on input pin \"in_data\[4\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151484520 "|CPU|in_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[5\] " "No output dependent on input pin \"in_data\[5\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151484520 "|CPU|in_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[6\] " "No output dependent on input pin \"in_data\[6\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151484520 "|CPU|in_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_data\[7\] " "No output dependent on input pin \"in_data\[7\]\"" {  } { { "cpu.vhd" "" { Text "C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733151484520 "|CPU|in_data[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733151484520 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733151484521 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733151484521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "97 " "Implemented 97 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733151484521 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1733151484521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733151484521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733151484546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 11:58:04 2024 " "Processing ended: Mon Dec  2 11:58:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733151484546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733151484546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733151484546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733151484546 ""}
