INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2021.1/data/xsim/ip/xsim_ip.ini".
INFO: [VRFC 10-163] Analyzing VHDL file "/home/centos/src/aws-fpga/hdk/cl/developer_designs/cl_dram_dma/design/cl_ding_ding_bottle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_8bits'
INFO: [VRFC 10-3107] analyzing entity 'algorithm'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_dma_0/sim/axi_dma_0.vhd" into library xil_defaultlib
ERROR: [VRFC 10-2987] 'axi_dma' is not compiled in library 'axi_dma_v7_1_22' [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_dma_0/sim/axi_dma_0.vhd:57]
INFO: [VRFC 10-3107] analyzing entity 'axi_dma_0'
ERROR: [VRFC 10-3782] unit 'axi_dma_0' ignored due to previous errors [/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_dma_0/sim/axi_dma_0.vhd:59]
INFO: [VRFC 10-3070] VHDL file '/home/centos/src/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_dma_0/sim/axi_dma_0.vhd' ignored due to errors
