3:55:41 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 15:56:22 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@E: CG342 :"D:\LocalBus68040\U400\U400_SDRAM.v":112:8:112:12|Expecting target variable, found BANK0 -- possible misspelling
@E: CS187 :"D:\LocalBus68040\U400\U400_SDRAM.v":249:0:249:8|Expecting endmodule
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 15:56:23 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 15:56:23 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 15:59:07 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@E: CG342 :"D:\LocalBus68040\U400\U400_SDRAM.v":119:8:119:18|Expecting target variable, found WRITE_CYCLE -- possible misspelling
@E: CS187 :"D:\LocalBus68040\U400\U400_SDRAM.v":251:0:251:8|Expecting endmodule
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 15:59:07 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 15:59:07 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 15:59:57 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@E: CG342 :"D:\LocalBus68040\U400\U400_SDRAM.v":125:8:125:12|Expecting target variable, found CRCSn -- possible misspelling
@E: CS187 :"D:\LocalBus68040\U400\U400_SDRAM.v":252:0:252:8|Expecting endmodule
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 15:59:57 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 15:59:57 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:00:31 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@E: CG342 :"D:\LocalBus68040\U400\U400_SDRAM.v":203:24:203:32|Expecting target variable, found CPU_CYCLE -- possible misspelling
@E: CS187 :"D:\LocalBus68040\U400\U400_SDRAM.v":253:0:253:8|Expecting endmodule
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:00:31 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:00:31 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:01:02 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@E: CG906 :"D:\LocalBus68040\U400\U400_SDRAM.v":206:40:206:42|Reference to unknown variable RnW.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:01:02 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:01:02 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:01:34 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CG360 :"D:\LocalBus68040\U400\U400_TOP.v":43:23:43:27|Removing wire CLKEN, as there is no assignment to it.
@W: CL168 :"D:\LocalBus68040\U400\U400_TOP.v":115:16:115:30|Removing instance U400_CYCLE_TERM because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL156 :"D:\LocalBus68040\U400\U400_TOP.v":76:10:76:12|*Input RSn to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\LocalBus68040\U400\U400_TOP.v":78:10:78:12|*Input RnW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"D:\LocalBus68040\U400\U400_TOP.v":43:23:43:27|*Output CLKEN has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"D:\LocalBus68040\U400\U400_TOP.v":37:10:37:12|Input TSn is unused.
@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":21:0:21:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Register bit SDRAM_CMD[3] is always 0.
@W: CL260 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Pruning register bit 3 of SDRAM_CMD[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Pruning register bits 11 to 7 of REFRESH_COUNTER[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 31 to 27 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:01:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:01:34 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:01:34 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:01:36 2025

###########################################################]
Pre-mapping Report

# Fri Feb 21 16:01:36 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"d:\localbus68040\u400\u400_top.v":43:23:43:27|Tristate driver CLKEN (in view: work.U400_TOP(verilog)) on net CLKEN (in view: work.U400_TOP(verilog)) has its enable tied to GND.
@N: BN362 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Removing sequential instance CLK_EN (in view: work.U400_SDRAM(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Removing sequential instance CPU_TACK (in view: work.U400_SDRAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     0    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     43   
=============================================================================

Finished Pre Mapping Phase.
@N: MO111 :"d:\localbus68040\u400\u400_top.v":43:23:43:27|Tristate driver CLKEN (in view: work.U400_TOP(verilog)) on net CLKEN (in view: work.U400_TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:01:36 2025

###########################################################]
Map & Optimize Report

# Fri Feb 21 16:01:36 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"d:\localbus68040\u400\u400_top.v":43:23:43:27|Tristate driver CLKEN (in view: work.U400_TOP(verilog)) on net CLKEN (in view: work.U400_TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 107 /        43
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 43 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               43         U400_SDRAM.CS1n
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 21 16:01:38 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.673

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      75.9 MHz      12.500        13.173        -0.673     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  No paths    -      |  12.500      -0.673  |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival           
Instance                        Reference     Type          Pin     Net                  Time        Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[4]     0.540       -0.673
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[5]     0.540       -0.624
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[6]     0.540       -0.603
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[7]     0.540       -0.540
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFNSR     Q       SDRAM_CONFIGURED     0.540       1.154 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[0]     0.540       1.182 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[2]     0.540       1.336 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[3]     0.540       1.385 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[1]     0.540       2.911 
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFNSR     Q       CPU_CYCLE_START      0.540       3.156 
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[0]     12.395       -0.673
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[1]     12.395       -0.673
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[2]     12.395       -0.673
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[3]     12.395       -0.673
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[4]     12.395       -0.673
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[5]     12.395       -0.673
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[6]     12.395       -0.673
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[7]     12.395       -0.603
U400_SDRAM.CPU_CYCLE            CLK80         SB_DFFN      D       CPU_CYCLE_0             12.395       1.021 
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFFNE     D       SDRAM_CMD_RNO[0]        12.395       1.021 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.673

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           5         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_32                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      O        Out     0.449     4.408       -         
N_33                                     Net          -        -       1.371     -           5         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      O        Out     0.449     6.227       -         
N_38                                     Net          -        -       1.371     -           4         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      I0       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      O        Out     0.386     7.984       -         
N_21_1                                   Net          -        -       1.371     -           2         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      I0       In      -         9.355       -         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      O        Out     0.386     9.741       -         
N_21                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4      I0       In      -         11.112      -         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4      O        Out     0.449     11.561      -         
SDRAM_COUNTER_lm[0]                      Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[0]              SB_DFFNE     D        In      -         13.068      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.673

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[6] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           5         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_32                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      O        Out     0.449     4.408       -         
N_33                                     Net          -        -       1.371     -           5         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      O        Out     0.449     6.227       -         
N_38                                     Net          -        -       1.371     -           4         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      I0       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      O        Out     0.386     7.984       -         
N_21_1                                   Net          -        -       1.371     -           2         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      I0       In      -         9.355       -         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      O        Out     0.386     9.741       -         
N_21                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[6]          SB_LUT4      I0       In      -         11.112      -         
U400_SDRAM.SDRAM_COUNTER_RNO[6]          SB_LUT4      O        Out     0.449     11.561      -         
SDRAM_COUNTER_lm[6]                      Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[6]              SB_DFFNE     D        In      -         13.068      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.673

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[5] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           5         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_32                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      O        Out     0.449     4.408       -         
N_33                                     Net          -        -       1.371     -           5         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      O        Out     0.449     6.227       -         
N_38                                     Net          -        -       1.371     -           4         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      I0       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      O        Out     0.386     7.984       -         
N_21_1                                   Net          -        -       1.371     -           2         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      I0       In      -         9.355       -         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      O        Out     0.386     9.741       -         
N_21                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[5]          SB_LUT4      I0       In      -         11.112      -         
U400_SDRAM.SDRAM_COUNTER_RNO[5]          SB_LUT4      O        Out     0.449     11.561      -         
SDRAM_COUNTER_lm[5]                      Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFNE     D        In      -         13.068      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.673

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[4] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           5         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_32                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      O        Out     0.449     4.408       -         
N_33                                     Net          -        -       1.371     -           5         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      O        Out     0.449     6.227       -         
N_38                                     Net          -        -       1.371     -           4         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      I0       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      O        Out     0.386     7.984       -         
N_21_1                                   Net          -        -       1.371     -           2         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      I0       In      -         9.355       -         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      O        Out     0.386     9.741       -         
N_21                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[4]          SB_LUT4      I0       In      -         11.112      -         
U400_SDRAM.SDRAM_COUNTER_RNO[4]          SB_LUT4      O        Out     0.449     11.561      -         
SDRAM_COUNTER_lm[4]                      Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     D        In      -         13.068      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.068
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.673

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[3] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           5         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_32                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIMJQ51     SB_LUT4      O        Out     0.449     4.408       -         
N_33                                     Net          -        -       1.371     -           5         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIGOJJ1[3]     SB_LUT4      O        Out     0.449     6.227       -         
N_38                                     Net          -        -       1.371     -           4         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      I0       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNIQN8E2          SB_LUT4      O        Out     0.386     7.984       -         
N_21_1                                   Net          -        -       1.371     -           2         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      I0       In      -         9.355       -         
U400_SDRAM.WRITE_CYCLE_RNISRHJ7          SB_LUT4      O        Out     0.386     9.741       -         
N_21                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[3]          SB_LUT4      I0       In      -         11.112      -         
U400_SDRAM.SDRAM_COUNTER_RNO[3]          SB_LUT4      O        Out     0.449     11.561      -         
SDRAM_COUNTER_lm[3]                      Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[3]              SB_DFFNE     D        In      -         13.068      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.173 is 3.212(24.4%) logic and 9.961(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        13 uses
SB_DFFN         1 use
SB_DFFNE        11 uses
SB_DFFNESR      13 uses
SB_DFFNR        8 uses
SB_DFFNSR       5 uses
SB_DFFNSS       5 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         93 uses

I/O ports: 64
I/O primitives: 62
SB_GB_IO       1 use
SB_IO          61 uses

I/O Register bits:                  0
Register bits not including I/Os:   43 (3%)
Total load per clock:
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 93 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 93 = 93 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:01:38 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
LBC_U400_Implmnt: newer file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:03:54 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_TOP.v changed - recompiling
File D:\LocalBus68040\U400\U400_CYCLE_TERM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL168 :"D:\LocalBus68040\U400\U400_TOP.v":115:16:115:30|Removing instance U400_CYCLE_TERM because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL156 :"D:\LocalBus68040\U400\U400_TOP.v":78:10:78:12|*Input RnW to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Register bit SDRAM_CMD[3] is always 0.
@W: CL260 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Pruning register bit 3 of SDRAM_CMD[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Pruning register bits 11 to 7 of REFRESH_COUNTER[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 31 to 27 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:03:54 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:03:54 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:03:54 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:03:55 2025

###########################################################]
Pre-mapping Report

# Fri Feb 21 16:03:55 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Removing sequential instance CPU_TACK (in view: work.U400_SDRAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     0    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     44   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:03:56 2025

###########################################################]
Map & Optimize Report

# Fri Feb 21 16:03:56 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 118 /        44
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance  
------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               44         U400_SDRAM.CLK_EN
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 21 16:03:57 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.561

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.6 MHz      12.500        13.061        -0.561     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  No paths    -      |  12.500      -0.561  |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival           
Instance                        Reference     Type          Pin     Net                  Time        Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFNSR     Q       SDRAM_CONFIGURED     0.540       -0.561
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[0]     0.540       -0.498
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[2]     0.540       -0.490
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[4]     0.540       1.070 
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[5]     0.540       1.119 
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[6]     0.540       1.140 
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[7]     0.540       1.203 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[1]     0.540       1.280 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[3]     0.540       1.343 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     Q       WRITE_CYCLE          0.540       2.890 
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFFN      D       SDRAM_CMD               12.395       -0.561
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFFN      D       SDRAM_CMD_0             12.395       -0.561
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFFN      D       SDRAM_CMD_1             12.395       -0.561
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[0]     12.395       1.070 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[1]     12.395       1.070 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[2]     12.395       1.133 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[3]     12.395       1.133 
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[4]     12.395       1.133 
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[5]     12.395       1.133 
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[6]     12.395       1.133 
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.955
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.561

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_CONFIGURED / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CONFIGURED              SB_DFFNSR     Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                         Net           -        -       1.599     -           14        
U400_SDRAM.SDRAM_CONFIGURED_RNIVK7J      SB_LUT4       I1       In      -         2.139       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIVK7J      SB_LUT4       O        Out     0.400     2.539       -         
N_60                                     Net           -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4       I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4       O        Out     0.449     4.359       -         
N_69                                     Net           -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4       I1       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4       O        Out     0.400     6.129       -         
N_52                                     Net           -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4       I0       In      -         7.500       -         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4       O        Out     0.449     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net           -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4       I2       In      -         9.320       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4       O        Out     0.379     9.699       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net           -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4       I2       In      -         11.070      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4       O        Out     0.379     11.448      -         
SDRAM_CMD                                Net           -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN       D        In      -         12.955      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.061 is 3.100(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.955
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.561

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_CONFIGURED / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CONFIGURED              SB_DFFNSR     Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                         Net           -        -       1.599     -           14        
U400_SDRAM.SDRAM_CONFIGURED_RNIVK7J      SB_LUT4       I1       In      -         2.139       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIVK7J      SB_LUT4       O        Out     0.400     2.539       -         
N_60                                     Net           -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4       I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4       O        Out     0.449     4.359       -         
N_69                                     Net           -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4       I1       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4       O        Out     0.400     6.129       -         
N_52                                     Net           -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4       I0       In      -         7.500       -         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4       O        Out     0.449     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net           -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4       I2       In      -         9.320       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4       O        Out     0.379     9.699       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net           -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4       I2       In      -         11.070      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4       O        Out     0.379     11.448      -         
SDRAM_CMD_1                              Net           -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFFN       D        In      -         12.955      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.061 is 3.100(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.955
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.561

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_CONFIGURED / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                     Type          Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CONFIGURED              SB_DFFNSR     Q        Out     0.540     0.540       -         
SDRAM_CONFIGURED                         Net           -        -       1.599     -           14        
U400_SDRAM.SDRAM_CONFIGURED_RNIVK7J      SB_LUT4       I1       In      -         2.139       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIVK7J      SB_LUT4       O        Out     0.400     2.539       -         
N_60                                     Net           -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4       I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4       O        Out     0.449     4.359       -         
N_69                                     Net           -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4       I1       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4       O        Out     0.400     6.129       -         
N_52                                     Net           -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4       I0       In      -         7.500       -         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4       O        Out     0.449     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net           -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4       I2       In      -         9.320       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4       O        Out     0.379     9.699       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net           -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4       I2       In      -         11.070      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4       O        Out     0.379     11.448      -         
SDRAM_CMD_0                              Net           -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFFN       D        In      -         12.955      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.061 is 3.100(23.7%) logic and 9.961(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                         Net          -        -       1.599     -           10        
U400_SDRAM.SDRAM_COUNTER_RNIO2PD[0]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIO2PD[0]      SB_LUT4      O        Out     0.386     2.525       -         
N_95                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4      I1       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4      O        Out     0.400     4.295       -         
N_69                                     Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4      I1       In      -         5.666       -         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4      O        Out     0.400     6.066       -         
N_52                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4      I0       In      -         7.437       -         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4      O        Out     0.449     7.886       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4      I2       In      -         9.257       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4      O        Out     0.379     9.636       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         11.007      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     11.385      -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN      D        In      -         12.892      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.036(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.892
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.498

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[0] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[0]                         Net          -        -       1.599     -           10        
U400_SDRAM.SDRAM_COUNTER_RNIO2PD[0]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNIO2PD[0]      SB_LUT4      O        Out     0.386     2.525       -         
N_95                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4      I1       In      -         3.896       -         
U400_SDRAM.SDRAM_COUNTER_RNIHSPE1[1]     SB_LUT4      O        Out     0.400     4.295       -         
N_69                                     Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4      I1       In      -         5.666       -         
U400_SDRAM.SDRAM_COUNTER_RNI5SU53[0]     SB_LUT4      O        Out     0.400     6.066       -         
N_52                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4      I0       In      -         7.437       -         
U400_SDRAM.SDRAM_COUNTER_RNID0F95[2]     SB_LUT4      O        Out     0.449     7.886       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4      I2       In      -         9.257       -         
U400_SDRAM.SDRAM_COUNTER_RNIJ2VC7[3]     SB_LUT4      O        Out     0.379     9.636       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      I2       In      -         11.007      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      O        Out     0.379     11.385      -         
SDRAM_CMD_1                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFFN      D        In      -         12.892      -         
=======================================================================================================
Total path delay (propagation time + setup) of 12.998 is 3.036(23.4%) logic and 9.961(76.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        13 uses
SB_DFFN         4 uses
SB_DFFNE        8 uses
SB_DFFNESR      15 uses
SB_DFFNR        8 uses
SB_DFFNSR       3 uses
SB_DFFNSS       6 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         102 uses

I/O ports: 64
I/O primitives: 63
SB_GB_IO       1 use
SB_IO          62 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (3%)
Total load per clock:
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 102 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:03:57 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:04:43 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_TOP.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@W: CL168 :"D:\LocalBus68040\U400\U400_TOP.v":115:16:115:30|Removing instance U400_CYCLE_TERM because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Register bit SDRAM_CMD[3] is always 0.
@W: CL260 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Pruning register bit 3 of SDRAM_CMD[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Pruning register bits 11 to 7 of REFRESH_COUNTER[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 31 to 27 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:04:43 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:04:43 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:04:43 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:04:45 2025

###########################################################]
Pre-mapping Report

# Fri Feb 21 16:04:45 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Removing sequential instance CPU_TACK (in view: work.U400_SDRAM(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     0    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     44   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:04:45 2025

###########################################################]
Map & Optimize Report

# Fri Feb 21 16:04:45 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[6:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 119 /        44
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance  
------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               44         U400_SDRAM.CLK_EN
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 21 16:04:48 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.631

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.2 MHz      12.500        13.131        -0.631     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  No paths    -      |  12.500      -0.631  |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival           
Instance                        Reference     Type          Pin     Net                  Time        Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[4]     0.540       -0.631
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[5]     0.540       -0.582
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[6]     0.540       -0.561
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[7]     0.540       -0.498
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[0]     0.540       1.224 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[1]     0.540       1.231 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[2]     0.540       1.259 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[3]     0.540       1.308 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     Q       WRITE_CYCLE          0.540       3.009 
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFNSR     Q       SDRAM_CONFIGURED     0.540       3.030 
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference     Type          Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFFN       D       SDRAM_CMD               12.395       -0.631
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFFN       D       SDRAM_CMD_0             12.395       -0.631
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFFN       D       SDRAM_CMD_1             12.395       -0.631
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[1]     12.395       2.939 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     D       WRITE_CYCLE_0           12.395       2.939 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[2]     12.395       2.953 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[3]     12.395       2.953 
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[4]     12.395       2.953 
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[5]     12.395       2.953 
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[6]     12.395       2.953 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_96                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_97                                     Net          -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      O        Out     0.449     6.227       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     11.519      -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN      D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_96                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_97                                     Net          -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      O        Out     0.449     6.227       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      I2       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      O        Out     0.379     11.519      -         
SDRAM_CMD_1                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFFN      D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_96                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_97                                     Net          -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      O        Out     0.449     6.227       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      I2       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      O        Out     0.379     11.519      -         
SDRAM_CMD_0                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFFN      D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.976
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.582

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_96                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_97                                     Net          -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      O        Out     0.449     6.178       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      O        Out     0.400     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      O        Out     0.400     9.720       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         11.091      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     11.469      -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN      D        In      -         12.976      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.082 is 3.121(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.976
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.582

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_96                                     Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_97                                     Net          -        -       1.371     -           9         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[0]     SB_LUT4      O        Out     0.449     6.178       -         
SDRAM_CMD_3_sqmuxa_1_0_0                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIJE7N4     SB_LUT4      O        Out     0.400     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_1                 Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.SDRAM_COUNTER_RNIFENUB[1]     SB_LUT4      O        Out     0.400     9.720       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      I2       In      -         11.091      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      O        Out     0.379     11.469      -         
SDRAM_CMD_1                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFFN      D        In      -         12.976      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.082 is 3.121(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        13 uses
SB_DFFN         4 uses
SB_DFFNE        8 uses
SB_DFFNESR      13 uses
SB_DFFNR        8 uses
SB_DFFNSR       5 uses
SB_DFFNSS       6 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         103 uses

I/O ports: 65
I/O primitives: 64
SB_GB_IO       1 use
SB_IO          63 uses

I/O Register bits:                  0
Register bits not including I/Os:   44 (3%)
Total load per clock:
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 103 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 103 = 103 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:04:48 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:08:42 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_TOP.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Register bit SDRAM_CMD[3] is always 0.
@W: CL260 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Pruning register bit 3 of SDRAM_CMD[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Pruning register bits 11 to 7 of REFRESH_COUNTER[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 31 to 27 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:08:42 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:08:43 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:08:43 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:08:44 2025

###########################################################]
Pre-mapping Report

# Fri Feb 21 16:08:44 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     52   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:08:44 2025

###########################################################]
Map & Optimize Report

# Fri Feb 21 16:08:44 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[6:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     5.23ns		 126 /        52
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               52         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 139MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 21 16:08:45 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.133

                   Requested     Estimated     Requested     Estimated               Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group           
------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA        declared     default_clkgroup
CLK80              80.0 MHz      88.0 MHz      12.500        11.367        1.133     declared     default_clkgroup
==================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  No paths    -      |  12.500      1.133  |  No paths    -      |  No paths    -    
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival          
Instance                        Reference     Type          Pin     Net                  Time        Slack
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[4]     0.540       1.133
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[5]     0.540       1.182
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[6]     0.540       1.203
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[7]     0.540       1.266
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[2]     0.540       2.890
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[3]     0.540       2.939
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     Q       WRITE_CYCLE          0.540       2.960
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[0]     0.540       2.981
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[1]     0.540       3.002
U400_SDRAM.REFRESH              CLK80         SB_DFFNR      Q       REFRESH              0.540       3.170
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                           Required          
Instance                        Reference     Type           Pin     Net                           Time         Slack
                                Clock                                                                                
---------------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFFN        D       SDRAM_CMD                     12.395       1.133
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE       D       SDRAM_COUNTER_lm[0]           12.395       1.133
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFFN        D       SDRAM_CMD_0                   12.395       1.154
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFFN        D       SDRAM_CMD_1                   12.395       1.217
U400_SDRAM.CPU_TACK             CLK80         SB_DFFNSR      D       CPU_TACK                      12.395       2.890
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE       D       SDRAM_COUNTER_lm[1]           12.395       2.890
U400_SDRAM.CPU_CYCLE            CLK80         SB_DFFNE       D       CPU_CYCLE_5                   12.395       2.904
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR      D       WRITE_CYCLE_0                 12.395       2.911
U400_SDRAM.BANK0_nesr           CLK80         SB_DFFNESR     E       un1_SDRAM_COUNTER45_4_0_0     12.500       2.946
U400_SDRAM.BANK1_nesr           CLK80         SB_DFFNESR     E       un1_SDRAM_COUNTER45_4_0_0     12.500       2.946
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      11.262
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.133

    Number of logic level(s):                5
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           5         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_9_0                                    Net          -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNI8E8G1[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_29_0                                   Net          -        -       1.371     -           6         
U400_SDRAM.SDRAM_COUNTER_RNO_3[0]        SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNO_3[0]        SB_LUT4      O        Out     0.449     6.227       -         
SDRAM_COUNTER_RNO_3[0]                   Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNO_0[0]        SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNO_0[0]        SB_LUT4      O        Out     0.400     7.998       -         
N_73                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4      I0       In      -         9.369       -         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4      O        Out     0.386     9.755       -         
SDRAM_COUNTER_lm[0]                      Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[0]              SB_DFFNE     D        In      -         11.262      -         
=======================================================================================================
Total path delay (propagation time + setup) of 11.367 is 2.777(24.4%) logic and 8.590(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        13 uses
SB_DFFN         3 uses
SB_DFFNE        9 uses
SB_DFFNESR      15 uses
SB_DFFNESS      1 use
SB_DFFNR        8 uses
SB_DFFNSR       8 uses
SB_DFFNSS       8 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         113 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   52 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 113 (8%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 113 = 113 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 140MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:08:45 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:12:25 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Optimizing register bit REFRESH_COUNTER[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: CL189 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Register bit SDRAM_CMD[3] is always 0.
@W: CL260 :"D:\LocalBus68040\U400\U400_SDRAM.v":114:0:114:5|Pruning register bit 3 of SDRAM_CMD[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\LocalBus68040\U400\U400_SDRAM.v":89:0:89:5|Pruning register bits 11 to 10 of REFRESH_COUNTER[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 31 to 27 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:12:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:12:25 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:12:25 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:12:26 2025

###########################################################]
Pre-mapping Report

# Fri Feb 21 16:12:26 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     55   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:12:26 2025

###########################################################]
Map & Optimize Report

# Fri Feb 21 16:12:27 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.43ns		 124 /        55
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.CS0n (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.BANK0 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.BANK1 (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               55         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 137MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 21 16:12:28 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.701

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      75.8 MHz      12.500        13.201        -0.701     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  No paths    -      |  12.500      -0.701  |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival           
Instance                        Reference     Type          Pin     Net                  Time        Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[4]     0.540       -0.701
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[5]     0.540       -0.652
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[6]     0.540       -0.631
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[7]     0.540       -0.568
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[0]     0.540       1.168 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[2]     0.540       1.189 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[1]     0.540       1.259 
U400_SDRAM.REFRESH              CLK80         SB_DFFNR      Q       REFRESH              0.540       3.023 
U400_SDRAM.CPU_CYCLE_START      CLK80         SB_DFFNSR     Q       CPU_CYCLE_START      0.540       3.037 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[3]     0.540       3.072 
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                   Required           
Instance                        Reference     Type         Pin     Net                     Time         Slack 
                                Clock                                                                         
--------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[0]     12.395       -0.701
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[1]     12.395       -0.701
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFFN      D       SDRAM_CMD               12.395       -0.652
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[2]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[3]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[4]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[5]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[6]     12.395       -0.638
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE     D       SDRAM_COUNTER_lm[7]     12.395       -0.603
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFFN      D       SDRAM_CMD_0             12.395       -0.568
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.701

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_88_mux                                   Net          -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_5_0                                      Net          -        -       1.371     -           11        
U400_SDRAM.SDRAM_COUNTER_RNI18KP2[1]       SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI18KP2[1]       SB_LUT4      O        Out     0.449     6.227       -         
SDRAM_COUNTER_RNI18KP2[1]                  Net          -        -       1.371     -           1         
U400_SDRAM.WRITE_CYCLE_RNISALK4            SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNISALK4            SB_LUT4      O        Out     0.400     7.998       -         
WRITE_CYCLE_RNISALK4                       Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIFV1V6       SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIFV1V6       SB_LUT4      O        Out     0.400     9.769       -         
N_31_i                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[0]            SB_LUT4      I0       In      -         11.140      -         
U400_SDRAM.SDRAM_COUNTER_RNO[0]            SB_LUT4      O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[0]                        Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[0]                SB_DFFNE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.096
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.701

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[1] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_88_mux                                   Net          -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_5_0                                      Net          -        -       1.371     -           11        
U400_SDRAM.SDRAM_COUNTER_RNI18KP2[1]       SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI18KP2[1]       SB_LUT4      O        Out     0.449     6.227       -         
SDRAM_COUNTER_RNI18KP2[1]                  Net          -        -       1.371     -           1         
U400_SDRAM.WRITE_CYCLE_RNISALK4            SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.WRITE_CYCLE_RNISALK4            SB_LUT4      O        Out     0.400     7.998       -         
WRITE_CYCLE_RNISALK4                       Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIFV1V6       SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIFV1V6       SB_LUT4      O        Out     0.400     9.769       -         
N_31_i                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[1]            SB_LUT4      I0       In      -         11.140      -         
U400_SDRAM.SDRAM_COUNTER_RNO[1]            SB_LUT4      O        Out     0.449     11.589      -         
SDRAM_COUNTER_lm[1]                        Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[1]                SB_DFFNE     D        In      -         13.096      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.201 is 3.240(24.5%) logic and 9.961(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.652

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]                SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.400     2.539       -         
N_88_mux                                   Net          -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_5_0                                      Net          -        -       1.371     -           11        
U400_SDRAM.SDRAM_COUNTER_RNI18KP2[1]       SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNI18KP2[1]       SB_LUT4      O        Out     0.449     6.178       -         
SDRAM_COUNTER_RNI18KP2[1]                  Net          -        -       1.371     -           1         
U400_SDRAM.WRITE_CYCLE_RNISALK4            SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.WRITE_CYCLE_RNISALK4            SB_LUT4      O        Out     0.400     7.949       -         
WRITE_CYCLE_RNISALK4                       Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIFV1V6       SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIFV1V6       SB_LUT4      O        Out     0.400     9.720       -         
N_31_i                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[0]            SB_LUT4      I0       In      -         11.091      -         
U400_SDRAM.SDRAM_COUNTER_RNO[0]            SB_LUT4      O        Out     0.449     11.540      -         
SDRAM_COUNTER_lm[0]                        Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[0]                SB_DFFNE     D        In      -         13.047      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.152 is 3.191(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.652

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_COUNTER[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_88_mux                                 Net          -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNID8F21[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_26_0                                   Net          -        -       1.371     -           2         
U400_SDRAM.SDRAM_COUNTER_RNI18KP2[1]     SB_LUT4      I1       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNI18KP2[1]     SB_LUT4      O        Out     0.400     6.178       -         
SDRAM_COUNTER_RNI18KP2[1]                Net          -        -       1.371     -           1         
U400_SDRAM.WRITE_CYCLE_RNISALK4          SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.WRITE_CYCLE_RNISALK4          SB_LUT4      O        Out     0.400     7.949       -         
WRITE_CYCLE_RNISALK4                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIFV1V6     SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIFV1V6     SB_LUT4      O        Out     0.400     9.720       -         
N_31_i                                   Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4      I0       In      -         11.091      -         
U400_SDRAM.SDRAM_COUNTER_RNO[0]          SB_LUT4      O        Out     0.449     11.540      -         
SDRAM_COUNTER_lm[0]                      Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_COUNTER[0]              SB_DFFNE     D        In      -         13.047      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.152 is 3.191(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.047
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.652

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]                SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                           Net          -        -       1.599     -           3         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]        SB_LUT4      O        Out     0.449     2.588       -         
N_88_mux                                   Net          -        -       1.371     -           12        
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIQQB91_1[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_5_0                                      Net          -        -       1.371     -           11        
U400_SDRAM.REFRESH_RNI70QB1                SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.REFRESH_RNI70QB1                SB_LUT4      O        Out     0.449     6.227       -         
REFRESH_RNI70QB1                           Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNIFV3Q4[3]       SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNIFV3Q4[3]       SB_LUT4      O        Out     0.400     7.998       -         
N_144                                      Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_CONFIGURED_RNIN3KT6       SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.SDRAM_CONFIGURED_RNIN3KT6       SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                       Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4      I1       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[0]                SB_LUT4      O        Out     0.400     11.540      -         
SDRAM_CMD                                  Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                    SB_DFFN      D        In      -         13.047      -         
=========================================================================================================
Total path delay (propagation time + setup) of 13.152 is 3.191(24.3%) logic and 9.961(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        16 uses
SB_DFFN         4 uses
SB_DFFNE        8 uses
SB_DFFNER       10 uses
SB_DFFNESR      15 uses
SB_DFFNESS      2 uses
SB_DFFNR        1 use
SB_DFFNSR       8 uses
SB_DFFNSS       7 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         116 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 116 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 116 = 116 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:12:28 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:13:47 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 31 to 27 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:13:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:13:47 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:13:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:13:48 2025

###########################################################]
Pre-mapping Report

# Fri Feb 21 16:13:49 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     55   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:13:49 2025

###########################################################]
Map & Optimize Report

# Fri Feb 21 16:13:49 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 126 /        55
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               55         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 21 16:13:50 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.631

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.2 MHz      12.500        13.131        -0.631     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  No paths    -      |  12.500      -0.631  |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival           
Instance                        Reference     Type          Pin     Net                  Time        Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[4]     0.540       -0.631
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[5]     0.540       -0.582
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[6]     0.540       -0.561
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[7]     0.540       -0.498
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFNSR     Q       SDRAM_CONFIGURED     0.540       1.189 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[0]     0.540       1.238 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[1]     0.540       1.259 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[2]     0.540       1.308 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[3]     0.540       1.329 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     Q       WRITE_CYCLE          0.540       3.156 
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference     Type          Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFFN       D       SDRAM_CMD               12.395       -0.631
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFFN       D       SDRAM_CMD_0             12.395       -0.631
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFFN       D       SDRAM_CMD_1             12.395       -0.568
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     D       WRITE_CYCLE_0           12.395       1.070 
U400_SDRAM.CPU_CYCLE            CLK80         SB_DFFNE      D       CPU_CYCLE_5             12.395       1.091 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[1]     12.395       1.091 
U400_SDRAM.BANK0                CLK80         SB_DFFNSR     D       BANK0_en                12.395       1.203 
U400_SDRAM.BANK1                CLK80         SB_DFFNSR     D       BANK1_en                12.395       1.203 
U400_SDRAM.CPU_TACK             CLK80         SB_DFFNSR     D       CPU_TACK                12.395       1.217 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[0]     12.395       1.301 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     11.519      -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN      D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      I2       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      O        Out     0.379     11.519      -         
SDRAM_CMD_0                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFFN      D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.976
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.582

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.720       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         11.091      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     11.469      -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN      D        In      -         12.976      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.082 is 3.121(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.976
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.582

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.720       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      I2       In      -         11.091      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      O        Out     0.379     11.469      -         
SDRAM_CMD_0                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFFN      D        In      -         12.976      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.082 is 3.121(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.568

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      I3       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      O        Out     0.316     11.455      -         
SDRAM_CMD_1                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFFN      D        In      -         12.962      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFFN         3 uses
SB_DFFNE        9 uses
SB_DFFNER       10 uses
SB_DFFNESR      13 uses
SB_DFFNESS      1 use
SB_DFFNR        1 use
SB_DFFNSR       10 uses
SB_DFFNSS       8 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         118 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 118 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 118 = 118 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:13:50 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:16:02 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!
File D:\LocalBus68040\U400\U400_SDRAM.v changed - recompiling
File D:\LocalBus68040\U400\U400_TOP.v changed - recompiling
Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:16:02 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:16:02 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:16:02 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:16:04 2025

###########################################################]
Pre-mapping Report

# Fri Feb 21 16:16:04 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     55   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:16:04 2025

###########################################################]
Map & Optimize Report

# Fri Feb 21 16:16:04 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 126 /        55
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               55         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 21 16:16:05 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.631

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.2 MHz      12.500        13.131        -0.631     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  No paths    -      |  12.500      -0.631  |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival           
Instance                        Reference     Type          Pin     Net                  Time        Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[4]     0.540       -0.631
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[5]     0.540       -0.582
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[6]     0.540       -0.561
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[7]     0.540       -0.498
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFNSR     Q       SDRAM_CONFIGURED     0.540       1.189 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[0]     0.540       1.238 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[1]     0.540       1.259 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[2]     0.540       1.308 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[3]     0.540       1.329 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     Q       WRITE_CYCLE          0.540       3.156 
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference     Type          Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFFN       D       SDRAM_CMD               12.395       -0.631
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFFN       D       SDRAM_CMD_0             12.395       -0.631
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFFN       D       SDRAM_CMD_1             12.395       -0.568
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     D       WRITE_CYCLE_0           12.395       1.070 
U400_SDRAM.CPU_CYCLE            CLK80         SB_DFFNE      D       CPU_CYCLE_5             12.395       1.091 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[1]     12.395       1.091 
U400_SDRAM.BANK0                CLK80         SB_DFFNSR     D       BANK0_en                12.395       1.203 
U400_SDRAM.BANK1                CLK80         SB_DFFNSR     D       BANK1_en                12.395       1.203 
U400_SDRAM.CPU_TACK             CLK80         SB_DFFNSR     D       CPU_TACK                12.395       1.217 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[0]     12.395       1.301 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     11.519      -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN      D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      I2       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      O        Out     0.379     11.519      -         
SDRAM_CMD_0                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFFN      D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.976
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.582

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.720       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         11.091      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     11.469      -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN      D        In      -         12.976      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.082 is 3.121(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.976
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.582

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.720       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      I2       In      -         11.091      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      O        Out     0.379     11.469      -         
SDRAM_CMD_0                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFFN      D        In      -         12.976      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.082 is 3.121(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.568

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      I3       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      O        Out     0.316     11.455      -         
SDRAM_CMD_1                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFFN      D        In      -         12.962      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFFN         3 uses
SB_DFFNE        9 uses
SB_DFFNER       10 uses
SB_DFFNESR      13 uses
SB_DFFNESS      1 use
SB_DFFNR        1 use
SB_DFFNSR       10 uses
SB_DFFNSS       8 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         118 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 118 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 118 = 118 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:16:05 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
Warning: pin CLKEN doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/LocalBus68040/U400/U400_TOP.pcf 
parse file D:/LocalBus68040/U400/U400_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 5 (sec)
edif parser succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "LBC_U400_syn.prj" -log "LBC_U400_Implmnt/LBC_U400.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of LBC_U400_Implmnt/LBC_U400.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Fri Feb 21 16:16:49 2025

#Implementation: LBC_U400_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_SDRAM.v" (library work)
@I::"D:\LocalBus68040\U400\U400_TOP.v" (library work)
@I::"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v" (library work)
@I::"D:\LocalBus68040\U400\U400_CYCLE_TERM.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U400_TOP
@N: CG364 :"D:\LocalBus68040\U400\U400_ADDRESS_DECODE.v":33:7:33:25|Synthesizing module U400_ADDRESS_DECODE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_SDRAM.v":33:7:33:16|Synthesizing module U400_SDRAM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_BYTE_ENABLE.v":33:7:33:22|Synthesizing module U400_BYTE_ENABLE in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":1:7:1:21|Synthesizing module U400_CYCLE_TERM in library work.

@N: CG364 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Synthesizing module U400_TOP in library work.

@N: CL201 :"D:\LocalBus68040\U400\U400_CYCLE_TERM.v":20:0:20:5|Trying to extract state machine for register TACK_STATE.
Extracted state machine for register TACK_STATE
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"D:\LocalBus68040\U400\U400_SDRAM.v":36:17:36:17|Input port bits 1 to 0 of A[26:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\LocalBus68040\U400\U400_SDRAM.v":35:17:35:21|Input CLK40 is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:16:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:16:49 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:16:49 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_comp.srs changed - recompiling
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level
@N: NF107 :"D:\LocalBus68040\U400\U400_TOP.v":34:7:34:14|Selected library: work cell: U400_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Feb 21 16:16:50 2025

###########################################################]
Pre-mapping Report

# Fri Feb 21 16:16:50 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\LocalBus68040\U400\U400_TOP.sdc
@L: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt 
Printing clock  summary report in "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist U400_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock        Clock                Clock
Clock     Frequency     Period        Type         Group                Load 
-----------------------------------------------------------------------------
CLK40     40.0 MHz      25.000        declared     default_clkgroup     6    
CLK80     80.0 MHz      12.500        declared     default_clkgroup     55   
=============================================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:16:51 2025

###########################################################]
Map & Optimize Report

# Fri Feb 21 16:16:51 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            CLK40
            CLK80


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Found counter in view:work.U400_SDRAM(verilog) instance SDRAM_COUNTER[7:0] 
@N: MO231 :"d:\localbus68040\u400\u400_sdram.v":89:0:89:5|Found counter in view:work.U400_SDRAM(verilog) instance REFRESH_COUNTER[9:0] 
Encoding state machine TACK_STATE[4:0] (in view: work.U400_CYCLE_TERM(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     3.83ns		 126 /        55
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[12] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[11] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[10] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[9] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[8] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[7] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[6] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[5] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[4] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[3] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[2] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[1] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"d:\localbus68040\u400\u400_sdram.v":114:0:114:5|Boundary register U400_SDRAM.MA[0] (in view: work.U400_TOP(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1016 :"d:\localbus68040\u400\u400_top.v":36:10:36:14|SB_GB_IO inserted on the port CLK80.
@N: FX1017 :|SB_GB inserted on the net RESETn_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance          
--------------------------------------------------------------------------------------------------
@K:CKID0001       CLK80_ibuf_gb_io     SB_GB_IO               55         U400_CYCLE_TERM.TACK_OUTn
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\synwork\LBC_U400_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\LBC_U400.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 139MB)

@N: MT615 |Found clock CLK80 with period 12.50ns 
@N: MT615 |Found clock CLK40 with period 25.00ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Feb 21 16:16:52 2025
#


Top view:               U400_TOP
Requested Frequency:    40.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\LocalBus68040\U400\U400_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.631

                   Requested     Estimated     Requested     Estimated                Clock        Clock           
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group           
-------------------------------------------------------------------------------------------------------------------
CLK40              40.0 MHz      NA            25.000        NA            NA         declared     default_clkgroup
CLK80              80.0 MHz      76.2 MHz      12.500        13.131        -0.631     declared     default_clkgroup
===================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------
CLK80     CLK80   |  No paths    -      |  12.500      -0.631  |  No paths    -      |  No paths    -    
=========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK80
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival           
Instance                        Reference     Type          Pin     Net                  Time        Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[4]     0.540       -0.631
U400_SDRAM.SDRAM_COUNTER[5]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[5]     0.540       -0.582
U400_SDRAM.SDRAM_COUNTER[6]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[6]     0.540       -0.561
U400_SDRAM.SDRAM_COUNTER[7]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[7]     0.540       -0.498
U400_SDRAM.SDRAM_CONFIGURED     CLK80         SB_DFFNSR     Q       SDRAM_CONFIGURED     0.540       1.189 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[0]     0.540       1.238 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[1]     0.540       1.259 
U400_SDRAM.SDRAM_COUNTER[2]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[2]     0.540       1.308 
U400_SDRAM.SDRAM_COUNTER[3]     CLK80         SB_DFFNE      Q       SDRAM_COUNTER[3]     0.540       1.329 
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     Q       WRITE_CYCLE          0.540       3.156 
===========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference     Type          Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_CMD[0]         CLK80         SB_DFFN       D       SDRAM_CMD               12.395       -0.631
U400_SDRAM.SDRAM_CMD[1]         CLK80         SB_DFFN       D       SDRAM_CMD_0             12.395       -0.631
U400_SDRAM.SDRAM_CMD[2]         CLK80         SB_DFFN       D       SDRAM_CMD_1             12.395       -0.568
U400_SDRAM.WRITE_CYCLE          CLK80         SB_DFFNSR     D       WRITE_CYCLE_0           12.395       1.070 
U400_SDRAM.CPU_CYCLE            CLK80         SB_DFFNE      D       CPU_CYCLE_5             12.395       1.091 
U400_SDRAM.SDRAM_COUNTER[1]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[1]     12.395       1.091 
U400_SDRAM.BANK0                CLK80         SB_DFFNSR     D       BANK0_en                12.395       1.203 
U400_SDRAM.BANK1                CLK80         SB_DFFNSR     D       BANK1_en                12.395       1.203 
U400_SDRAM.CPU_TACK             CLK80         SB_DFFNSR     D       CPU_TACK                12.395       1.217 
U400_SDRAM.SDRAM_COUNTER[0]     CLK80         SB_DFFNE      D       SDRAM_COUNTER_lm[0]     12.395       1.301 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     11.519      -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN      D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      13.025
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.631

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      I2       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      O        Out     0.379     11.519      -         
SDRAM_CMD_0                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFFN      D        In      -         13.025      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.131 is 3.170(24.1%) logic and 9.961(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.976
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.582

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[0] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.720       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      I2       In      -         11.091      -         
U400_SDRAM.SDRAM_CMD_RNO[0]              SB_LUT4      O        Out     0.379     11.469      -         
SDRAM_CMD                                Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[0]                  SB_DFFN      D        In      -         12.976      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.082 is 3.121(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.976
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.582

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[5] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[1] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[5]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[5]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I1       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.400     2.539       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.910       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.359       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.729       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.178       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.549       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.949       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.320       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.720       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      I2       In      -         11.091      -         
U400_SDRAM.SDRAM_CMD_RNO[1]              SB_LUT4      O        Out     0.379     11.469      -         
SDRAM_CMD_0                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[1]                  SB_DFFN      D        In      -         12.976      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.082 is 3.121(23.9%) logic and 9.961(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         12.395

    - Propagation time:                      12.962
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.568

    Number of logic level(s):                6
    Starting point:                          U400_SDRAM.SDRAM_COUNTER[4] / Q
    Ending point:                            U400_SDRAM.SDRAM_CMD[2] / D
    The start point is clocked by            CLK80 [falling] on pin C
    The end   point is clocked by            CLK80 [falling] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
U400_SDRAM.SDRAM_COUNTER[4]              SB_DFFNE     Q        Out     0.540     0.540       -         
SDRAM_COUNTER[4]                         Net          -        -       1.599     -           4         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      I0       In      -         2.139       -         
U400_SDRAM.SDRAM_COUNTER_RNI2OIR[7]      SB_LUT4      O        Out     0.449     2.588       -         
N_89                                     Net          -        -       1.371     -           8         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      I0       In      -         3.959       -         
U400_SDRAM.SDRAM_COUNTER_RNIO1FB1[7]     SB_LUT4      O        Out     0.449     4.408       -         
N_90                                     Net          -        -       1.371     -           4         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      I0       In      -         5.779       -         
U400_SDRAM.SDRAM_COUNTER_RNIJKCA2[1]     SB_LUT4      O        Out     0.449     6.227       -         
N_84                                     Net          -        -       1.371     -           1         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      I1       In      -         7.598       -         
U400_SDRAM.SDRAM_COUNTER_RNICB9O6[0]     SB_LUT4      O        Out     0.400     7.998       -         
SDRAM_CMD_3_sqmuxa_1_0_2                 Net          -        -       1.371     -           1         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      I1       In      -         9.369       -         
U400_SDRAM.REFRESH_RNI37TI9              SB_LUT4      O        Out     0.400     9.769       -         
SDRAM_CMD_3_sqmuxa_1                     Net          -        -       1.371     -           3         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      I3       In      -         11.140      -         
U400_SDRAM.SDRAM_CMD_RNO[2]              SB_LUT4      O        Out     0.316     11.455      -         
SDRAM_CMD_1                              Net          -        -       1.507     -           1         
U400_SDRAM.SDRAM_CMD[2]                  SB_DFFN      D        In      -         12.962      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.068 is 3.107(23.8%) logic and 9.961(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

---------------------------------------
Resource Usage Report for U400_TOP 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             4 uses
SB_CARRY        16 uses
SB_DFFN         3 uses
SB_DFFNE        9 uses
SB_DFFNER       10 uses
SB_DFFNESR      13 uses
SB_DFFNESS      1 use
SB_DFFNR        1 use
SB_DFFNSR       10 uses
SB_DFFNSS       8 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         118 uses

I/O ports: 66
I/O primitives: 66
SB_GB_IO       1 use
SB_IO          65 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (4%)
Total load per clock:
   CLK40: 1
   CLK80: 1

@S |Mapping Summary:
Total  LUTs: 118 (9%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 118 = 118 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 139MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Feb 21 16:16:52 2025

###########################################################]


Synthesis exit by 0.
Current Implementation LBC_U400_Implmnt its sbt path: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf " "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist" "-pVQ100" "-yD:/LocalBus68040/U400/U400_TOP.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.edf...
Parsing constraint file: D:/LocalBus68040/U400/U400_TOP.pcf ...
start to read sdc/scf file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
sdc_reader OK D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/LBC_U400.scf
Stored edif netlist at D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP...

write Timing Constraint to D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U400_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --outdir D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP
SDC file             - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	118
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	65
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK80_ibuf_gb_io' is assigned to a non-GB pin '52'. Replacing it with SB_IO 'CLK80_ibuf_gb_io' and SB_GB 'CLK80_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	124
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	41
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	68
        CARRY Only       	:	1
        LUT with CARRY   	:	1
    LogicCells                  :	125/1280
    PLBs                        :	18/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
W2714: Invalid pin location 55 for IO A[4]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.4 (sec)

Final Design Statistics
    Number of LUTs      	:	124
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	16
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	66
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	125/1280
    PLBs                        :	41/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	66/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK40 | Frequency: N/A | Target: 40.00 MHz
Clock: CLK80 | Frequency: 153.82 MHz | Target: 80.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 762
used logic cells: 125
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc" --dst_sdc_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 762
used logic cells: 125
Translating sdc file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\placer\U400_TOP_pl.sdc...
Translated sdc file is D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --outdir "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router" --sdf_file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc --outdir D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\router --sdf_file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U400_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 1
I1209: Started routing
I1223: Total Nets : 193 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U400_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v" --vhdl "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd" --lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\packer\U400_TOP_pk.sdc" --out-sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.v
Writing D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt/sbt/outputs/simulation_netlist\U400_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib" --sdc-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc" --sdf-file "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf" --report-file "D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX1K.lib --sdc-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\netlister\U400_TOP_sbt.sdc --sdf-file D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\simulation_netlist\U400_TOP_sbt.sdf --report-file D:\LocalBus68040\U400\LBC_U400\LBC_U400_Implmnt\sbt\outputs\timer\U400_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK80_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK40_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P01.dev" --design "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\netlist\oadb-U400_TOP" --device_name iCE40HX1K --package VQ100 --outdir "D:/LocalBus68040/U400/LBC_U400/LBC_U400_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
4:51:13 PM
