

================================================================
== Vitis HLS Report for 'array_io'
================================================================
* Date:           Sat Mar 18 19:04:04 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        array_io_prj
* Solution:       unrolled (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.581 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33|  0.132 us|  0.132 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%d_i_addr = getelementptr i16 %d_i, i64 0, i64 0" [array_io.c:67]   --->   Operation 35 'getelementptr' 'd_i_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.73ns)   --->   "%d_i_load = load i5 %d_i_addr" [array_io.c:67]   --->   Operation 36 'load' 'd_i_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d_i_addr_1 = getelementptr i16 %d_i, i64 0, i64 1" [array_io.c:67]   --->   Operation 37 'getelementptr' 'd_i_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (0.73ns)   --->   "%d_i_load_1 = load i5 %d_i_addr_1" [array_io.c:67]   --->   Operation 38 'load' 'd_i_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 0.73>
ST_2 : Operation 39 [1/2] (0.73ns)   --->   "%d_i_load = load i5 %d_i_addr" [array_io.c:67]   --->   Operation 39 'load' 'd_i_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 40 [1/2] (0.73ns)   --->   "%d_i_load_1 = load i5 %d_i_addr_1" [array_io.c:67]   --->   Operation 40 'load' 'd_i_load_1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%d_i_addr_2 = getelementptr i16 %d_i, i64 0, i64 2" [array_io.c:67]   --->   Operation 41 'getelementptr' 'd_i_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (0.73ns)   --->   "%d_i_load_2 = load i5 %d_i_addr_2" [array_io.c:67]   --->   Operation 42 'load' 'd_i_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%d_i_addr_3 = getelementptr i16 %d_i, i64 0, i64 3" [array_io.c:67]   --->   Operation 43 'getelementptr' 'd_i_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (0.73ns)   --->   "%d_i_load_3 = load i5 %d_i_addr_3" [array_io.c:67]   --->   Operation 44 'load' 'd_i_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 2.58>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%acc_0_load = load i32 %acc_0" [array_io.c:67]   --->   Operation 45 'load' 'acc_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i32 %acc_0_load" [array_io.c:67]   --->   Operation 46 'trunc' 'trunc_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.12ns)   --->   "%add_ln69 = add i16 %d_i_load, i16 %trunc_ln67" [array_io.c:69]   --->   Operation 47 'add' 'add_ln69' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69" [array_io.c:69]   --->   Operation 48 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 49 [1/2] (0.73ns)   --->   "%d_i_load_2 = load i5 %d_i_addr_2" [array_io.c:67]   --->   Operation 49 'load' 'd_i_load_2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 50 [1/2] (0.73ns)   --->   "%d_i_load_3 = load i5 %d_i_addr_3" [array_io.c:67]   --->   Operation 50 'load' 'd_i_load_3' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%d_i_addr_4 = getelementptr i16 %d_i, i64 0, i64 4" [array_io.c:67]   --->   Operation 51 'getelementptr' 'd_i_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (0.73ns)   --->   "%d_i_load_4 = load i5 %d_i_addr_4" [array_io.c:67]   --->   Operation 52 'load' 'd_i_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%d_i_addr_5 = getelementptr i16 %d_i, i64 0, i64 5" [array_io.c:67]   --->   Operation 53 'getelementptr' 'd_i_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.73ns)   --->   "%d_i_load_5 = load i5 %d_i_addr_5" [array_io.c:67]   --->   Operation 54 'load' 'd_i_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%acc_1_load = load i32 %acc_1" [array_io.c:67]   --->   Operation 55 'load' 'acc_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %acc_1_load" [array_io.c:67]   --->   Operation 56 'trunc' 'trunc_ln67_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.12ns)   --->   "%add_ln69_1 = add i16 %d_i_load_1, i16 %trunc_ln67_1" [array_io.c:69]   --->   Operation 57 'add' 'add_ln69_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_1" [array_io.c:69]   --->   Operation 58 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 59 [1/2] (0.73ns)   --->   "%d_i_load_4 = load i5 %d_i_addr_4" [array_io.c:67]   --->   Operation 59 'load' 'd_i_load_4' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 60 [1/2] (0.73ns)   --->   "%d_i_load_5 = load i5 %d_i_addr_5" [array_io.c:67]   --->   Operation 60 'load' 'd_i_load_5' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%d_i_addr_6 = getelementptr i16 %d_i, i64 0, i64 6" [array_io.c:67]   --->   Operation 61 'getelementptr' 'd_i_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (0.73ns)   --->   "%d_i_load_6 = load i5 %d_i_addr_6" [array_io.c:67]   --->   Operation 62 'load' 'd_i_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%d_i_addr_7 = getelementptr i16 %d_i, i64 0, i64 7" [array_io.c:67]   --->   Operation 63 'getelementptr' 'd_i_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (0.73ns)   --->   "%d_i_load_7 = load i5 %d_i_addr_7" [array_io.c:67]   --->   Operation 64 'load' 'd_i_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 2.58>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%acc_2_load = load i32 %acc_2" [array_io.c:67]   --->   Operation 65 'load' 'acc_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln67_2 = trunc i32 %acc_2_load" [array_io.c:67]   --->   Operation 66 'trunc' 'trunc_ln67_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (1.12ns)   --->   "%add_ln69_2 = add i16 %d_i_load_2, i16 %trunc_ln67_2" [array_io.c:69]   --->   Operation 67 'add' 'add_ln69_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_2" [array_io.c:69]   --->   Operation 68 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_5 : Operation 69 [1/2] (0.73ns)   --->   "%d_i_load_6 = load i5 %d_i_addr_6" [array_io.c:67]   --->   Operation 69 'load' 'd_i_load_6' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 70 [1/2] (0.73ns)   --->   "%d_i_load_7 = load i5 %d_i_addr_7" [array_io.c:67]   --->   Operation 70 'load' 'd_i_load_7' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%d_i_addr_8 = getelementptr i16 %d_i, i64 0, i64 8" [array_io.c:67]   --->   Operation 71 'getelementptr' 'd_i_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (0.73ns)   --->   "%d_i_load_8 = load i5 %d_i_addr_8" [array_io.c:67]   --->   Operation 72 'load' 'd_i_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%d_i_addr_9 = getelementptr i16 %d_i, i64 0, i64 9" [array_io.c:67]   --->   Operation 73 'getelementptr' 'd_i_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (0.73ns)   --->   "%d_i_load_9 = load i5 %d_i_addr_9" [array_io.c:67]   --->   Operation 74 'load' 'd_i_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 2.58>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%acc_3_load = load i32 %acc_3" [array_io.c:67]   --->   Operation 75 'load' 'acc_3_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln67_3 = trunc i32 %acc_3_load" [array_io.c:67]   --->   Operation 76 'trunc' 'trunc_ln67_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (1.12ns)   --->   "%add_ln69_3 = add i16 %d_i_load_3, i16 %trunc_ln67_3" [array_io.c:69]   --->   Operation 77 'add' 'add_ln69_3' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_3" [array_io.c:69]   --->   Operation 78 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_6 : Operation 79 [1/2] (0.73ns)   --->   "%d_i_load_8 = load i5 %d_i_addr_8" [array_io.c:67]   --->   Operation 79 'load' 'd_i_load_8' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 80 [1/2] (0.73ns)   --->   "%d_i_load_9 = load i5 %d_i_addr_9" [array_io.c:67]   --->   Operation 80 'load' 'd_i_load_9' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%d_i_addr_10 = getelementptr i16 %d_i, i64 0, i64 10" [array_io.c:67]   --->   Operation 81 'getelementptr' 'd_i_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [2/2] (0.73ns)   --->   "%d_i_load_10 = load i5 %d_i_addr_10" [array_io.c:67]   --->   Operation 82 'load' 'd_i_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%d_i_addr_11 = getelementptr i16 %d_i, i64 0, i64 11" [array_io.c:67]   --->   Operation 83 'getelementptr' 'd_i_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (0.73ns)   --->   "%d_i_load_11 = load i5 %d_i_addr_11" [array_io.c:67]   --->   Operation 84 'load' 'd_i_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 2.58>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%acc_4_load = load i32 %acc_4" [array_io.c:67]   --->   Operation 85 'load' 'acc_4_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln67_4 = trunc i32 %acc_4_load" [array_io.c:67]   --->   Operation 86 'trunc' 'trunc_ln67_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (1.12ns)   --->   "%add_ln69_4 = add i16 %d_i_load_4, i16 %trunc_ln67_4" [array_io.c:69]   --->   Operation 87 'add' 'add_ln69_4' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_4" [array_io.c:69]   --->   Operation 88 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_7 : Operation 89 [1/2] (0.73ns)   --->   "%d_i_load_10 = load i5 %d_i_addr_10" [array_io.c:67]   --->   Operation 89 'load' 'd_i_load_10' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 90 [1/2] (0.73ns)   --->   "%d_i_load_11 = load i5 %d_i_addr_11" [array_io.c:67]   --->   Operation 90 'load' 'd_i_load_11' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%d_i_addr_12 = getelementptr i16 %d_i, i64 0, i64 12" [array_io.c:67]   --->   Operation 91 'getelementptr' 'd_i_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [2/2] (0.73ns)   --->   "%d_i_load_12 = load i5 %d_i_addr_12" [array_io.c:67]   --->   Operation 92 'load' 'd_i_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%d_i_addr_13 = getelementptr i16 %d_i, i64 0, i64 13" [array_io.c:67]   --->   Operation 93 'getelementptr' 'd_i_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (0.73ns)   --->   "%d_i_load_13 = load i5 %d_i_addr_13" [array_io.c:67]   --->   Operation 94 'load' 'd_i_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 2.58>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%acc_5_load = load i32 %acc_5" [array_io.c:67]   --->   Operation 95 'load' 'acc_5_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln67_5 = trunc i32 %acc_5_load" [array_io.c:67]   --->   Operation 96 'trunc' 'trunc_ln67_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.12ns)   --->   "%add_ln69_5 = add i16 %d_i_load_5, i16 %trunc_ln67_5" [array_io.c:69]   --->   Operation 97 'add' 'add_ln69_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_5" [array_io.c:69]   --->   Operation 98 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 99 [1/2] (0.73ns)   --->   "%d_i_load_12 = load i5 %d_i_addr_12" [array_io.c:67]   --->   Operation 99 'load' 'd_i_load_12' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 100 [1/2] (0.73ns)   --->   "%d_i_load_13 = load i5 %d_i_addr_13" [array_io.c:67]   --->   Operation 100 'load' 'd_i_load_13' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%d_i_addr_14 = getelementptr i16 %d_i, i64 0, i64 14" [array_io.c:67]   --->   Operation 101 'getelementptr' 'd_i_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [2/2] (0.73ns)   --->   "%d_i_load_14 = load i5 %d_i_addr_14" [array_io.c:67]   --->   Operation 102 'load' 'd_i_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%d_i_addr_15 = getelementptr i16 %d_i, i64 0, i64 15" [array_io.c:67]   --->   Operation 103 'getelementptr' 'd_i_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [2/2] (0.73ns)   --->   "%d_i_load_15 = load i5 %d_i_addr_15" [array_io.c:67]   --->   Operation 104 'load' 'd_i_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 2.58>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%acc_6_load = load i32 %acc_6" [array_io.c:67]   --->   Operation 105 'load' 'acc_6_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln67_6 = trunc i32 %acc_6_load" [array_io.c:67]   --->   Operation 106 'trunc' 'trunc_ln67_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (1.12ns)   --->   "%add_ln69_6 = add i16 %d_i_load_6, i16 %trunc_ln67_6" [array_io.c:69]   --->   Operation 107 'add' 'add_ln69_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_6" [array_io.c:69]   --->   Operation 108 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_9 : Operation 109 [1/2] (0.73ns)   --->   "%d_i_load_14 = load i5 %d_i_addr_14" [array_io.c:67]   --->   Operation 109 'load' 'd_i_load_14' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_9 : Operation 110 [1/2] (0.73ns)   --->   "%d_i_load_15 = load i5 %d_i_addr_15" [array_io.c:67]   --->   Operation 110 'load' 'd_i_load_15' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%d_i_addr_16 = getelementptr i16 %d_i, i64 0, i64 16" [array_io.c:67]   --->   Operation 111 'getelementptr' 'd_i_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [2/2] (0.73ns)   --->   "%d_i_load_16 = load i5 %d_i_addr_16" [array_io.c:67]   --->   Operation 112 'load' 'd_i_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%d_i_addr_17 = getelementptr i16 %d_i, i64 0, i64 17" [array_io.c:67]   --->   Operation 113 'getelementptr' 'd_i_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (0.73ns)   --->   "%d_i_load_17 = load i5 %d_i_addr_17" [array_io.c:67]   --->   Operation 114 'load' 'd_i_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 2.58>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%acc_7_load = load i32 %acc_7" [array_io.c:67]   --->   Operation 115 'load' 'acc_7_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln67_7 = trunc i32 %acc_7_load" [array_io.c:67]   --->   Operation 116 'trunc' 'trunc_ln67_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.12ns)   --->   "%add_ln69_7 = add i16 %d_i_load_7, i16 %trunc_ln67_7" [array_io.c:69]   --->   Operation 117 'add' 'add_ln69_7' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_7" [array_io.c:69]   --->   Operation 118 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_10 : Operation 119 [1/2] (0.73ns)   --->   "%d_i_load_16 = load i5 %d_i_addr_16" [array_io.c:67]   --->   Operation 119 'load' 'd_i_load_16' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_10 : Operation 120 [1/2] (0.73ns)   --->   "%d_i_load_17 = load i5 %d_i_addr_17" [array_io.c:67]   --->   Operation 120 'load' 'd_i_load_17' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%d_i_addr_18 = getelementptr i16 %d_i, i64 0, i64 18" [array_io.c:67]   --->   Operation 121 'getelementptr' 'd_i_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [2/2] (0.73ns)   --->   "%d_i_load_18 = load i5 %d_i_addr_18" [array_io.c:67]   --->   Operation 122 'load' 'd_i_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%d_i_addr_19 = getelementptr i16 %d_i, i64 0, i64 19" [array_io.c:67]   --->   Operation 123 'getelementptr' 'd_i_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 124 [2/2] (0.73ns)   --->   "%d_i_load_19 = load i5 %d_i_addr_19" [array_io.c:67]   --->   Operation 124 'load' 'd_i_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 2.58>
ST_11 : Operation 125 [1/1] (1.12ns)   --->   "%add_ln69_8 = add i16 %d_i_load_8, i16 %add_ln69" [array_io.c:69]   --->   Operation 125 'add' 'add_ln69_8' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_8" [array_io.c:69]   --->   Operation 126 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_11 : Operation 127 [1/2] (0.73ns)   --->   "%d_i_load_18 = load i5 %d_i_addr_18" [array_io.c:67]   --->   Operation 127 'load' 'd_i_load_18' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_11 : Operation 128 [1/2] (0.73ns)   --->   "%d_i_load_19 = load i5 %d_i_addr_19" [array_io.c:67]   --->   Operation 128 'load' 'd_i_load_19' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%d_i_addr_20 = getelementptr i16 %d_i, i64 0, i64 20" [array_io.c:67]   --->   Operation 129 'getelementptr' 'd_i_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [2/2] (0.73ns)   --->   "%d_i_load_20 = load i5 %d_i_addr_20" [array_io.c:67]   --->   Operation 130 'load' 'd_i_load_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%d_i_addr_21 = getelementptr i16 %d_i, i64 0, i64 21" [array_io.c:67]   --->   Operation 131 'getelementptr' 'd_i_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [2/2] (0.73ns)   --->   "%d_i_load_21 = load i5 %d_i_addr_21" [array_io.c:67]   --->   Operation 132 'load' 'd_i_load_21' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 2.58>
ST_12 : Operation 133 [1/1] (1.12ns)   --->   "%add_ln69_9 = add i16 %d_i_load_9, i16 %add_ln69_1" [array_io.c:69]   --->   Operation 133 'add' 'add_ln69_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_9" [array_io.c:69]   --->   Operation 134 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_12 : Operation 135 [1/2] (0.73ns)   --->   "%d_i_load_20 = load i5 %d_i_addr_20" [array_io.c:67]   --->   Operation 135 'load' 'd_i_load_20' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 136 [1/2] (0.73ns)   --->   "%d_i_load_21 = load i5 %d_i_addr_21" [array_io.c:67]   --->   Operation 136 'load' 'd_i_load_21' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%d_i_addr_22 = getelementptr i16 %d_i, i64 0, i64 22" [array_io.c:67]   --->   Operation 137 'getelementptr' 'd_i_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 138 [2/2] (0.73ns)   --->   "%d_i_load_22 = load i5 %d_i_addr_22" [array_io.c:67]   --->   Operation 138 'load' 'd_i_load_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%d_i_addr_23 = getelementptr i16 %d_i, i64 0, i64 23" [array_io.c:67]   --->   Operation 139 'getelementptr' 'd_i_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 140 [2/2] (0.73ns)   --->   "%d_i_load_23 = load i5 %d_i_addr_23" [array_io.c:67]   --->   Operation 140 'load' 'd_i_load_23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 2.58>
ST_13 : Operation 141 [1/1] (1.12ns)   --->   "%add_ln69_10 = add i16 %d_i_load_10, i16 %add_ln69_2" [array_io.c:69]   --->   Operation 141 'add' 'add_ln69_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_10" [array_io.c:69]   --->   Operation 142 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_13 : Operation 143 [1/2] (0.73ns)   --->   "%d_i_load_22 = load i5 %d_i_addr_22" [array_io.c:67]   --->   Operation 143 'load' 'd_i_load_22' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_13 : Operation 144 [1/2] (0.73ns)   --->   "%d_i_load_23 = load i5 %d_i_addr_23" [array_io.c:67]   --->   Operation 144 'load' 'd_i_load_23' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_13 : Operation 145 [1/1] (0.00ns)   --->   "%d_i_addr_24 = getelementptr i16 %d_i, i64 0, i64 24" [array_io.c:67]   --->   Operation 145 'getelementptr' 'd_i_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 146 [2/2] (0.73ns)   --->   "%d_i_load_24 = load i5 %d_i_addr_24" [array_io.c:67]   --->   Operation 146 'load' 'd_i_load_24' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%d_i_addr_25 = getelementptr i16 %d_i, i64 0, i64 25" [array_io.c:67]   --->   Operation 147 'getelementptr' 'd_i_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 148 [2/2] (0.73ns)   --->   "%d_i_load_25 = load i5 %d_i_addr_25" [array_io.c:67]   --->   Operation 148 'load' 'd_i_load_25' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 2.58>
ST_14 : Operation 149 [1/1] (1.12ns)   --->   "%add_ln69_11 = add i16 %d_i_load_11, i16 %add_ln69_3" [array_io.c:69]   --->   Operation 149 'add' 'add_ln69_11' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 150 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_11" [array_io.c:69]   --->   Operation 150 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln69_8 = sext i16 %d_i_load_16" [array_io.c:69]   --->   Operation 151 'sext' 'sext_ln69_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 152 [1/1] (1.12ns)   --->   "%add_ln69_16 = add i16 %d_i_load_16, i16 %add_ln69_8" [array_io.c:69]   --->   Operation 152 'add' 'add_ln69_16' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln69_9 = sext i16 %d_i_load_17" [array_io.c:69]   --->   Operation 153 'sext' 'sext_ln69_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (1.12ns)   --->   "%add_ln69_17 = add i16 %d_i_load_17, i16 %add_ln69_9" [array_io.c:69]   --->   Operation 154 'add' 'add_ln69_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 155 [1/2] (0.73ns)   --->   "%d_i_load_24 = load i5 %d_i_addr_24" [array_io.c:67]   --->   Operation 155 'load' 'd_i_load_24' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln67_8 = sext i16 %d_i_load_24" [array_io.c:67]   --->   Operation 156 'sext' 'sext_ln67_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (1.12ns)   --->   "%add_ln67_1 = add i17 %sext_ln69_8, i17 %sext_ln67_8" [array_io.c:67]   --->   Operation 157 'add' 'add_ln67_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 158 [1/2] (0.73ns)   --->   "%d_i_load_25 = load i5 %d_i_addr_25" [array_io.c:67]   --->   Operation 158 'load' 'd_i_load_25' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln67_11 = sext i16 %d_i_load_25" [array_io.c:67]   --->   Operation 159 'sext' 'sext_ln67_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (1.12ns)   --->   "%add_ln67_5 = add i17 %sext_ln69_9, i17 %sext_ln67_11" [array_io.c:67]   --->   Operation 160 'add' 'add_ln67_5' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%d_i_addr_26 = getelementptr i16 %d_i, i64 0, i64 26" [array_io.c:67]   --->   Operation 161 'getelementptr' 'd_i_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 162 [2/2] (0.73ns)   --->   "%d_i_load_26 = load i5 %d_i_addr_26" [array_io.c:67]   --->   Operation 162 'load' 'd_i_load_26' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%d_i_addr_27 = getelementptr i16 %d_i, i64 0, i64 27" [array_io.c:67]   --->   Operation 163 'getelementptr' 'd_i_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [2/2] (0.73ns)   --->   "%d_i_load_27 = load i5 %d_i_addr_27" [array_io.c:67]   --->   Operation 164 'load' 'd_i_load_27' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 2.58>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i16 %d_i_load" [array_io.c:67]   --->   Operation 165 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln67_1 = sext i16 %d_i_load_1" [array_io.c:67]   --->   Operation 166 'sext' 'sext_ln67_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln69 = sext i16 %d_i_load_8" [array_io.c:69]   --->   Operation 167 'sext' 'sext_ln69' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln69_1 = sext i16 %d_i_load_9" [array_io.c:69]   --->   Operation 168 'sext' 'sext_ln69_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (1.12ns)   --->   "%add_ln69_12 = add i16 %d_i_load_12, i16 %add_ln69_4" [array_io.c:69]   --->   Operation 169 'add' 'add_ln69_12' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 170 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_12" [array_io.c:69]   --->   Operation 170 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln69_10 = sext i16 %d_i_load_18" [array_io.c:69]   --->   Operation 171 'sext' 'sext_ln69_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (1.12ns)   --->   "%add_ln69_18 = add i16 %d_i_load_18, i16 %add_ln69_10" [array_io.c:69]   --->   Operation 172 'add' 'add_ln69_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln69_11 = sext i16 %d_i_load_19" [array_io.c:69]   --->   Operation 173 'sext' 'sext_ln69_11' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (1.12ns)   --->   "%add_ln69_19 = add i16 %d_i_load_19, i16 %add_ln69_11" [array_io.c:69]   --->   Operation 174 'add' 'add_ln69_19' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67 = add i32 %acc_0_load, i32 %sext_ln67" [array_io.c:67]   --->   Operation 175 'add' 'add_ln67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln67_9 = sext i17 %add_ln67_1" [array_io.c:67]   --->   Operation 176 'sext' 'sext_ln67_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 177 [1/1] (1.12ns)   --->   "%add_ln67_2 = add i18 %sext_ln67_9, i18 %sext_ln69" [array_io.c:67]   --->   Operation 177 'add' 'add_ln67_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln67_10 = sext i18 %add_ln67_2" [array_io.c:67]   --->   Operation 178 'sext' 'sext_ln67_10' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 179 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp = add i32 %sext_ln67_10, i32 %add_ln67" [array_io.c:67]   --->   Operation 179 'add' 'temp' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp, i32 %acc_0" [array_io.c:68]   --->   Operation 180 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_4 = add i32 %acc_1_load, i32 %sext_ln67_1" [array_io.c:67]   --->   Operation 181 'add' 'add_ln67_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln67_12 = sext i17 %add_ln67_5" [array_io.c:67]   --->   Operation 182 'sext' 'sext_ln67_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 183 [1/1] (1.12ns)   --->   "%add_ln67_6 = add i18 %sext_ln67_12, i18 %sext_ln69_1" [array_io.c:67]   --->   Operation 183 'add' 'add_ln67_6' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln67_13 = sext i18 %add_ln67_6" [array_io.c:67]   --->   Operation 184 'sext' 'sext_ln67_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 185 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_1 = add i32 %sext_ln67_13, i32 %add_ln67_4" [array_io.c:67]   --->   Operation 185 'add' 'temp_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_1, i32 %acc_1" [array_io.c:68]   --->   Operation 186 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 187 [1/2] (0.73ns)   --->   "%d_i_load_26 = load i5 %d_i_addr_26" [array_io.c:67]   --->   Operation 187 'load' 'd_i_load_26' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln67_14 = sext i16 %d_i_load_26" [array_io.c:67]   --->   Operation 188 'sext' 'sext_ln67_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 189 [1/1] (1.12ns)   --->   "%add_ln67_9 = add i17 %sext_ln69_10, i17 %sext_ln67_14" [array_io.c:67]   --->   Operation 189 'add' 'add_ln67_9' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 190 [1/2] (0.73ns)   --->   "%d_i_load_27 = load i5 %d_i_addr_27" [array_io.c:67]   --->   Operation 190 'load' 'd_i_load_27' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln67_17 = sext i16 %d_i_load_27" [array_io.c:67]   --->   Operation 191 'sext' 'sext_ln67_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 192 [1/1] (1.12ns)   --->   "%add_ln67_13 = add i17 %sext_ln69_11, i17 %sext_ln67_17" [array_io.c:67]   --->   Operation 192 'add' 'add_ln67_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.00ns)   --->   "%d_i_addr_28 = getelementptr i16 %d_i, i64 0, i64 28" [array_io.c:67]   --->   Operation 193 'getelementptr' 'd_i_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 194 [2/2] (0.73ns)   --->   "%d_i_load_28 = load i5 %d_i_addr_28" [array_io.c:67]   --->   Operation 194 'load' 'd_i_load_28' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_15 : Operation 195 [1/1] (0.00ns)   --->   "%d_i_addr_29 = getelementptr i16 %d_i, i64 0, i64 29" [array_io.c:67]   --->   Operation 195 'getelementptr' 'd_i_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 196 [2/2] (0.73ns)   --->   "%d_i_load_29 = load i5 %d_i_addr_29" [array_io.c:67]   --->   Operation 196 'load' 'd_i_load_29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 2.58>
ST_16 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln67_2 = sext i16 %d_i_load_2" [array_io.c:67]   --->   Operation 197 'sext' 'sext_ln67_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln67_3 = sext i16 %d_i_load_3" [array_io.c:67]   --->   Operation 198 'sext' 'sext_ln67_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln69_2 = sext i16 %d_i_load_10" [array_io.c:69]   --->   Operation 199 'sext' 'sext_ln69_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln69_3 = sext i16 %d_i_load_11" [array_io.c:69]   --->   Operation 200 'sext' 'sext_ln69_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (1.12ns)   --->   "%add_ln69_13 = add i16 %d_i_load_13, i16 %add_ln69_5" [array_io.c:69]   --->   Operation 201 'add' 'add_ln69_13' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 202 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_13" [array_io.c:69]   --->   Operation 202 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln69_12 = sext i16 %d_i_load_20" [array_io.c:69]   --->   Operation 203 'sext' 'sext_ln69_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (1.12ns)   --->   "%add_ln69_20 = add i16 %d_i_load_20, i16 %add_ln69_12" [array_io.c:69]   --->   Operation 204 'add' 'add_ln69_20' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln69_13 = sext i16 %d_i_load_21" [array_io.c:69]   --->   Operation 205 'sext' 'sext_ln69_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (1.12ns)   --->   "%add_ln69_21 = add i16 %d_i_load_21, i16 %add_ln69_13" [array_io.c:69]   --->   Operation 206 'add' 'add_ln69_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_8 = add i32 %acc_2_load, i32 %sext_ln67_2" [array_io.c:67]   --->   Operation 207 'add' 'add_ln67_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln67_15 = sext i17 %add_ln67_9" [array_io.c:67]   --->   Operation 208 'sext' 'sext_ln67_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (1.12ns)   --->   "%add_ln67_10 = add i18 %sext_ln67_15, i18 %sext_ln69_2" [array_io.c:67]   --->   Operation 209 'add' 'add_ln67_10' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln67_16 = sext i18 %add_ln67_10" [array_io.c:67]   --->   Operation 210 'sext' 'sext_ln67_16' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 211 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_2 = add i32 %sext_ln67_16, i32 %add_ln67_8" [array_io.c:67]   --->   Operation 211 'add' 'temp_2' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 212 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_2, i32 %acc_2" [array_io.c:68]   --->   Operation 212 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_12 = add i32 %acc_3_load, i32 %sext_ln67_3" [array_io.c:67]   --->   Operation 213 'add' 'add_ln67_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln67_18 = sext i17 %add_ln67_13" [array_io.c:67]   --->   Operation 214 'sext' 'sext_ln67_18' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 215 [1/1] (1.12ns)   --->   "%add_ln67_14 = add i18 %sext_ln67_18, i18 %sext_ln69_3" [array_io.c:67]   --->   Operation 215 'add' 'add_ln67_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln67_19 = sext i18 %add_ln67_14" [array_io.c:67]   --->   Operation 216 'sext' 'sext_ln67_19' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 217 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_3 = add i32 %sext_ln67_19, i32 %add_ln67_12" [array_io.c:67]   --->   Operation 217 'add' 'temp_3' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 218 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_3, i32 %acc_3" [array_io.c:68]   --->   Operation 218 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 219 [1/2] (0.73ns)   --->   "%d_i_load_28 = load i5 %d_i_addr_28" [array_io.c:67]   --->   Operation 219 'load' 'd_i_load_28' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln67_20 = sext i16 %d_i_load_28" [array_io.c:67]   --->   Operation 220 'sext' 'sext_ln67_20' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 221 [1/1] (1.12ns)   --->   "%add_ln67_17 = add i17 %sext_ln69_12, i17 %sext_ln67_20" [array_io.c:67]   --->   Operation 221 'add' 'add_ln67_17' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 222 [1/2] (0.73ns)   --->   "%d_i_load_29 = load i5 %d_i_addr_29" [array_io.c:67]   --->   Operation 222 'load' 'd_i_load_29' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln67_23 = sext i16 %d_i_load_29" [array_io.c:67]   --->   Operation 223 'sext' 'sext_ln67_23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 224 [1/1] (1.12ns)   --->   "%add_ln67_21 = add i17 %sext_ln69_13, i17 %sext_ln67_23" [array_io.c:67]   --->   Operation 224 'add' 'add_ln67_21' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 225 [1/1] (0.00ns)   --->   "%d_i_addr_30 = getelementptr i16 %d_i, i64 0, i64 30" [array_io.c:67]   --->   Operation 225 'getelementptr' 'd_i_addr_30' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 226 [2/2] (0.73ns)   --->   "%d_i_load_30 = load i5 %d_i_addr_30" [array_io.c:67]   --->   Operation 226 'load' 'd_i_load_30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_16 : Operation 227 [1/1] (0.00ns)   --->   "%d_i_addr_31 = getelementptr i16 %d_i, i64 0, i64 31" [array_io.c:67]   --->   Operation 227 'getelementptr' 'd_i_addr_31' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 228 [2/2] (0.73ns)   --->   "%d_i_load_31 = load i5 %d_i_addr_31" [array_io.c:67]   --->   Operation 228 'load' 'd_i_load_31' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 2.58>
ST_17 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln67_4 = sext i16 %d_i_load_4" [array_io.c:67]   --->   Operation 229 'sext' 'sext_ln67_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln67_5 = sext i16 %d_i_load_5" [array_io.c:67]   --->   Operation 230 'sext' 'sext_ln67_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln69_4 = sext i16 %d_i_load_12" [array_io.c:69]   --->   Operation 231 'sext' 'sext_ln69_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln69_5 = sext i16 %d_i_load_13" [array_io.c:69]   --->   Operation 232 'sext' 'sext_ln69_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (1.12ns)   --->   "%add_ln69_14 = add i16 %d_i_load_14, i16 %add_ln69_6" [array_io.c:69]   --->   Operation 233 'add' 'add_ln69_14' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 234 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_14" [array_io.c:69]   --->   Operation 234 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_17 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln69_14 = sext i16 %d_i_load_22" [array_io.c:69]   --->   Operation 235 'sext' 'sext_ln69_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 236 [1/1] (1.12ns)   --->   "%add_ln69_22 = add i16 %d_i_load_22, i16 %add_ln69_14" [array_io.c:69]   --->   Operation 236 'add' 'add_ln69_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln69_15 = sext i16 %d_i_load_23" [array_io.c:69]   --->   Operation 237 'sext' 'sext_ln69_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_16 = add i32 %acc_4_load, i32 %sext_ln67_4" [array_io.c:67]   --->   Operation 238 'add' 'add_ln67_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln67_21 = sext i17 %add_ln67_17" [array_io.c:67]   --->   Operation 239 'sext' 'sext_ln67_21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 240 [1/1] (1.12ns)   --->   "%add_ln67_18 = add i18 %sext_ln67_21, i18 %sext_ln69_4" [array_io.c:67]   --->   Operation 240 'add' 'add_ln67_18' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln67_22 = sext i18 %add_ln67_18" [array_io.c:67]   --->   Operation 241 'sext' 'sext_ln67_22' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 242 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_4 = add i32 %sext_ln67_22, i32 %add_ln67_16" [array_io.c:67]   --->   Operation 242 'add' 'temp_4' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_4, i32 %acc_4" [array_io.c:68]   --->   Operation 243 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_20 = add i32 %acc_5_load, i32 %sext_ln67_5" [array_io.c:67]   --->   Operation 244 'add' 'add_ln67_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln67_24 = sext i17 %add_ln67_21" [array_io.c:67]   --->   Operation 245 'sext' 'sext_ln67_24' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 246 [1/1] (1.12ns)   --->   "%add_ln67_22 = add i18 %sext_ln67_24, i18 %sext_ln69_5" [array_io.c:67]   --->   Operation 246 'add' 'add_ln67_22' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln67_25 = sext i18 %add_ln67_22" [array_io.c:67]   --->   Operation 247 'sext' 'sext_ln67_25' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_5 = add i32 %sext_ln67_25, i32 %add_ln67_20" [array_io.c:67]   --->   Operation 248 'add' 'temp_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_5, i32 %acc_5" [array_io.c:68]   --->   Operation 249 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [1/2] (0.73ns)   --->   "%d_i_load_30 = load i5 %d_i_addr_30" [array_io.c:67]   --->   Operation 250 'load' 'd_i_load_30' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln67_26 = sext i16 %d_i_load_30" [array_io.c:67]   --->   Operation 251 'sext' 'sext_ln67_26' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (1.12ns)   --->   "%add_ln67_25 = add i17 %sext_ln69_14, i17 %sext_ln67_26" [array_io.c:67]   --->   Operation 252 'add' 'add_ln67_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 253 [1/2] (0.73ns)   --->   "%d_i_load_31 = load i5 %d_i_addr_31" [array_io.c:67]   --->   Operation 253 'load' 'd_i_load_31' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 32> <RAM>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln67_29 = sext i16 %d_i_load_31" [array_io.c:67]   --->   Operation 254 'sext' 'sext_ln67_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (1.12ns)   --->   "%add_ln67_29 = add i17 %sext_ln69_15, i17 %sext_ln67_29" [array_io.c:67]   --->   Operation 255 'add' 'add_ln67_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.58>
ST_18 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln67_6 = sext i16 %d_i_load_6" [array_io.c:67]   --->   Operation 256 'sext' 'sext_ln67_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln67_7 = sext i16 %d_i_load_7" [array_io.c:67]   --->   Operation 257 'sext' 'sext_ln67_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln69_6 = sext i16 %d_i_load_14" [array_io.c:69]   --->   Operation 258 'sext' 'sext_ln69_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln69_7 = sext i16 %d_i_load_15" [array_io.c:69]   --->   Operation 259 'sext' 'sext_ln69_7' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (1.12ns)   --->   "%add_ln69_15 = add i16 %d_i_load_15, i16 %add_ln69_7" [array_io.c:69]   --->   Operation 260 'add' 'add_ln69_15' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 261 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_15" [array_io.c:69]   --->   Operation 261 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_18 : Operation 262 [1/1] (1.12ns)   --->   "%add_ln69_23 = add i16 %d_i_load_23, i16 %add_ln69_15" [array_io.c:69]   --->   Operation 262 'add' 'add_ln69_23' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_24 = add i32 %acc_6_load, i32 %sext_ln67_6" [array_io.c:67]   --->   Operation 263 'add' 'add_ln67_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln67_27 = sext i17 %add_ln67_25" [array_io.c:67]   --->   Operation 264 'sext' 'sext_ln67_27' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 265 [1/1] (1.12ns)   --->   "%add_ln67_26 = add i18 %sext_ln67_27, i18 %sext_ln69_6" [array_io.c:67]   --->   Operation 265 'add' 'add_ln67_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln67_28 = sext i18 %add_ln67_26" [array_io.c:67]   --->   Operation 266 'sext' 'sext_ln67_28' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 267 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_6 = add i32 %sext_ln67_28, i32 %add_ln67_24" [array_io.c:67]   --->   Operation 267 'add' 'temp_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 268 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_6, i32 %acc_6" [array_io.c:68]   --->   Operation 268 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln67_28 = add i32 %acc_7_load, i32 %sext_ln67_7" [array_io.c:67]   --->   Operation 269 'add' 'add_ln67_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln67_30 = sext i17 %add_ln67_29" [array_io.c:67]   --->   Operation 270 'sext' 'sext_ln67_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 271 [1/1] (1.12ns)   --->   "%add_ln67_30 = add i18 %sext_ln67_30, i18 %sext_ln69_7" [array_io.c:67]   --->   Operation 271 'add' 'add_ln67_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln67_31 = sext i18 %add_ln67_30" [array_io.c:67]   --->   Operation 272 'sext' 'sext_ln67_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 273 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%temp_7 = add i32 %sext_ln67_31, i32 %add_ln67_28" [array_io.c:67]   --->   Operation 273 'add' 'temp_7' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 274 [1/1] (0.00ns)   --->   "%store_ln68 = store i32 %temp_7, i32 %acc_7" [array_io.c:68]   --->   Operation 274 'store' 'store_ln68' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 1.46>
ST_19 : Operation 275 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_16" [array_io.c:69]   --->   Operation 275 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_19 : Operation 276 [1/1] (1.12ns)   --->   "%add_ln69_24 = add i16 %d_i_load_24, i16 %add_ln69_16" [array_io.c:69]   --->   Operation 276 'add' 'add_ln69_24' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.46>
ST_20 : Operation 277 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_17" [array_io.c:69]   --->   Operation 277 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_20 : Operation 278 [1/1] (1.12ns)   --->   "%add_ln69_25 = add i16 %d_i_load_25, i16 %add_ln69_17" [array_io.c:69]   --->   Operation 278 'add' 'add_ln69_25' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.46>
ST_21 : Operation 279 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_18" [array_io.c:69]   --->   Operation 279 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_21 : Operation 280 [1/1] (1.12ns)   --->   "%add_ln69_26 = add i16 %d_i_load_26, i16 %add_ln69_18" [array_io.c:69]   --->   Operation 280 'add' 'add_ln69_26' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.46>
ST_22 : Operation 281 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_19" [array_io.c:69]   --->   Operation 281 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_22 : Operation 282 [1/1] (1.12ns)   --->   "%add_ln69_27 = add i16 %d_i_load_27, i16 %add_ln69_19" [array_io.c:69]   --->   Operation 282 'add' 'add_ln69_27' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.46>
ST_23 : Operation 283 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_20" [array_io.c:69]   --->   Operation 283 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_23 : Operation 284 [1/1] (1.12ns)   --->   "%add_ln69_28 = add i16 %d_i_load_28, i16 %add_ln69_20" [array_io.c:69]   --->   Operation 284 'add' 'add_ln69_28' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.46>
ST_24 : Operation 285 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_21" [array_io.c:69]   --->   Operation 285 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_24 : Operation 286 [1/1] (1.12ns)   --->   "%add_ln69_29 = add i16 %d_i_load_29, i16 %add_ln69_21" [array_io.c:69]   --->   Operation 286 'add' 'add_ln69_29' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.46>
ST_25 : Operation 287 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_22" [array_io.c:69]   --->   Operation 287 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_25 : Operation 288 [1/1] (1.12ns)   --->   "%add_ln69_30 = add i16 %d_i_load_30, i16 %add_ln69_22" [array_io.c:69]   --->   Operation 288 'add' 'add_ln69_30' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.46>
ST_26 : Operation 289 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_23" [array_io.c:69]   --->   Operation 289 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_26 : Operation 290 [1/1] (1.12ns)   --->   "%add_ln69_31 = add i16 %d_i_load_31, i16 %add_ln69_23" [array_io.c:69]   --->   Operation 290 'add' 'add_ln69_31' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.46>
ST_27 : Operation 291 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_24" [array_io.c:69]   --->   Operation 291 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 28 <SV = 27> <Delay = 1.46>
ST_28 : Operation 292 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_25" [array_io.c:69]   --->   Operation 292 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 29 <SV = 28> <Delay = 1.46>
ST_29 : Operation 293 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_26" [array_io.c:69]   --->   Operation 293 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 30 <SV = 29> <Delay = 1.46>
ST_30 : Operation 294 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_27" [array_io.c:69]   --->   Operation 294 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 31 <SV = 30> <Delay = 1.46>
ST_31 : Operation 295 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_28" [array_io.c:69]   --->   Operation 295 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 32 <SV = 31> <Delay = 1.46>
ST_32 : Operation 296 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_29" [array_io.c:69]   --->   Operation 296 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 33 <SV = 32> <Delay = 1.46>
ST_33 : Operation 297 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_30" [array_io.c:69]   --->   Operation 297 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 34 <SV = 33> <Delay = 1.46>
ST_34 : Operation 298 [1/1] (0.00ns)   --->   "%spectopmodule_ln57 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [array_io.c:57]   --->   Operation 298 'spectopmodule' 'spectopmodule_ln57' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 299 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_o, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 299 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 300 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_o"   --->   Operation 300 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 301 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %d_i, void @empty_1, i32 0, i32 0, void @empty, i32 4294967295, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 301 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 302 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %d_i"   --->   Operation 302 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 303 [1/1] (1.46ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %d_o, i16 %add_ln69_31" [array_io.c:69]   --->   Operation 303 'write' 'write_ln69' <Predicate = true> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.72> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_34 : Operation 304 [1/1] (0.00ns)   --->   "%ret_ln71 = ret" [array_io.c:71]   --->   Operation 304 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.73ns
The critical path consists of the following:
	'getelementptr' operation ('d_i_addr', array_io.c:67) [17]  (0 ns)
	'load' operation ('d_i_load', array_io.c:67) on array 'd_i' [18]  (0.73 ns)

 <State 2>: 0.73ns
The critical path consists of the following:
	'load' operation ('d_i_load', array_io.c:67) on array 'd_i' [18]  (0.73 ns)

 <State 3>: 2.58ns
The critical path consists of the following:
	'load' operation ('acc_0_load', array_io.c:67) on static variable 'acc_0' [16]  (0 ns)
	'add' operation ('add_ln69', array_io.c:69) [21]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [22]  (1.46 ns)

 <State 4>: 2.58ns
The critical path consists of the following:
	'load' operation ('acc_1_load', array_io.c:67) on static variable 'acc_1' [23]  (0 ns)
	'add' operation ('add_ln69_1', array_io.c:69) [28]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [29]  (1.46 ns)

 <State 5>: 2.58ns
The critical path consists of the following:
	'load' operation ('acc_2_load', array_io.c:67) on static variable 'acc_2' [30]  (0 ns)
	'add' operation ('add_ln69_2', array_io.c:69) [35]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [36]  (1.46 ns)

 <State 6>: 2.58ns
The critical path consists of the following:
	'load' operation ('acc_3_load', array_io.c:67) on static variable 'acc_3' [37]  (0 ns)
	'add' operation ('add_ln69_3', array_io.c:69) [42]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [43]  (1.46 ns)

 <State 7>: 2.58ns
The critical path consists of the following:
	'load' operation ('acc_4_load', array_io.c:67) on static variable 'acc_4' [44]  (0 ns)
	'add' operation ('add_ln69_4', array_io.c:69) [49]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [50]  (1.46 ns)

 <State 8>: 2.58ns
The critical path consists of the following:
	'load' operation ('acc_5_load', array_io.c:67) on static variable 'acc_5' [51]  (0 ns)
	'add' operation ('add_ln69_5', array_io.c:69) [56]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [57]  (1.46 ns)

 <State 9>: 2.58ns
The critical path consists of the following:
	'load' operation ('acc_6_load', array_io.c:67) on static variable 'acc_6' [58]  (0 ns)
	'add' operation ('add_ln69_6', array_io.c:69) [63]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [64]  (1.46 ns)

 <State 10>: 2.58ns
The critical path consists of the following:
	'load' operation ('acc_7_load', array_io.c:67) on static variable 'acc_7' [65]  (0 ns)
	'add' operation ('add_ln69_7', array_io.c:69) [70]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [71]  (1.46 ns)

 <State 11>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln69_8', array_io.c:69) [75]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [76]  (1.46 ns)

 <State 12>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln69_9', array_io.c:69) [80]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [81]  (1.46 ns)

 <State 13>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln69_10', array_io.c:69) [85]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [86]  (1.46 ns)

 <State 14>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln69_11', array_io.c:69) [90]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [91]  (1.46 ns)

 <State 15>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln69_12', array_io.c:69) [95]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [96]  (1.46 ns)

 <State 16>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln69_13', array_io.c:69) [100]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [101]  (1.46 ns)

 <State 17>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln69_14', array_io.c:69) [105]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [106]  (1.46 ns)

 <State 18>: 2.58ns
The critical path consists of the following:
	'add' operation ('add_ln69_15', array_io.c:69) [110]  (1.12 ns)
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [111]  (1.46 ns)

 <State 19>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [116]  (1.46 ns)

 <State 20>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [121]  (1.46 ns)

 <State 21>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [126]  (1.46 ns)

 <State 22>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [131]  (1.46 ns)

 <State 23>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [136]  (1.46 ns)

 <State 24>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [141]  (1.46 ns)

 <State 25>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [146]  (1.46 ns)

 <State 26>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [151]  (1.46 ns)

 <State 27>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [163]  (1.46 ns)

 <State 28>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [175]  (1.46 ns)

 <State 29>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [187]  (1.46 ns)

 <State 30>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [199]  (1.46 ns)

 <State 31>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [211]  (1.46 ns)

 <State 32>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [223]  (1.46 ns)

 <State 33>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [235]  (1.46 ns)

 <State 34>: 1.46ns
The critical path consists of the following:
	fifo write operation ('write_ln69', array_io.c:69) on port 'd_o' (array_io.c:69) [247]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
