energydriven integr hardwaresoftwar optim use simplepow emerg plethora embed portabl applic energi dissip join throughput area accuracyprecis major design constraint thu design must concern optim estim energi consumpt circuit architectur softwar research energi optim andor estim focus singl compon system look across interact spectrum hardwar softwar novelti new energi estim framework simplepow evalu energi consid system whole rather sum part concurr support compil architectur experiment present design use simplepow framework includ transitionsensit cycleaccur datapath energi model interfac analyt transit sensit energi model memori bu subsystem respect analyz energi consumpt ten code multidimension array domain domain import embed video signal process system appli differ compil architectur optim experi demonstr earli estim simplepow energi estim framework help identifi system energi hotspot enabl architect compil design focu effort area b introduct 95 current microprocessor go embed system need low power design becom vital even environ limit batteri life power becom major constraint due concern circuit reliabl packag cost increas need low power system motiv larg bodi research low power processor research howev focus reduc energi 1 isol subsystem eg processor core onchip memori etc rather system whole 7 focu research provid insight energi hotspot system evalu implic appli combin architectur softwar optim overal energi consumpt order perform research architecturallevel power estim tool provid fast evalu energi impact variou optim earli design cycl essenti 2 howev prototyp research tool methodolog exist support highlevel estim paper present design architecturallevel energi estim framework simplepow knowl edg first framework capabl evalu integr impact hardwar softwar optim overal system energi contrast coars grain current measurementbas techniqu 26 17 new tool cycleaccur provid finegrain energi consumpt estim processor core current fivestag pipelin instruct set architectur isa also account energi consum memori bu subsystem simplepow also leverag simplescalar toolset 3 execut integ subset simplescalar isa memori subsystem domin sourc power dissip variou video signal process embed system 6 exist low power work focus address problem design energi effici memori architectur powerawar softwar 12 25 23 howev effort studi influenc energi consumpt system compon even fewer consid integr impact hardwar softwar optim import evalu influenc optim overal system energi save power distribut across differ compon system studi help identifi chang 1 dynam energi consum cmo circuit given switch activ line c capacit load v suppli voltag consid impact leakag power system energi hotspot enabl architect compil design focu effort address area studi embark ambiti goal specif tri answer follow question ffl energi consum across differ part system possibl evalu energi distribut fast accur fashion differ applic ffl effect stateoftheart performanceori compil optim overal system energi consumpt individu system compo nent applic optim caus chang energi hotspot system ffl impact power performanceori memori system modif energi consumpt compil optim influenc effect modif ffl impact advanc process technolog energi breakdown system emerg new technolog eg embed dram 22 result major paradigm shift focu architect compil writer knowledg prior effort extens studi issu unifi framework entir system paper set answer question use code drawn multidimension array domain domain import signal video process embed system rest paper organ follow next section present design energi estim frame work simplepow section 3 present distribut energi across differ system compon use set benchmark code influenc performanceori compil optim system energi examin section 4 section 5 investig influenc energyeffici cach architectur system power section 6 studi implic emerg memori technolog system en ergi final section 7 summar contribut work outlin direct futur research 2 simplepoweranenergyestima tion framework answer question pose section 1 requir tool allow architect compil writer estim energi consum system energi estim framework develop purpos sim plepow depict figur 1 purpos work use system consist processor core onchip instruct data cach offchip memori interconnect buse core cach cach offchip memori need framework tool allow us estim energi consum modul system analyt model memori compon use success sever research 13 25 studi power code energi object file energi io pad memori bu optim modul energi energi energi statist simplepow simplepow execut simplescalar assembl main memori icach dcach cachebu simul power estim interfac 50v 20u 08u tabl simplepow simplescalar gcc simplescalar gld ga simplescalar optim rt level low level compil optim compil high level optim output modul figur 1 simplepow energi estim frame work consist compil framework energi simul captur energi consum fivestag pipelin instruct set archi tectur memori system buse tradeoff differ cachememori configur model attempt captur analyt energi consum memori address decod memori core readwrit circuitri sens amplifi cach tag match logic model also accommod low power cach memori optim cach block buffer 13 cach subbank 25 13 bitlin segment 12 etc analyt model estim energi consum per access accommod energi differ found sequenc access exampl sinc energi consumpt impact switch activ iti two sequenti memori access may exhibit differ address decod energi consumpt howev simpl analyt energi model memori prove quit reliabl 13 approach use simplepow estim energi consum memori energi consumpt buse depend switch activ bu line interconnect capacit bu line offchip buse much larger capacit load onchip buse switch activ captur energi model refer techniqu transitionsensit approach contrast exampl analyt model use memori sub system energi model use simplepow system buse transitionsensit wide varieti techniqu propos reduc system level interconnect energi rang circuit level optim use lowsw charg recoveri buse architectur level optim use segment buse algorithm level optim use signal encod en code data way reduc switch activ buse 11 technolog scale deep submicron chip size grow multiprocessor chip architectur becom norm system level interconnect structur account larger larger portion chip energi delay paper includ energi consum buse memori system energi unless specifi otherwis final system modul consid processor core support architectur compil optim research pose section 1 energi estim core must transitionsensit point design process order support whatif experiment processor core specifi architecturallevel rtl level howev without structur capacit inform part gatelevel design descript obtain via time consum logic synthesi interconnect capacit inform part physicallevel design descript obtain via time consum vlsi design difficult obtain capacit valu need estim energi consumpt simplepow solv dilemma use predefin transitionsensit model function unit estim energi consumpt datapath approach first propos mehta irwin owen 20 transitionsensit model contain switch capacit function unit input transit obtain vlsi layout extens simul function unit model built reus mani differ architectur configur simplepow time captur energi consum core datapath develop transitionsensit model control path would extrem difficult one way model control path power would analyt case simplepow processor core energi consum datapath much larger energi consum control logic due rel simpl control logic architectur simul simplepow paper integ isa simplescalar five stage risc pipelin function unit energi model 20 08 035 technolog develop variou unit includ flipflop adder regist file multipli alu barrel shifter multiplex or decod simplepow output energi consum one execut cycl next mine transit sensit energi model provid function unit sum estim energi consum instruct cycl size energi tabl could howev becom larg number input bitdepend function unit increas unit like regist bit posit switch activ independ thu one small tabl character one flipflop suffici solv tabl size problem partit function unit smaller submodul exampl regist file partit five major submodul five 532 decod wordlin driver write data driver read senseamplifi 32 theta 32 cell array energi tabl construct submodul exampl 1024 entri tabl index pair five current five previou regist select address bit develop regist file decod com ponent tabl share five decod regist file sinc write data driver read sens amplifi word line divid array cell bit independ submodul energi tabl quit small 32 theta 32 5port regist file power estim approach took much less 01 second input transit oppos 55642 second requir circuit level simul use hspice machin run hspice simul simul sun ultra10 640 mbyte memori transitionsensit model approach valid accur averag error rate 898 use actual current measur commerci dsp architectur 9 mention earlier simplepow current use combin analyt transitionsensit energi model memori system overal energi memori system given energi consum instruct cach icach data cach dcach edcach evalu use analyt model valid accur within 24 error convent cach system 13 24 extend model consid energi consum write well also parameter cach model captur differ architectur optimiza tion ebus includ energi consum address data buse icachedcach datap ath evalu monitor switch activ bu line assum capacit load 05pf per line energi consum io pad extern buse main memori cach epad evalu similarli capacit load 20pf per line main memori energi emm base model 24 assum per main memori access energi refer em rest paper 495theta10 gamma9 j base data cypress cy7c1326133 sram chip simplepow framework model influenc clock compon architectur ie assum clock gate implement captur energi consum clock gener clock distribut network exist clock energi estim model 19 8 requir clock load physic dimens design obtain physic design difficult estim absenc structur infor mation howev realiz import addit compon system energi consumpt plan address futur research 3 energi distribut emerg energi consumpt critic constraint system design essenti identifi energi hotspot system earli design cycl signific work estim optim system power 7 howev mani focus estimat ingoptim specif compon system captur integr impact circuit architectur softwar optim exist highlevel rtl energi estim techniqu provid coars grain measur result 2040 error rel transistor level estim 2 contrast simplepow provid integr cycleaccur energi estim mechan captur energi consum program sourc array input size kb instruct count dcach miss rate dtdtz ap perfect club 17 1605 42119337 0135 bmcm wss perfect club 11 126 89539244 0105 psmoo tf perfect eflux tf perfect club 5 297 12856306 0114 amhmtm wss perfect tabl 1 program use experi dcach miss rate 1k direct map cach line size instruct count dynam instruct count1030507090 energi consum compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm regist file pipelin regist arithmet unit energi consum pipelin stage tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b fetch decod execut memori writeback figur 2 energi distribut major energi consum data path compon b pipelin stage memori pipelin stage energi consumpt includ icach dcache2060100 energi consum memori system compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm buse icach dcach io pad imemori dmemory2060100 energi consum memori system compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b buse icach dcach io pad imemori dmemori figur 3 energi distribut memori system 1k 4way dcach b 8k 4way dcach imemori dmemori energi consum access main memori instruct data respect origin unoptim optim memori system energi datapath memori system energi energi mj energi mj 1way 2way 4way 8way mj 1way 2way 4way 8way tomcatv 39 4k 758 1711 1727 1754 42 4k 523 346 349 354 btrix 302 4k 10232 5136 4326 3715 288 4k 10930 7188 6411 5932 mxm 343 4k 11239 5227 4053 2675 837 4k 3420 1737 1595 1746 8k 10593 3778 2406 2450 8k 3005 1926 1964 1996 vpenta 16 4k 1096 1129 1136 1138 19 4k 772 606 589 590 8k 784 809 827 874 8k 662 578 574 576 adi 43 4k 1669 1367 1364 1369 52 4k 905 773 831 770 1k 21493 14028 11461 10648 1k 19274 8231 5162 4316 dtdtz 275 4k 8805 8577 8151 8612 312 4k 4281 1802 1801 1368 bmcm 592 4k 10076 6542 5361 3859 900 4k 7244 4168 2898 2275 psmoo 116 4k 3419 3407 3289 3439 161 4k 1257 1024 882 896 3413 2675 2677 2692 8k 918 811 815 841 eflux 86 4k 3830 3649 3686 3796 101 4k 2261 1929 1927 1935 amhmtm 598 4k 6237 2711 2599 2651 665 4k 7489 3033 2870 3000 8k 5783 3084 3019 3098 8k 5513 2175 2327 2653 4472 4037 4032 4118 16k 3682 2905 2876 2976 tabl 2 energi consumpt variou dcach configur case 8k directmap icach line size writeback polici core base 08 33v technolog use differ compon system section present energi characterist ten benchmark code written c languag 2 shown tabl 1 multidimension array domain import characterist code access larg array use nest loop applic run energyconstrain signal video embed process system exhibit similar characterist sinc simplepow current work integ data type float point data access code convert oper integ data particular memori access pattern term tempor spatial local chang order limit simul time scale input size howev benchmark run complet experiment cach size 1k16k use studi rel small focu resourceconstrain embed system energi consum system divid two part datapath energi memori system energi origin code fortran convert c pay particular attent origin data access pattern jor energi consum compon datapath regist file pipelin regist function unit eg alu multipli divid datapath multiplex memori system energi includ energi consum icach dcach address data buse address data pad offchip main memori tabl 2 provid energi consumpt mj benchmark datapath memori system variou dcach con figur case paper 8k direct map icach line size 32 byte dcach icach writeback cach polici core base 08 33v technolog use also present singl datapath energi valu differ configur due effici stall power reduct techniqu eg clock gate pipelin regist employ datapath aggress clock gate assum simplepow energi consum stall cycl observ insignific simul exampl tomcatv expend maximum 1 total datapath energi stall cach configur studi observ datapath energi consumpt rang 1577mj 59776mj variou code determin dynam instruct length switch ac energi consum compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm regist file pipelin regist arithmet unit energi consum pipelin stage tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b fetch decod execut memori writeback figur 4 energi distribut major energi consum data path compon b pipelin stage appli code transform memori pipelin stage energi consumpt includ icach dcach tiviti datapath compar memori system energi datapath energi order two smaller magnitud result corrobor need extens research optim memori system power 25 6 13 7 next zoomin major energi consum compon datapath observ figur 2a pipelin regist regist file form energi hotspot datapath contribut 5870 overal datapath energi extens use pipelin dsp data path improv perform 1 facilit circuit optim voltag scale exacerb pipelin regist energi consumpt also larger multipleport regist file requir support multipl issu machin increas regist file energi consumpt core energi distribut also found rel independ code analyz undoubt impact simul integ data op erat energi consum stage pipelin calcul simplepow shown figur 2b decod stage energi includ control logic energi consumpt sinc model simplepow pipelin regist main contribut energi consum memori stage sinc icach dcach energi consumpt includ execut stage pipelin contain arithmet unit major energi consum entir datapath sinc regist file energi consumpt split decod writeback stage memori system energi consumpt gener reduc decreas capac conflict miss dcach size associ increas see tabl 2 yet thirti seven fifti case move 4way 8way dcach memori system energi consumpt creas similar trend observ fifteen forti case move 8k 16k dcach move larger cach size higher associt increas energi consumpt per access howev mani case per access cost amort energi reduct due fewer number access main memori cours number misseshit equal use less sophist cach lead lower energi consumpt figur 3a show energi distribut memori system compon 1k 4way dcach configur main memori energi consumpt domin due larg number dcach miss btrix amhmtm data access per instruct smallest amhmtm major instruct access satisfi icach result signific icach energi consumpt wherea btrix exhibit rel poor instruct cach local number icach miss 100 time next signific benchmark result increas energi consumpt main memori increas data cach size major data access satifi data cach henc overal contribut icach dcach becom signific observ figur 3b simplepow provid comprehens framework identifi energi hotspot system help hardwar softwar design focu address bot tleneck rest paper evalu softwar architectur optim target address energi hotspot system name energi consum data access 4 impactofcompileroptim evalu impact compil optim overal energi consumpt use highlevel compil framework base loop iter space data ar ray layout transform studi framework propos 14 enhanc iter space tile loop fusion loop distribut loop unrol scalar placement thu compil abl appli suitabl combin loop data transform given input code optim select criteria similar present 14 enhanc framework take input code written c appli optim primarili improv tempor spatial data local tile techniqu employ similar one explain 27 select suitabl tile size given code input size cach configur loop unrol algorithm care weigh advantag increas regist reus disadvantag larger loop nest select optim degre unrol similar spirit techniqu discuss 5 energi consum memori system compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm buse icach dcach io pad imemori dmemory2060100 energi consum memori system compon tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b buse icach dcach io pad imemori dmemori figur 5 energi distribut memori system appli code transform 1k 4way dcach b 8k 4way dcach imemori dmemori energi consum access main memori instruct data respect numer studi show effect optim perform eg 21 28 impact energi consumpt differ part comput system howev remain larg unstudi studi import optim becom popular embed system keep pace increas use highlevel languag compil techniqu system 18 detail analysi energi variat brought techniqu architect see compon energi hotspot develop suitabl architectur solut account influenc optim expect compil optim particular target improv data local reduc overal energi consum memori subsi tem side effect reduc number offchip data access satisfi major refer cach impact energi consum datapath hand clear observ section 3 energi consum memori subsystem much higher consum datapath might true unoptim code due larg number offchip access would interest see whether still hold localityenhanc compil optim tabl also show result datapath memori system energi consumpt result appli compil transform interest observ optim increas datapath power code except btrix increas due complex loop structur array subscript express result optim sinc optim btrix compil use linear loop transform ie transform contain loop permut loop revers loop skew 28 datapath energi increas next observ reduct memori system energi make datapath power signific ex ampl optim mxm benchmark datapath power constitut 29 overal system energi 8k 8way cach configur compar 123 optim fact datapath power becom larger consum memori system consid energi expend instruct ac cess signific optim target improv data cach perform thu import architect continu look optim datapath energi consumpt rather focu memori system optim compil optim littl effect energi distribut datapath compon pipelin stage shown figur 4a b howev energi distribut shown figur 5 memori system show distinct differ unoptim origin version see figur 3 optim case rel contribut main memori significantli reduc due data cach hit henc observ contribut icach dcach energi consumpt becom signific optim code use thu energyeffici icach dcach architectur becom import execut compil optim code effect architectur circuit techniqu design energyeffici cach discuss section 5 mention earlier normal compil automat select suitabl set optim given code cach topolog sinc use heurist guarante arriv optim solut addit automat optim select also implement directivebas optim scheme reli userprovid direct depend appli necessari loop data transform next forc compil use compil direct appli eight combin three mainstream loop optim 28 name loop unrol tile linear loop transform mxm benchmark result present figur 6 reveal best compil transform energi perspect vari base cach configur observ present new challeng compil writer embed system aggress optim although may lead minimum execut time necessarili result best code energi point view 1way 2way 4way 8way 1way 2way 4way 8way memori energi joul origin loop opt unrol tile loop optunrol loop opttil tiledunrol tiledloop optunrol figur energi distribut memori system differ dcach configur result differ code transform origin unoptim program loop opt denot code optim use linear loop transform unrol denot version loop unrol use tile version tile appli 5 energi effici cach architectur studi cach energi consumpt rel new optim techniqu broadli classifi circuit architectur main circuit optim includ activ portion cell bit dbl word line reduc bit line swing use puls word line pwl isol sens amplifi ibl charg recycl io buffer 12 applic optim independ code sequenc mani architectur techniqu propos optim memori system 25 13 16 mani techniqu introduc new level memori hierarchi cach processor dat apath instanc work kin et al 16 propos access small filter cach access first level cach idea reduc energi consumpt avoid access larger cach techniqu neg impact perform result signific energi save blockbuff bb mechan 13 use similar idea access last access buffer cach line access cach unlik circuit optim effect architectur techniqu influenc applic characterist compil optim use instanc softwar techniqu use improv local cach line group success access data cach buffer scheme exploit improv local thu increas spatial local within cach line softwar techniqu save energi detail studi interact softwar optim effect energyeffici cach architectur use compil writer hardwar design captur impact circuit optim energi estim framework measur influenc appli differ combin circuit optim use four differ layout 05kbit sram use hspice simu lation observ energi consum reduc averag 29 52 compar unoptim sram appli pwlibl pwlibldbl optim conserv util 29 reduct achiev pwlibl scheme captur effici circuit optim analyt model memori system energi refer pwlibl scheme ibl rest paper conveni first studi interact compil optim effect bb mechan order studi interact dcach enhanc includ buffer last access set cach block one block buffer way code exhibit increas spatial tempor local effect exploit buffer defin rel energi save ratio optim code opt unoptim code orig given hardwar optim hopt rel energi save ratio energi consum due execut optim unoptim code respect without hopt e optcodehopt e orighopt correspond valu hopt measur enabl us evalu effect compil optim exploit hardwar optim techniqu figur 7 show rel energi save ratio bb observ block buffer mechan effect reduc energi optim code except eflux due better spatial tempor local exhibit compil optim code improv local result hit block buffer averag optim code achiev 19 18 energi save rel origin code use directmap 4way cach bb reason optim eflux code take better advantag bb unoptim code access tempor local unoptim code better cluster lead increas data reus block buffer next appli combin ibl bb execut optim code find combin effect circuit architectur softwar optim overal memori system energi observ figur 8 dcach energi consumpt reduc 588 587 directmap 4way cach configur thu architectur circuit techniqu work togeth reduc energi consumpt even highli optim code sig nificantli bb ibl optim effect reduc energi consum dcach import investig impact overal memori energi reduct found memori system energi reduc 67 11 use directmap 4way cach configur see figur 9 also investig influenc bbibl optim dcach due reduct energi per main memori access em result emerg technolog embed dram edram 22 figur 10 show combin bb ibl techniqu reduc memori system energi 277 new futur tech 7rel energi save optim unoptim code btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm 03 02 01010305rel energi save optim unoptim code b btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm figur 7 rel energi save ratio dcach optim code unoptim code use bb 1way dcach b 4way dcach nolog potenti reduc per access energi order magnitud use em495e10j compar 163 reduct current technolog em495e9j simplepow similarli use evalu influenc new technolog energyeffici techniqu bb energi consum system whole individu compon particular next evalu combin recent use waypredict cach bb mechan waypredict cach use address longer cycl time associ cach compar direct map cach 4 prior effort focuss waypredict cach address perform problem energi effici cach architectur evalu recent inou et al 10 work mru recent use algorithm predict probe singl way first use predict turn fail remain way access time next cycl refer techniqu mru scheme cach use mru cach must note mru cach could increas cach access cycl time 4 15 howev work focu energi estim optim rather investig energyperform tradeoff studi effect combin two differ architectur techniqu optim system energi also evalu impact softwar optim enabl simplepow optim compil mru predict studi energi save obtain use mru cach 4way associ cach configur observ figur 11 optim code benefit mru scheme obtain 21 save origin code averag increas local optim code increas number success probe predict way mru cach also find use mru scheme reduc dcach energi 702 averag optim code compar use convent 8k 4way associ cach see figur 12a increment addit bb ibl provid addit 105 55 energi reduct respect figur 12b show energi save entir memori system 23 242 264 mru bb ibl appli increment order 01010305rel energi save optim unoptim code btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm figur rel energi save ratio dcach optim code unoptim code use mru 4way dcach studi section find optim code effici reduc number costli term energi access main memori also effect exploit energi effici architectur mechan mru cach bb also find increment benefit appli bb scheme mru cach significantli smaller compar use techniqu individu design use similar earli energi estim provid simplepow perform energycostperform tradeoff new energi effici techniqu 6 implicationsofenergyeffici emerg new technolog combin energyeffici circuit architectur compil techniqu reduc memori system energi potenti creat paradigm shift import energi optim memori system datapath unit consid influenc chang energi consum per main memori access em chang emin due new process technolog 22 reduct physic distanc main memori datapath tabl 3 show memori system energi differ valu em four differ cach organ use two optim code note valu use far paper lowest em valu experi section 495 theta 10 gamma11 correspond dcach energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm base dcach energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base figur 8 dcach energi consumpt optim code use bb ibl 1way 8k dcach b 4way 8k dcaches01030507memori system energi consumptionj tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm base memori system energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base figur 9 memori system energi optim code use bb use 1way 8k dcach b 4way 8k dcaches01030507 memori system tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm base memori system tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base figur 10 memori system energi optim code use bb use 4way 16k dcach data cach energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm base mru memori system energi consumpt tomcatv btrix mxm vpenta adi dtdtz bmcm psmoo eflux amhmtm b base mru mrubbibl figur 12 energi consumpt combin mru bb ibl techniqu appli 8k 4way associ cach configur base dcach b memori system magnitud energi per firstlevel onchip cach access current technolog recal datapath energi consumpt optim mxm psmoo code 837mj 161mj respect see tabl 2 consid fact larg amount main memori storag capac come closer cpu 22 expect see em valu lower futur chang could make energi consum datapath larger energi consum memori exampl 1k 4way cach energi valu datapath becom larger memori system mxm 7 conclus need energi effici architectur becom critic ever prolifer embed devic also increas complex emerg system chip paradigm make essenti make good energyconsci decis earli design cycl help defin design paramet elimin incorrect design path studi introduc comprehens framework provid earli energi estim architectur level uniqu framework captur integr impact hardwar softwar optim provid abil studi system whole individu compon isol work tri answer question rais section 1 use framework major find research follow ffl transitionsensit cycleaccur architecturallevel approach use provid fast compar circuitlevel simul rel accur estim energi consumpt datapath exampl regist file energi estim simul within 2 circuit level simul ffl energi hotspot datapath identifi pipelin regist regist file consum 58 70 overal datapath energi execut origin unoptim code howev datapath energi found order two magnitud less memori system energi multidimension array code ffl main memori energi consumpt account almost system energi small cach configur execut unoptim code applic highlevel compil optim significantli reduc main memori energi caus dcach icach datapath energi contribut becom signific exam ple contribut datapath energi overal system energi 8k 8way dcach increas 123 295 benchmark mxm optim ffl improv spatial tempor local optim code use reduc access main memori also exploit energyeffici cach architectur better unoptim code optim code save 21 time energi use recent use waypredict cach scheme compar execut unoptim code also save 19 energi use block buffer emerg technolog coupl combin energyeffici circuit architectur compil optim shift energi hotspot found order magnitud reduct main memori energi access made possibl edram technolog datapath energi consumpt becom larger memori system energi execut optim mxm code 4way dcach work observ compil optim provid signific energi save entir system simplepow framework also use evalu effect highlevel algorithm architec tural compil tradeoff energi also observ energyeffici architectur reduc energi consum even highli optim code significantli fact much better unoptim code understand interact hardwar softwar optim system energi gain work help architect compil writer develop energyeffici system paper look small subset issu respect studi integr impact hardwaresoftwar optim energi lot issu ripe futur research interact algorithm selec mxm confi memori energi mj gurat 1k 1way 413 819 1326 5382 10452 51011 101712 507311 1k 4way 381 459 558 1343 2326 10184 20009 98600 4k 1way 808 913 1045 2101 3420 13979 27176 132753 4k 4way 862 892 929 1225 1596 4559 8262 37889 psmoo confi memori energi mj gurat 1k 1way 131 350 625 2822 5568 27534 54993 274661 1k 4way 94 156 234 858 1637 7873 15668 78026 4k 1way 173 217 272 709 1258 5639 11117 54936 4k 4way 184 213 248 529 882 3702 7230 35421 tabl 3 impact differ em valu total memori system energi consumpt optim mxm psmoo tion lowlevel compil optim lowpow memori structur address futur work 8 acknowledg author would like thank anonym review whose commment help improv paper work sponsor part grant nsf mip9705128 sun microsystem intel 9 r high perform dsp what hot what proceedingsin proceed intern symposium low power electron designproceed emerg power manag tool processor design simplescalar tool set predict sequenti associ cach custom memori manag methodolog explor memori organ embed multimedia system design low power digit cmo design clock power issu systemonchip design valid architectur level power analysi techniqu energi issu multimedia system trend lowpow ram circuit technolog analyt energi dissip model low power cach improv local use loop data transform integr framework inexpens implement selfassoci filter cach framework estim minim energi dissip embed hwsw system code gener optim embed digit signal processor power consumpt estim cmo vlsi chip energi character base cluster advanc compil design implement softwar design low power memori explor low power cach design energi effici instruct level power analysi optim softwar combin loop transform consid cach schedul high perform compil parallel comput tr inexpens implement setassoci instruct level power analysi optim softwar energi character base cluster combin loop transform consid cach schedul analyt energi dissip model lowpow cach softwar design low power filter cach unrollandjam use uniformli gener set framework estim minim energi dissip embed hwsw system valid architectur level power analysi techniqu high perform dsp what hot what emerg power manag tool processor design advanc compil design implement improv local use loop data transform integr framework waypredict setassoci cach high perform low energi consumpt low power digit cmo design m32rdintegr dram microprocessor cach design energi effici predict sequenti associ cach clock power issu systemonachip design code gener optim embed digit signal processor ctr g palermo c silvano valsecchi v zaccaria systemlevel methodolog fast multiobject design space explor proceed 13th acm great lake symposium vlsi april 2829 2003 washington c usa l salvemini sami sciuto c silvano v zaccaria r zafalon methodolog effici architectur explor energydelay tradeoff embed system proceed acm symposium appli comput march 0912 2003 melbourn florida n vijaykrishnan mahmut kandemir mari jane irwin hyun suk kim wu ye david duart evalu integr hardwaresoftwar optim use unifi energi estim framework ieee transact comput v52 n1 p5976 januari euiyoung chung luca benini giovanni de mich automat sourc code special energi reduct proceed 2001 intern symposium low power electron design p8083 august 2001 huntington beach california unit state gianluca palermo cristina silvano vittorio zaccaria powerperform systemlevel explor microsparc2bas embed architectur proceed confer design autom test europ design forum p20182 march 0307 nam sung kim taeho kgil valeria bertacco todd austin trevor mudg microarchitectur power model techniqu deep submicron microprocessor proceed 2004 intern symposium low power electron design august 0911 2004 newport beach california usa nam sung kim todd austin trevor mudg dirk grunwald challeng architectur level power model power awar comput kluwer academ publish norwel 2002 jun yang rajiv gupta energyeffici load store reus proceed 2001 intern symposium low power electron design p7275 august 2001 huntington beach california unit state david brook pradip bose stanley e schuster han jacobson prabhakar n kudva alper buyuktosunoglu johndavid wellman victor zyuban manish gupta peter w cook powerawar microarchitectur design model challeng nextgener microprocessor ieee micro v20 n6 p2644 novemb 2000 peter petrov alex orailoglu data cach energi minim programm tag size match applic proceed 14th intern symposium system synthesi septemb 30octob 03 2001 montral pq canada david brook pradip bose margaret martonosi powerperform simul design valid strategi acm sigmetr perform evalu review v31 n4 p1318 march 2004 g esakkimuthu n vijaykrishnan kandemir j irwin memori system energi poster session influenc hardwaresoftwar optim proceed 2000 intern symposium low power electron design p244246 juli 2527 2000 rapallo itali todd austin eric larson dan ernst simplescalar infrastructur comput system model comput v35 n2 p5967 februari 2002 diana marculescu anoop iyer applicationdriven processor design explor powerperform tradeoff analysi proceed 2001 ieeeacm intern confer computeraid design novemb 0408 2001 san jose california kang mahmut kandemir narayanan vijaykrishnan mari jane irwin rajarathnam chandramouli studi energi trade off offload computationcompil javaen mobil devic ieee transact parallel distribut system v15 n9 p795809 septemb 2004 lee shidhartha da valeria bertacco todd austin david blaauw trevor mudg circuitawar architectur simul proceed 41st annual confer design autom june 0711 2004 san diego ca usa weip liao lei power model reduct vliw processor compil oper system low power kluwer academ publish norwel victor zyuban unifi architectur level energyeffici metric proceed 12th acm great lake symposium vlsi april 1819 2002 new york new york usa lui villa michael zhang krste asanovi dynam zero compress cach energi reduct proceed 33rd annual acmiee intern symposium microarchitectur p214220 decemb 2000 monterey california unit state v delaluz kandemir n vijaykrishnan j irwin sivasubramaniam kolcu compilerdirect array interleav reduc energi multibank memori proceed 2002 confer asia south pacif design automationvlsi design p288 januari 0711 2002 gianluca palermo cristina silvano vittorio zaccaria multiobject design space explor embed system journal embed comput v1 n3 p305316 august 2005 ozgur celebican tajana simun rose vincent j mooney iii energi estim peripher devic embed system proceed 14th acm great lake symposium vlsi april 2628 2004 boston usa trevor mudg power firstclass architectur design constraint comput v34 n4 p5258 april 2001 k ananda vardhan n srikant transit awar schedul increas continu idleperiod resourc unit proceed 2nd confer comput frontier may 0406 2005 ischia itali yongxin zhu wengfai wong tefan andrei integr perform power model superscalar processor design proceed 2005 confer asia south pacif design autom januari 1821 2005 shanghai china g chen kandemir n vijaykrishnan j irwin w wolf energi save compress embed java environ proceed tenth intern symposium hardwaresoftwar codesign may 0608 2002 est park colorado junghi min hojung cha vason p srini dynam power manag dram use access physic address microprocessor microsystem v31 n1 p1524 februari 2007 todd l cignetti kiril komarov carla schlatter elli energi estim tool palm g chen mahmut kandemir narayanan vijaykrishnan mari jane irwin mario wolczko adapt garbag collect batteryoper environ proceed 2nd java virtual machin research technolog symposium p112 august 0102 2002 kadayif kandemir karakoy energi save strategi base adapt loop parallel proceed 39th confer design autom june 1014 2002 new orlean louisiana usa kim n vijaykrishnan kandemir j irwin energyeffici instruct cach use pagebas placement proceed 2001 intern confer compil architectur synthesi embed system novemb 1617 2001 atlanta georgia usa mahmut kandemir n vijaykrishnan mari jane irwin compil optim low power system power awar comput kluwer academ publish norwel 2002 giovanni agosta gianluca palermo cristina silvano multiobject coexplor sourc code transform design space architectur lowpow embed system proceed 2004 acm symposium appli comput march 1417 2004 nicosia cypru kadayif kandemir u sezer integ linear program base approach parallel applic onchip multiprocessor proceed 39th confer design autom june 1014 2002 new orlean louisiana usa v delaluz sivasubramaniam kandemir n vijaykrishnan j irwin schedulerbas dram energi manag proceed 39th confer design autom june 1014 2002 new orlean louisiana usa ramon canal antonio gonzlez jame e smith low power pipelin use signific compress proceed 33rd annual acmiee intern symposium microarchitectur p181190 decemb 2000 monterey california unit state kadayif kandemir tune insensor data filter reduc energi consumpt wireless sensor network proceed confer design autom test europ p20852 februari 1620 2004 russ joseph margaret martonosi runtim power estim high perform microprocessor proceed 2001 intern symposium low power electron design p135140 august 2001 huntington beach california unit state ozturk g chen kandemir karakoy cach miss cluster bank memori system proceed 2006 ieeeacm intern confer computeraid design novemb 0509 2006 san jose california gilberto contrera margaret martonosi jinzhan peng roy ju gueiyuan lueh xtrem power simul intel xscale core acm sigplan notic v39 n7 juli 2004 mahmut kandemir j ramanujam choudhari exploit share scratch pad memori space embed multiprocessor system proceed 39th confer design autom june 1014 2002 new orlean louisiana usa min zhao bruce childer mari lou soffa predict impact optim embed system acm sigplan notic v38 n7 juli mat brorsson mikael collin adapt flexibl dictionari code compress embed applic proceed 2006 intern confer compil architectur synthesi embed system octob 2225 2006 seoul korea peter grun nikil dutt alex nicolau apex access pattern base memori architectur explor proceed 14th intern symposium system synthesi septemb 30octob 03 2001 montral pq canada john seng eric tune dean tullsen reduc power dynam critic path inform proceed 34th annual acmiee intern symposium microarchitectur decemb 0105 2001 austin texa huiyang zhou mark c toburen eric rotenberg thoma cont adapt mode control staticpowereffici cach design acm transact embed comput system tec v2 n3 p347372 august brook p bose v srinivasan k gschwind p g emma g rosenfield new methodolog earlystag microarchitecturelevel powerperform analysi microprocessor ibm journal research develop v47 n56 p653670 septemb viji srinivasan david brook michael gschwind pradip bose victor zyuban philip n strenski philip g emma optim pipelin power perform proceed 35th annual acmiee intern symposium microarchitectur novemb 1822 2002 istanbul turkey gilberto contrera margaret martonosi jinzhang peng gueiyuan lueh roy ju xtrem power perform simul intel xscale core design experi acm transact embed comput system tec v6 n1 februari 2007 lode nachtergael vivek tiwari nikil dutt system architecturelevel power reduct microprocessorbas commun multimedia applic proceed 2000 ieeeacm intern confer computeraid design novemb 0509 2000 san jose california kadayif kandemir n vijaykrishnan j irwin j ramanujam morphabl cach architectur potenti benefit acm sigplan notic v36 n8 p128137 aug 2001 yang wayn wolf n vijaykrishnan n serpano yuan xie power attack resist cryptosystem design dynam voltag frequenc switch approach proceed confer design autom test europ p6469 march 0711 2005 gill pokam olivi rochecoust andr seznec franoi bodin specul softwar manag datapathwidth energi optim acm sigplan notic v39 n7 juli 2004 kadayif sivasubramaniam kandemir g kandiraju g chen gener physic address directli save instruct tlb energi proceed 35th annual acmiee intern symposium microarchitectur novemb 1822 2002 istanbul turkey g chen r shetti kandemir n vijaykrishnan j irwin wolczko tune garbag collect reduc memori system energi embed java environ acm transact embed comput system tec v1 n1 p2755 novemb 2002 eduardo pinheiro ricardo bianchini enriqu v carrera taliv heath dynam cluster reconfigur power perform compil oper system low power kluwer academ publish norwel daniel folegnani antonio gonzlez energyeffect issu logic acm sigarch comput architectur news v29 n2 p230239 may 2001 michael huang jose renau seungmoon yoo josep torrella framework dynam energi effici temperatur manag proceed 33rd annual acmiee intern symposium microarchitectur p202213 decemb 2000 monterey california unit state kadayif sivasubramaniam kandemir g kandiraju g chen optim instruct tlb energi use softwar hardwar techniqu acm transact design autom electron system toda v10 n2 p229257 april 2005 j adam butt gurindar sohi static power model architect proceed 33rd annual acmiee intern symposium microarchitectur p191201 decemb 2000 monterey california unit state peter grun nikil dutt alex nicolau access patternbas memori connect architectur explor acm transact embed comput system tec v2 n1 p3373 februari daniel folegnani antonio gonzlez energyeffect issu logic acm sigarch comput architectur news v29 n2 p230239 may 2001 kathleen bayn chri collin eric fiterman brinda ganesh paul kohout christin smit tieb zhang bruce jacob perform energi consumpt three embed realtim oper system proceed 2001 intern confer compil architectur synthesi embed system novemb 1617 2001 atlanta georgia usa jason flinn satyanarayanan manag batteri lifetim energyawar adapt acm transact comput system toc v22 n2 p137179 may 2004 n vijaykrishnan kandemir kim tomar sivasubramaniam j irwin energi behavior java applic memori perspect proceed javatm virtual machin research technolog symposium javatm virtual machin research technolog symposium p2323 april 2324 2001 monterey california soonta kim n vijaykrishnan mahmut kandemir anand sivasubramaniam mari jane irwin partit instruct cach architectur energi effici acm transact embed comput system tec v2 n2 p163185 may h saputra kandemir n vijaykrishnan j irwin j hu ch hsu u kremer energyconsci compil base voltag scale acm sigplan notic v37 n7 juli 2002 nikil dutt alex nicolau hiroyuki tomiyama ashok halambi new direct compil technolog embed system embed tutori proceed 2001 confer asia south pacif design autom p409414 januari 2001 yokohama japan kathleen bayn chri collin eric fiterman brinda ganesh paul kohout christin smit tieb zhang bruce jacob perform energi consumpt embed realtim oper system ieee transact comput v52 n11 p14541469 novemb victor delaluz mahmut kandemir n vijaykrishnan anand sivasubramaniam mari jane irwin hardwar softwar techniqu control dram power mode ieee transact comput v50 n11 p11541173 novemb 2001 victor de la luz ismail kadayif mahmut kandemir uger sezer access pattern restructur memori energi ieee transact parallel distribut system v15 n4 p289303 april 2004 parikh soonta kim kandemir n vijaykrishnan j irwin instruct schedul low power journal vlsi signal process system v37 n1 p129149 may 2004 victor de la luz mahmut kandemir array regroup use compil dataintens embed applic ieee transact comput v53 n1 p119 januari 2004 ismail kadayif mahmut kandemir guilin chen ozcan ozturk mustafa karakoy ugur sezer optim arrayintens applic onchip multiprocessor ieee transact parallel distribut system v16 n5 p396411 may 2005 pin zhou vivek pandey jagadeesan sundaresan anand raghuraman yuanyuan zhou sanjeev kumar dynam track page miss ratio curv memori manag acm sigop oper system review v38 n5 decemb 2004 kadayif kandemir g chen n vijaykrishnan j irwin sivasubramaniam compilerdirect highlevel energi estim optim acm transact embed comput system tec v4 n4 p819850 novemb 2005 ning sudhanva gurumurthi anand sivasubramaniam narayanan vijaykrishnan mahmut kandemir mari jane irwin energyperform tradeoff spatial access method memoryresid data vldb journal intern journal larg data base v11 n3 p179197 novemb 2002