{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1478047622391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1478047622391 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 20:47:02 2016 " "Processing started: Tue Nov 01 20:47:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1478047622391 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1478047622391 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Project2 " "Command: quartus_drc --read_settings_files=off --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1478047622392 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project2.sdc " "Synopsys Design Constraints File file not found: 'Project2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1478047623697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1478047623697 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1478047623700 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1478047623700 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CLOCK_50~inputCLKENA0 " "Node  \"CLOCK_50~inputCLKENA0\"" {  } { { "Project2.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/Project2.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 451 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|Equal0~5 " "Node  \"ClockDivider:clk_divider\|Equal0~5\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[26\] " "Node  \"ClockDivider:clk_divider\|clk_count\[26\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[0\] " "Node  \"ClockDivider:clk_divider\|clk_count\[0\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 258 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[6\] " "Node  \"ClockDivider:clk_divider\|clk_count\[6\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 252 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[19\] " "Node  \"ClockDivider:clk_divider\|clk_count\[19\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[16\] " "Node  \"ClockDivider:clk_divider\|clk_count\[16\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 263 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk " "Node  \"ClockDivider:clk_divider\|clk\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 276 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[11\] " "Node  \"ClockDivider:clk_divider\|clk_count\[11\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[22\] " "Node  \"ClockDivider:clk_divider\|clk_count\[22\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 269 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[9\] " "Node  \"ClockDivider:clk_divider\|clk_count\[9\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 249 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[13\] " "Node  \"ClockDivider:clk_divider\|clk_count\[13\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 260 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|Equal0~3 " "Node  \"ClockDivider:clk_divider\|Equal0~3\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 280 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[1\] " "Node  \"ClockDivider:clk_divider\|clk_count\[1\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 257 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[25\] " "Node  \"ClockDivider:clk_divider\|clk_count\[25\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 272 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[18\] " "Node  \"ClockDivider:clk_divider\|clk_count\[18\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[3\] " "Node  \"ClockDivider:clk_divider\|clk_count\[3\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[7\] " "Node  \"ClockDivider:clk_divider\|clk_count\[7\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|Equal0~2 " "Node  \"ClockDivider:clk_divider\|Equal0~2\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 279 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[21\] " "Node  \"ClockDivider:clk_divider\|clk_count\[21\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|Equal0~0 " "Node  \"ClockDivider:clk_divider\|Equal0~0\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 277 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[15\] " "Node  \"ClockDivider:clk_divider\|clk_count\[15\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 262 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[2\] " "Node  \"ClockDivider:clk_divider\|clk_count\[2\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 256 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|Equal0~4 " "Node  \"ClockDivider:clk_divider\|Equal0~4\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[24\] " "Node  \"ClockDivider:clk_divider\|clk_count\[24\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 271 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[4\] " "Node  \"ClockDivider:clk_divider\|clk_count\[4\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[10\] " "Node  \"ClockDivider:clk_divider\|clk_count\[10\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[12\] " "Node  \"ClockDivider:clk_divider\|clk_count\[12\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 259 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[17\] " "Node  \"ClockDivider:clk_divider\|clk_count\[17\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 264 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_NODES_INFO" " ClockDivider:clk_divider\|clk_count\[20\] " "Node  \"ClockDivider:clk_divider\|clk_count\[20\]\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/ClockDivider.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Yuanhan/Documents/2016-2017/CS 3220/Project2/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1478047623815 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1478047623815 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1478047623815 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 0 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 0 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1478047623819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "478 " "Peak virtual memory: 478 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1478047623962 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 20:47:03 2016 " "Processing ended: Tue Nov 01 20:47:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1478047623962 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1478047623962 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1478047623962 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1478047623962 ""}
