Classic Timing Analyzer report for top
Sat Jun 15 01:35:32 2024
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'i_clk'
  7. Clock Hold: 'i_clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Recovery: 'i_clk'
 13. Removal: 'i_clk'
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                       ; To                                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.400 ns                         ; i_addr[23]                                                                                                 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed              ; --         ; i_clk    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 14.800 ns                        ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE    ; o_addr[1]                                                                                                  ; i_clk      ; --       ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 14.100 ns                        ; i_addr[10]                                                                                                 ; o_addr[1]                                                                                                  ; --         ; --       ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -0.700 ns                        ; i_fc[1]                                                                                                    ; m68k_decoder:m68k_decoder_inst|cs_n                                                                        ; --         ; i_clk    ; 0            ;
; Clock Setup: 'i_clk'         ; 5.381 ns  ; 55.00 MHz ( period = 18.181 ns ) ; 78.13 MHz ( period = 12.800 ns ) ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 0            ;
; Clock Hold: 'i_clk'          ; 0.800 ns  ; 55.00 MHz ( period = 18.181 ns ) ; N/A                              ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]  ; i_clk      ; i_clk    ; 0            ;
; Recovery: 'i_clk'            ; 12.681 ns ; 20.481 ns                        ; 7.800 ns                         ; reset_sync:reset_sync_inst|r_reset_2                                                                       ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE    ; i_clk      ; i_clk    ; 0            ;
; Removal: 'i_clk'             ; 3.800 ns  ; 4.000 ns                         ; 7.800 ns                         ; reset_sync:reset_sync_inst|r_reset_2                                                                       ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE    ; i_clk      ; i_clk    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                            ;                                                                                                            ;            ;          ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                              ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+
; Option                                                              ; Setting            ; From ; To    ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+
; Device Name                                                         ; EPF10K10ATC144-1   ;      ;       ;             ;
; Timing Models                                                       ; Final              ;      ;       ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;       ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;       ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;       ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;       ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;       ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;       ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;       ;             ;
; Enable Recovery/Removal analysis                                    ; On                 ;      ;       ;             ;
; Enable Clock Latency                                                ; On                 ;      ;       ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;       ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;       ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;       ;             ;
; Number of paths to report                                           ; 200                ;      ;       ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;       ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;       ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;       ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;       ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;       ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;       ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;       ;             ;
; Clock Settings                                                      ; mem clock          ;      ; i_clk ;             ;
+---------------------------------------------------------------------+--------------------+------+-------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; i_clk           ; mem clock          ; User Pin ; 55.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 3      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'i_clk'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 5.381 ns                                ; 78.13 MHz ( period = 12.800 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.200 ns               ;
; 5.381 ns                                ; 78.13 MHz ( period = 12.800 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.200 ns               ;
; 5.381 ns                                ; 78.13 MHz ( period = 12.800 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.200 ns               ;
; 5.381 ns                                ; 78.13 MHz ( period = 12.800 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.200 ns               ;
; 5.481 ns                                ; 78.74 MHz ( period = 12.700 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.100 ns               ;
; 5.481 ns                                ; 78.74 MHz ( period = 12.700 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.100 ns               ;
; 5.481 ns                                ; 78.74 MHz ( period = 12.700 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.100 ns               ;
; 5.481 ns                                ; 78.74 MHz ( period = 12.700 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.100 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.581 ns                                ; 79.37 MHz ( period = 12.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 11.000 ns               ;
; 5.681 ns                                ; 80.00 MHz ( period = 12.500 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.900 ns               ;
; 5.781 ns                                ; 80.65 MHz ( period = 12.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.800 ns               ;
; 5.781 ns                                ; 80.65 MHz ( period = 12.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.800 ns               ;
; 5.881 ns                                ; 81.30 MHz ( period = 12.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.700 ns               ;
; 5.881 ns                                ; 81.30 MHz ( period = 12.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.700 ns               ;
; 5.881 ns                                ; 81.30 MHz ( period = 12.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.700 ns               ;
; 5.881 ns                                ; 81.30 MHz ( period = 12.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.700 ns               ;
; 5.981 ns                                ; 81.97 MHz ( period = 12.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.600 ns               ;
; 5.981 ns                                ; 81.97 MHz ( period = 12.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.600 ns               ;
; 5.981 ns                                ; 81.97 MHz ( period = 12.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.600 ns               ;
; 5.981 ns                                ; 81.97 MHz ( period = 12.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.600 ns               ;
; 6.081 ns                                ; 82.64 MHz ( period = 12.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.500 ns               ;
; 6.081 ns                                ; 82.64 MHz ( period = 12.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.500 ns               ;
; 6.081 ns                                ; 82.64 MHz ( period = 12.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.500 ns               ;
; 6.081 ns                                ; 82.64 MHz ( period = 12.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.500 ns               ;
; 6.081 ns                                ; 82.64 MHz ( period = 12.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.500 ns               ;
; 6.081 ns                                ; 82.64 MHz ( period = 12.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.500 ns               ;
; 6.081 ns                                ; 82.64 MHz ( period = 12.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.500 ns               ;
; 6.081 ns                                ; 82.64 MHz ( period = 12.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.500 ns               ;
; 6.181 ns                                ; 83.33 MHz ( period = 12.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.400 ns               ;
; 6.181 ns                                ; 83.33 MHz ( period = 12.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.400 ns               ;
; 6.181 ns                                ; 83.33 MHz ( period = 12.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.400 ns               ;
; 6.281 ns                                ; 84.03 MHz ( period = 11.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.300 ns               ;
; 6.381 ns                                ; 84.75 MHz ( period = 11.800 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.200 ns               ;
; 6.381 ns                                ; 84.75 MHz ( period = 11.800 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.200 ns               ;
; 6.381 ns                                ; 84.75 MHz ( period = 11.800 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.200 ns               ;
; 6.381 ns                                ; 84.75 MHz ( period = 11.800 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.200 ns               ;
; 6.481 ns                                ; 85.47 MHz ( period = 11.700 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.100 ns               ;
; 6.481 ns                                ; 85.47 MHz ( period = 11.700 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.100 ns               ;
; 6.481 ns                                ; 85.47 MHz ( period = 11.700 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.100 ns               ;
; 6.481 ns                                ; 85.47 MHz ( period = 11.700 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.100 ns               ;
; 6.481 ns                                ; 85.47 MHz ( period = 11.700 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.100 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.581 ns                                ; 86.21 MHz ( period = 11.600 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 10.000 ns               ;
; 6.681 ns                                ; 86.96 MHz ( period = 11.500 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.900 ns                ;
; 6.681 ns                                ; 86.96 MHz ( period = 11.500 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.900 ns                ;
; 6.681 ns                                ; 86.96 MHz ( period = 11.500 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.900 ns                ;
; 6.681 ns                                ; 86.96 MHz ( period = 11.500 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.900 ns                ;
; 6.681 ns                                ; 86.96 MHz ( period = 11.500 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.900 ns                ;
; 6.681 ns                                ; 86.96 MHz ( period = 11.500 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.900 ns                ;
; 6.681 ns                                ; 86.96 MHz ( period = 11.500 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.900 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.781 ns                                ; 87.72 MHz ( period = 11.400 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.800 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.881 ns                                ; 88.50 MHz ( period = 11.300 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.700 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[4]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 6.981 ns                                ; 89.29 MHz ( period = 11.200 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.600 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1] ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]  ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[8] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.081 ns                                ; 90.09 MHz ( period = 11.100 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[4]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.500 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[4]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[4]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0] ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]  ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.181 ns                                ; 90.91 MHz ( period = 11.000 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req              ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.400 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1] ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]  ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; 7.281 ns                                ; 91.74 MHz ( period = 10.900 ns )                    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7] ; i_clk      ; i_clk    ; 18.181 ns                   ; 16.581 ns                 ; 9.300 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'i_clk'                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                               ; To                                                                                                                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[2]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.WAIT_INIT             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.WAIT_INIT             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[0]           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[0]           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_CAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 0.900 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[3]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[1]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[1] ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[2]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[2] ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[1]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[1]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.RESET                 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.WAIT_INIT             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.WAIT_INIT             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                               ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                               ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[7]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[4]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[11]                                         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[1]           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[0]           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[14]                                         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[15]                                         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[0]  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[16]                                         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[1]  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[1]           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[0]           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|rdy                                                ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|rdy                                                ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 0.900 ns                                ; reset_sync:reset_sync_inst|r_reset_1                                                                               ; reset_sync:reset_sync_inst|r_reset_2                                                                               ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.000 ns                 ;
; 1.500 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[0]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.600 ns                 ;
; 1.500 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.600 ns                 ;
; 1.600 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.700 ns                 ;
; 1.600 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.700 ns                 ;
; 1.600 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.700 ns                 ;
; 1.600 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.700 ns                 ;
; 1.700 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.800 ns                 ;
; 1.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.900 ns                 ;
; 1.800 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 1.900 ns                 ;
; 1.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[4]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.000 ns                 ;
; 1.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.000 ns                 ;
; 2.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.100 ns                 ;
; 2.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.100 ns                 ;
; 2.000 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[0]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[0] ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.100 ns                 ;
; 2.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.100 ns                 ;
; 2.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[1] ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.100 ns                 ;
; 2.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.200 ns                 ;
; 2.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_CAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.200 ns                 ;
; 2.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.300 ns                 ;
; 2.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.300 ns                 ;
; 2.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.300 ns                 ;
; 2.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.300 ns                 ;
; 2.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.300 ns                 ;
; 2.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.300 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[6]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.IDLE                  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_CAS           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.300 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.400 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0]         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0]         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[0]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[0]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[0]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[0]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.IDLE                  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[1]           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[1]           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS           ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.WAIT_INIT             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9]         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[11]                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.500 ns                 ;
; 2.500 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[10]                                         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.600 ns                 ;
; 2.500 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_START         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_CAS           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.600 ns                 ;
; 2.600 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.700 ns                 ;
; 2.600 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[12]                                         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.700 ns                 ;
; 2.600 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[1]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.700 ns                 ;
; 2.600 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.700 ns                 ;
; 2.700 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.800 ns                 ;
; 2.800 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[5]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.900 ns                 ;
; 2.800 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]                                         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 2.900 ns                 ;
; 2.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.000 ns                 ;
; 2.900 ns                                ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                                          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.000 ns                 ;
; 2.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.000 ns                 ;
; 2.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.000 ns                 ;
; 2.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[1]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.000 ns                 ;
; 2.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[1]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.000 ns                 ;
; 2.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.IDLE                  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.000 ns                 ;
; 2.900 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.000 ns                 ;
; 3.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[0]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.100 ns                 ;
; 3.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.100 ns                 ;
; 3.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.100 ns                 ;
; 3.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[1]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.100 ns                 ;
; 3.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.100 ns                 ;
; 3.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[1]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.100 ns                 ;
; 3.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.100 ns                 ;
; 3.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.100 ns                 ;
; 3.000 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9]         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.100 ns                 ;
; 3.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.200 ns                 ;
; 3.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.200 ns                 ;
; 3.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.200 ns                 ;
; 3.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.200 ns                 ;
; 3.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.200 ns                 ;
; 3.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.200 ns                 ;
; 3.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.200 ns                 ;
; 3.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.200 ns                 ;
; 3.100 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[11]                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.200 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.200 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.300 ns                 ;
; 3.300 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[24]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.400 ns                 ;
; 3.300 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[24]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.400 ns                 ;
; 3.300 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                                          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.400 ns                 ;
; 3.300 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                                          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.400 ns                 ;
; 3.300 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                                          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.400 ns                 ;
; 3.300 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                                          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.400 ns                 ;
; 3.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.500 ns                 ;
; 3.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]          ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.500 ns                 ;
; 3.400 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.500 ns                 ;
; 3.500 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[0]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.600 ns                 ;
; 3.500 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.600 ns                 ;
; 3.500 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.600 ns                 ;
; 3.500 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[0]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.600 ns                 ;
; 3.600 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[16]                ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[14]                ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[30]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[30]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[27]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[27]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[25]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[25]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[23]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[23]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[20]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[20]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[19]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[19]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[17]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[17]                                         ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                                          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; 3.600 ns                                ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                                          ; i_clk      ; i_clk    ; 0.000 ns                   ; 0.100 ns                   ; 3.700 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                ;                                                                                                                    ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                              ;
+-------+--------------+------------+-------------+-----------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                                                                  ; To Clock ;
+-------+--------------+------------+-------------+-----------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 8.400 ns   ; i_addr[23]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.900 ns   ; i_addr[20]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.800 ns   ; i_addr[19]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.800 ns   ; i_addr[11]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.700 ns   ; i_addr[16]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.700 ns   ; i_addr[12]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.600 ns   ; i_addr[23]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.500 ns   ; i_addr[24]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.400 ns   ; i_addr[24]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.400 ns   ; i_addr[20]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.300 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[1]                           ; i_clk    ;
; N/A   ; None         ; 7.300 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[6]                           ; i_clk    ;
; N/A   ; None         ; 7.300 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]                          ; i_clk    ;
; N/A   ; None         ; 7.300 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[29]                          ; i_clk    ;
; N/A   ; None         ; 7.300 ns   ; i_addr[19]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.300 ns   ; i_addr[11]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.200 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[16]                          ; i_clk    ;
; N/A   ; None         ; 7.200 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[0]                           ; i_clk    ;
; N/A   ; None         ; 7.200 ns   ; i_addr[16]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.100 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[11]                          ; i_clk    ;
; N/A   ; None         ; 7.100 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[2]                           ; i_clk    ;
; N/A   ; None         ; 7.100 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[3]                           ; i_clk    ;
; N/A   ; None         ; 7.100 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[4]                           ; i_clk    ;
; N/A   ; None         ; 7.100 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[28]                          ; i_clk    ;
; N/A   ; None         ; 7.100 ns   ; i_addr[14]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[7]                           ; i_clk    ;
; N/A   ; None         ; 7.000 ns   ; i_addr[27]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 7.000 ns   ; i_addr[14]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.900 ns   ; i_addr[27]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.900 ns   ; i_addr[12]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.800 ns   ; i_addr[17]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.800 ns   ; i_addr[17]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.700 ns   ; i_addr[26]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.700 ns   ; i_addr[15]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.600 ns   ; i_addr[26]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.600 ns   ; i_addr[13]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.500 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]                          ; i_clk    ;
; N/A   ; None         ; 6.500 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[21]                          ; i_clk    ;
; N/A   ; None         ; 6.500 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[26]                          ; i_clk    ;
; N/A   ; None         ; 6.500 ns   ; i_addr[25]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.500 ns   ; i_addr[24]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 6.500 ns   ; i_addr[13]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.400 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[15]                          ; i_clk    ;
; N/A   ; None         ; 6.400 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[12]                          ; i_clk    ;
; N/A   ; None         ; 6.400 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[22]                          ; i_clk    ;
; N/A   ; None         ; 6.400 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[31]                          ; i_clk    ;
; N/A   ; None         ; 6.400 ns   ; i_addr[25]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.400 ns   ; i_addr[21]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.400 ns   ; i_addr[21]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.400 ns   ; i_addr[18]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.200 ns   ; i_addr[27]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 6.100 ns   ; i_addr[20]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 6.100 ns   ; i_addr[15]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[14]                          ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[10]                          ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                           ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[17]                          ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[19]                          ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[20]                          ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[23]                          ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[25]                          ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[27]                          ; i_clk    ;
; N/A   ; None         ; 6.000 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[30]                          ; i_clk    ;
; N/A   ; None         ; 5.800 ns   ; i_addr[18]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 5.700 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                           ; i_clk    ;
; N/A   ; None         ; 5.700 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                           ; i_clk    ;
; N/A   ; None         ; 5.700 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[24]                          ; i_clk    ;
; N/A   ; None         ; 5.600 ns   ; i_addr[26]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 5.600 ns   ; i_addr[25]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 5.600 ns   ; i_addr[23]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 5.400 ns   ; i_addr[22]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 5.400 ns   ; i_addr[21]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 4.900 ns   ; i_fc[0]     ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A   ; None         ; 4.900 ns   ; i_addr[22]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 4.800 ns   ; i_fc[0]     ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 4.400 ns   ; i_fc[2]     ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A   ; None         ; 4.300 ns   ; i_fc[2]     ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 4.200 ns   ; i_addr[22]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A   ; None         ; 4.100 ns   ; i_as_n      ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A   ; None         ; 4.000 ns   ; i_as_n      ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 3.900 ns   ; i_fc[1]     ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A   ; None         ; 3.800 ns   ; i_fc[1]     ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A   ; None         ; 3.600 ns   ; i_addr[27]  ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A   ; None         ; 3.400 ns   ; io_data[20] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[20]                          ; i_clk    ;
; N/A   ; None         ; 3.400 ns   ; io_data[17] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[17]                          ; i_clk    ;
; N/A   ; None         ; 3.400 ns   ; io_data[10] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[10]                          ; i_clk    ;
; N/A   ; None         ; 3.400 ns   ; io_data[15] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[15]                          ; i_clk    ;
; N/A   ; None         ; 3.400 ns   ; i_fc[0]     ; m68k_decoder:m68k_decoder_inst|cs_n                                                                 ; i_clk    ;
; N/A   ; None         ; 3.300 ns   ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                ; i_clk    ;
; N/A   ; None         ; 3.300 ns   ; i_addr[27]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[16] ; i_clk    ;
; N/A   ; None         ; 3.300 ns   ; i_addr[27]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[16] ; i_clk    ;
; N/A   ; None         ; 3.300 ns   ; i_addr[23]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[12] ; i_clk    ;
; N/A   ; None         ; 3.300 ns   ; i_addr[23]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[12] ; i_clk    ;
; N/A   ; None         ; 3.200 ns   ; io_data[31] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[31]                          ; i_clk    ;
; N/A   ; None         ; 3.100 ns   ; i_addr[24]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[13] ; i_clk    ;
; N/A   ; None         ; 3.100 ns   ; i_addr[24]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[13] ; i_clk    ;
; N/A   ; None         ; 3.100 ns   ; i_addr[17]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[6]  ; i_clk    ;
; N/A   ; None         ; 3.100 ns   ; i_addr[17]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[6]  ; i_clk    ;
; N/A   ; None         ; 3.100 ns   ; i_addr[15]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[4]  ; i_clk    ;
; N/A   ; None         ; 3.100 ns   ; i_addr[15]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[4]  ; i_clk    ;
; N/A   ; None         ; 3.000 ns   ; io_data[26] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[26]                          ; i_clk    ;
; N/A   ; None         ; 3.000 ns   ; io_data[21] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[21]                          ; i_clk    ;
; N/A   ; None         ; 2.900 ns   ; io_data[29] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[29]                          ; i_clk    ;
; N/A   ; None         ; 2.900 ns   ; io_data[22] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[22]                          ; i_clk    ;
; N/A   ; None         ; 2.900 ns   ; io_data[8]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                           ; i_clk    ;
; N/A   ; None         ; 2.900 ns   ; io_data[7]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[7]                           ; i_clk    ;
; N/A   ; None         ; 2.900 ns   ; io_data[6]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[6]                           ; i_clk    ;
; N/A   ; None         ; 2.900 ns   ; i_fc[2]     ; m68k_decoder:m68k_decoder_inst|cs_n                                                                 ; i_clk    ;
; N/A   ; None         ; 2.900 ns   ; i_addr[20]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[9]  ; i_clk    ;
; N/A   ; None         ; 2.900 ns   ; i_addr[20]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[9]  ; i_clk    ;
; N/A   ; None         ; 2.800 ns   ; i_addr[26]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[15] ; i_clk    ;
; N/A   ; None         ; 2.800 ns   ; i_addr[26]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[15] ; i_clk    ;
; N/A   ; None         ; 2.800 ns   ; i_addr[25]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[14] ; i_clk    ;
; N/A   ; None         ; 2.800 ns   ; i_addr[25]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[14] ; i_clk    ;
; N/A   ; None         ; 2.800 ns   ; i_addr[18]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[7]  ; i_clk    ;
; N/A   ; None         ; 2.800 ns   ; i_addr[18]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[7]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; io_data[24] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[24]                          ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; io_data[3]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[3]                           ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[22]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[11] ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[22]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[11] ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[21]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[10] ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[21]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[10] ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[19]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[8]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[19]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[8]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[16]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[5]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[16]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[5]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[14]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[3]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[14]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[3]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[13]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[2]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[13]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[2]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[11]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[0]  ; i_clk    ;
; N/A   ; None         ; 2.700 ns   ; i_addr[11]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[0]  ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; io_data[30] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[30]                          ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; io_data[28] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[28]                          ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; io_data[27] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[27]                          ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; io_data[25] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[25]                          ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; io_data[19] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[19]                          ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; io_data[12] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[12]                          ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; io_data[5]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                           ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; io_data[4]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[4]                           ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; io_data[13] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]                          ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; i_as_n      ; m68k_decoder:m68k_decoder_inst|cs_n                                                                 ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; i_addr[12]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[1]  ; i_clk    ;
; N/A   ; None         ; 2.600 ns   ; i_addr[12]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[1]  ; i_clk    ;
; N/A   ; None         ; 2.500 ns   ; io_data[23] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[23]                          ; i_clk    ;
; N/A   ; None         ; 2.500 ns   ; io_data[11] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[11]                          ; i_clk    ;
; N/A   ; None         ; 2.500 ns   ; io_data[9]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                           ; i_clk    ;
; N/A   ; None         ; 2.500 ns   ; io_data[2]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[2]                           ; i_clk    ;
; N/A   ; None         ; 2.400 ns   ; io_data[18] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]                          ; i_clk    ;
; N/A   ; None         ; 2.400 ns   ; io_data[1]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[1]                           ; i_clk    ;
; N/A   ; None         ; 2.400 ns   ; io_data[0]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[0]                           ; i_clk    ;
; N/A   ; None         ; 2.400 ns   ; io_data[14] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[14]                          ; i_clk    ;
; N/A   ; None         ; 2.400 ns   ; io_data[16] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[16]                          ; i_clk    ;
; N/A   ; None         ; 2.400 ns   ; i_fc[1]     ; m68k_decoder:m68k_decoder_inst|cs_n                                                                 ; i_clk    ;
+-------+--------------+------------+-------------+-----------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 14.800 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[1]   ; i_clk      ;
; N/A   ; None         ; 14.400 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[1]   ; i_clk      ;
; N/A   ; None         ; 14.200 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[8]   ; i_clk      ;
; N/A   ; None         ; 14.200 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[1]   ; i_clk      ;
; N/A   ; None         ; 14.200 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[1]   ; i_clk      ;
; N/A   ; None         ; 14.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[10]  ; i_clk      ;
; N/A   ; None         ; 14.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[9]   ; i_clk      ;
; N/A   ; None         ; 14.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[5]   ; i_clk      ;
; N/A   ; None         ; 14.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[3]   ; i_clk      ;
; N/A   ; None         ; 14.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[0]   ; i_clk      ;
; N/A   ; None         ; 13.800 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[8]   ; i_clk      ;
; N/A   ; None         ; 13.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[9]   ; i_clk      ;
; N/A   ; None         ; 13.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[5]   ; i_clk      ;
; N/A   ; None         ; 13.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[3]   ; i_clk      ;
; N/A   ; None         ; 13.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[0]   ; i_clk      ;
; N/A   ; None         ; 13.600 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[10]  ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_dsack_n   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[10]  ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[10]  ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[9]   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[9]   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[8]   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[8]   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[6]   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[5]   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[5]   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[3]   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[3]   ; i_clk      ;
; N/A   ; None         ; 13.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[2]   ; i_clk      ;
; N/A   ; None         ; 13.400 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[0]   ; i_clk      ;
; N/A   ; None         ; 13.400 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[0]   ; i_clk      ;
; N/A   ; None         ; 13.300 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[16]  ; i_clk      ;
; N/A   ; None         ; 13.300 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[15]  ; i_clk      ;
; N/A   ; None         ; 13.300 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[14]  ; i_clk      ;
; N/A   ; None         ; 13.300 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[12]  ; i_clk      ;
; N/A   ; None         ; 13.300 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[11]  ; i_clk      ;
; N/A   ; None         ; 13.200 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[13]  ; i_clk      ;
; N/A   ; None         ; 13.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[6]   ; i_clk      ;
; N/A   ; None         ; 13.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[2]   ; i_clk      ;
; N/A   ; None         ; 12.800 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[16]  ; i_clk      ;
; N/A   ; None         ; 12.800 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[15]  ; i_clk      ;
; N/A   ; None         ; 12.800 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[14]  ; i_clk      ;
; N/A   ; None         ; 12.800 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[12]  ; i_clk      ;
; N/A   ; None         ; 12.800 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[11]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[16]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[16]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[15]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[15]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[14]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[14]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[13]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[12]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[12]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[11]  ; i_clk      ;
; N/A   ; None         ; 12.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[11]  ; i_clk      ;
; N/A   ; None         ; 12.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[4]   ; i_clk      ;
; N/A   ; None         ; 12.400 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[6]   ; i_clk      ;
; N/A   ; None         ; 12.400 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[6]   ; i_clk      ;
; N/A   ; None         ; 12.400 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[2]   ; i_clk      ;
; N/A   ; None         ; 12.400 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[2]   ; i_clk      ;
; N/A   ; None         ; 12.300 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_addr[7]   ; i_clk      ;
; N/A   ; None         ; 12.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[13]  ; i_clk      ;
; N/A   ; None         ; 12.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[13]  ; i_clk      ;
; N/A   ; None         ; 12.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[4]   ; i_clk      ;
; N/A   ; None         ; 12.000 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[4]   ; i_clk      ;
; N/A   ; None         ; 12.000 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[4]   ; i_clk      ;
; N/A   ; None         ; 11.900 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_dsack_n   ; i_clk      ;
; N/A   ; None         ; 11.900 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[7]   ; i_clk      ;
; N/A   ; None         ; 11.800 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_addr[7]   ; i_clk      ;
; N/A   ; None         ; 11.800 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_addr[7]   ; i_clk      ;
; N/A   ; None         ; 11.300 ns  ; m68k_decoder:m68k_decoder_inst|cs_n                                                                             ; o_we_n[2]   ; i_clk      ;
; N/A   ; None         ; 11.300 ns  ; m68k_decoder:m68k_decoder_inst|cs_n                                                                             ; o_oe_n[2]   ; i_clk      ;
; N/A   ; None         ; 11.300 ns  ; m68k_decoder:m68k_decoder_inst|cs_n                                                                             ; o_oe_n[0]   ; i_clk      ;
; N/A   ; None         ; 11.200 ns  ; m68k_decoder:m68k_decoder_inst|cs_n                                                                             ; o_we_n[3]   ; i_clk      ;
; N/A   ; None         ; 11.200 ns  ; m68k_decoder:m68k_decoder_inst|cs_n                                                                             ; o_we_n[1]   ; i_clk      ;
; N/A   ; None         ; 11.200 ns  ; m68k_decoder:m68k_decoder_inst|cs_n                                                                             ; o_we_n[0]   ; i_clk      ;
; N/A   ; None         ; 11.200 ns  ; m68k_decoder:m68k_decoder_inst|cs_n                                                                             ; o_oe_n[3]   ; i_clk      ;
; N/A   ; None         ; 11.200 ns  ; m68k_decoder:m68k_decoder_inst|cs_n                                                                             ; o_oe_n[1]   ; i_clk      ;
; N/A   ; None         ; 11.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS        ; o_cas_n[1]  ; i_clk      ;
; N/A   ; None         ; 11.100 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS        ; o_ras_n[1]  ; i_clk      ;
; N/A   ; None         ; 10.700 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_CAS        ; o_cas_n[1]  ; i_clk      ;
; N/A   ; None         ; 10.500 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_cas_n[0]  ; i_clk      ;
; N/A   ; None         ; 10.400 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS        ; o_ras_n[0]  ; i_clk      ;
; N/A   ; None         ; 10.000 ns  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE ; o_ras_n[0]  ; i_clk      ;
; N/A   ; None         ; 9.700 ns   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ADDRESS_STROBE ; o_ras_n[1]  ; i_clk      ;
; N/A   ; None         ; 9.300 ns   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS        ; o_cas_n[0]  ; i_clk      ;
; N/A   ; None         ; 9.200 ns   ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                         ; o_dsack_n   ; i_clk      ;
; N/A   ; None         ; 9.200 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|rdy                                             ; o_dsack_n   ; i_clk      ;
; N/A   ; None         ; 9.200 ns   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_cas_n[1]  ; i_clk      ;
; N/A   ; None         ; 9.200 ns   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_CAS        ; o_cas_n[0]  ; i_clk      ;
; N/A   ; None         ; 9.200 ns   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE         ; o_ras_n[1]  ; i_clk      ;
; N/A   ; None         ; 9.200 ns   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE         ; o_ras_n[1]  ; i_clk      ;
; N/A   ; None         ; 9.200 ns   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE         ; o_ras_n[0]  ; i_clk      ;
; N/A   ; None         ; 9.200 ns   ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE         ; o_ras_n[0]  ; i_clk      ;
; N/A   ; None         ; 9.100 ns   ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                       ; o_dsack_n   ; i_clk      ;
; N/A   ; None         ; 8.800 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[17]                                      ; io_data[17] ; i_clk      ;
; N/A   ; None         ; 8.800 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[10]                                      ; io_data[10] ; i_clk      ;
; N/A   ; None         ; 8.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[20]                                      ; io_data[20] ; i_clk      ;
; N/A   ; None         ; 8.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[15]                                      ; io_data[15] ; i_clk      ;
; N/A   ; None         ; 8.500 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[31]                                      ; io_data[31] ; i_clk      ;
; N/A   ; None         ; 8.300 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[22]                                      ; io_data[22] ; i_clk      ;
; N/A   ; None         ; 8.200 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[11] ; i_clk      ;
; N/A   ; None         ; 8.200 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[2]  ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[31] ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[28] ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[28]                                      ; io_data[28] ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[19]                                      ; io_data[19] ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[17] ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[10] ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[7]  ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[4]  ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[4]                                       ; io_data[4]  ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[2]                                       ; io_data[2]  ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[1]  ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[0]  ; i_clk      ;
; N/A   ; None         ; 8.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[16] ; i_clk      ;
; N/A   ; None         ; 8.000 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[20] ; i_clk      ;
; N/A   ; None         ; 8.000 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[18] ; i_clk      ;
; N/A   ; None         ; 8.000 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[3]  ; i_clk      ;
; N/A   ; None         ; 8.000 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[0]                                       ; io_data[0]  ; i_clk      ;
; N/A   ; None         ; 8.000 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[14]                                      ; io_data[14] ; i_clk      ;
; N/A   ; None         ; 7.900 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[29] ; i_clk      ;
; N/A   ; None         ; 7.900 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[6]  ; i_clk      ;
; N/A   ; None         ; 7.800 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[26]                                      ; io_data[26] ; i_clk      ;
; N/A   ; None         ; 7.800 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[21]                                      ; io_data[21] ; i_clk      ;
; N/A   ; None         ; 7.800 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[7]                                       ; io_data[7]  ; i_clk      ;
; N/A   ; None         ; 7.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[29]                                      ; io_data[29] ; i_clk      ;
; N/A   ; None         ; 7.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[24]                                      ; io_data[24] ; i_clk      ;
; N/A   ; None         ; 7.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[12]                                      ; io_data[12] ; i_clk      ;
; N/A   ; None         ; 7.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                                       ; io_data[8]  ; i_clk      ;
; N/A   ; None         ; 7.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[6]                                       ; io_data[6]  ; i_clk      ;
; N/A   ; None         ; 7.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                                       ; io_data[5]  ; i_clk      ;
; N/A   ; None         ; 7.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[3]                                       ; io_data[3]  ; i_clk      ;
; N/A   ; None         ; 7.700 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]                                      ; io_data[13] ; i_clk      ;
; N/A   ; None         ; 7.600 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[30]                                      ; io_data[30] ; i_clk      ;
; N/A   ; None         ; 7.600 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[27]                                      ; io_data[27] ; i_clk      ;
; N/A   ; None         ; 7.600 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[25]                                      ; io_data[25] ; i_clk      ;
; N/A   ; None         ; 7.600 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[23]                                      ; io_data[23] ; i_clk      ;
; N/A   ; None         ; 7.600 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]                                      ; io_data[18] ; i_clk      ;
; N/A   ; None         ; 7.600 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[11]                                      ; io_data[11] ; i_clk      ;
; N/A   ; None         ; 7.600 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                                       ; io_data[9]  ; i_clk      ;
; N/A   ; None         ; 7.600 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[1]                                       ; io_data[1]  ; i_clk      ;
; N/A   ; None         ; 7.600 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[16]                                      ; io_data[16] ; i_clk      ;
; N/A   ; None         ; 7.200 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[12] ; i_clk      ;
; N/A   ; None         ; 7.200 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[5]  ; i_clk      ;
; N/A   ; None         ; 7.200 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[13] ; i_clk      ;
; N/A   ; None         ; 7.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[30] ; i_clk      ;
; N/A   ; None         ; 7.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[27] ; i_clk      ;
; N/A   ; None         ; 7.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[25] ; i_clk      ;
; N/A   ; None         ; 7.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[22] ; i_clk      ;
; N/A   ; None         ; 7.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[21] ; i_clk      ;
; N/A   ; None         ; 7.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[19] ; i_clk      ;
; N/A   ; None         ; 7.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[9]  ; i_clk      ;
; N/A   ; None         ; 7.100 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[14] ; i_clk      ;
; N/A   ; None         ; 7.000 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[26] ; i_clk      ;
; N/A   ; None         ; 7.000 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[23] ; i_clk      ;
; N/A   ; None         ; 7.000 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[8]  ; i_clk      ;
; N/A   ; None         ; 7.000 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[15] ; i_clk      ;
; N/A   ; None         ; 6.900 ns   ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                            ; io_data[24] ; i_clk      ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+-------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+------------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To         ;
+-------+-------------------+-----------------+------------+------------+
; N/A   ; None              ; 14.100 ns       ; i_addr[10] ; o_addr[1]  ;
; N/A   ; None              ; 13.400 ns       ; i_addr[10] ; o_addr[10] ;
; N/A   ; None              ; 13.400 ns       ; i_addr[10] ; o_addr[9]  ;
; N/A   ; None              ; 13.400 ns       ; i_addr[10] ; o_addr[8]  ;
; N/A   ; None              ; 13.400 ns       ; i_addr[10] ; o_addr[5]  ;
; N/A   ; None              ; 13.400 ns       ; i_addr[10] ; o_addr[3]  ;
; N/A   ; None              ; 13.300 ns       ; i_addr[10] ; o_addr[0]  ;
; N/A   ; None              ; 12.600 ns       ; i_addr[10] ; o_addr[16] ;
; N/A   ; None              ; 12.600 ns       ; i_addr[10] ; o_addr[15] ;
; N/A   ; None              ; 12.600 ns       ; i_addr[10] ; o_addr[14] ;
; N/A   ; None              ; 12.600 ns       ; i_addr[10] ; o_addr[12] ;
; N/A   ; None              ; 12.600 ns       ; i_addr[10] ; o_addr[11] ;
; N/A   ; None              ; 12.600 ns       ; i_addr[10] ; o_addr[6]  ;
; N/A   ; None              ; 12.600 ns       ; i_addr[10] ; o_addr[2]  ;
; N/A   ; None              ; 12.200 ns       ; i_addr[0]  ; o_we_n[1]  ;
; N/A   ; None              ; 12.200 ns       ; i_addr[0]  ; o_oe_n[1]  ;
; N/A   ; None              ; 12.100 ns       ; i_addr[1]  ; o_we_n[1]  ;
; N/A   ; None              ; 12.100 ns       ; i_addr[1]  ; o_oe_n[1]  ;
; N/A   ; None              ; 12.000 ns       ; i_addr[10] ; o_dsack_n  ;
; N/A   ; None              ; 12.000 ns       ; i_siz[0]   ; o_we_n[1]  ;
; N/A   ; None              ; 12.000 ns       ; i_siz[0]   ; o_oe_n[1]  ;
; N/A   ; None              ; 12.000 ns       ; i_addr[10] ; o_addr[13] ;
; N/A   ; None              ; 11.900 ns       ; i_siz[1]   ; o_we_n[1]  ;
; N/A   ; None              ; 11.900 ns       ; i_siz[1]   ; o_oe_n[1]  ;
; N/A   ; None              ; 11.900 ns       ; i_addr[10] ; o_addr[4]  ;
; N/A   ; None              ; 11.800 ns       ; i_addr[0]  ; o_oe_n[0]  ;
; N/A   ; None              ; 11.700 ns       ; i_addr[0]  ; o_we_n[0]  ;
; N/A   ; None              ; 11.700 ns       ; i_addr[1]  ; o_oe_n[0]  ;
; N/A   ; None              ; 11.700 ns       ; i_addr[10] ; o_addr[7]  ;
; N/A   ; None              ; 11.600 ns       ; i_siz[0]   ; o_we_n[2]  ;
; N/A   ; None              ; 11.600 ns       ; i_addr[1]  ; o_we_n[0]  ;
; N/A   ; None              ; 11.600 ns       ; i_siz[0]   ; o_oe_n[0]  ;
; N/A   ; None              ; 11.500 ns       ; i_siz[1]   ; o_we_n[2]  ;
; N/A   ; None              ; 11.500 ns       ; i_siz[0]   ; o_we_n[0]  ;
; N/A   ; None              ; 11.500 ns       ; i_siz[0]   ; o_oe_n[2]  ;
; N/A   ; None              ; 11.500 ns       ; i_siz[1]   ; o_oe_n[0]  ;
; N/A   ; None              ; 11.400 ns       ; i_siz[1]   ; o_we_n[0]  ;
; N/A   ; None              ; 11.400 ns       ; i_siz[1]   ; o_oe_n[2]  ;
; N/A   ; None              ; 10.600 ns       ; i_addr[1]  ; o_addr[1]  ;
; N/A   ; None              ; 10.300 ns       ; i_addr[24] ; o_addr[13] ;
; N/A   ; None              ; 10.300 ns       ; i_addr[2]  ; o_addr[2]  ;
; N/A   ; None              ; 10.200 ns       ; i_addr[21] ; o_addr[10] ;
; N/A   ; None              ; 10.100 ns       ; i_addr[12] ; o_addr[1]  ;
; N/A   ; None              ; 10.000 ns       ; i_addr[27] ; o_addr[16] ;
; N/A   ; None              ; 9.700 ns        ; i_rw_n     ; o_we_n[1]  ;
; N/A   ; None              ; 9.700 ns        ; i_rw_n     ; o_oe_n[2]  ;
; N/A   ; None              ; 9.600 ns        ; i_rw_n     ; o_we_n[3]  ;
; N/A   ; None              ; 9.600 ns        ; i_rw_n     ; o_we_n[2]  ;
; N/A   ; None              ; 9.600 ns        ; i_rw_n     ; o_oe_n[3]  ;
; N/A   ; None              ; 9.600 ns        ; i_rw_n     ; o_oe_n[1]  ;
; N/A   ; None              ; 9.600 ns        ; i_rw_n     ; o_oe_n[0]  ;
; N/A   ; None              ; 9.600 ns        ; i_addr[23] ; o_addr[12] ;
; N/A   ; None              ; 9.600 ns        ; i_addr[17] ; o_addr[6]  ;
; N/A   ; None              ; 9.600 ns        ; i_addr[3]  ; o_addr[3]  ;
; N/A   ; None              ; 9.500 ns        ; i_rw_n     ; o_we_n[0]  ;
; N/A   ; None              ; 9.500 ns        ; i_addr[5]  ; o_addr[5]  ;
; N/A   ; None              ; 9.400 ns        ; i_addr[20] ; o_addr[9]  ;
; N/A   ; None              ; 9.400 ns        ; i_addr[8]  ; o_addr[8]  ;
; N/A   ; None              ; 9.400 ns        ; i_addr[4]  ; o_addr[4]  ;
; N/A   ; None              ; 9.300 ns        ; i_addr[26] ; o_addr[15] ;
; N/A   ; None              ; 9.300 ns        ; i_addr[25] ; o_addr[14] ;
; N/A   ; None              ; 9.300 ns        ; i_addr[22] ; o_addr[11] ;
; N/A   ; None              ; 9.300 ns        ; i_addr[9]  ; o_addr[9]  ;
; N/A   ; None              ; 9.300 ns        ; i_addr[6]  ; o_addr[6]  ;
; N/A   ; None              ; 9.200 ns        ; i_addr[1]  ; o_we_n[2]  ;
; N/A   ; None              ; 9.200 ns        ; i_addr[1]  ; o_oe_n[2]  ;
; N/A   ; None              ; 9.200 ns        ; i_addr[19] ; o_addr[8]  ;
; N/A   ; None              ; 9.200 ns        ; i_addr[16] ; o_addr[5]  ;
; N/A   ; None              ; 9.200 ns        ; i_addr[15] ; o_addr[4]  ;
; N/A   ; None              ; 9.200 ns        ; i_addr[14] ; o_addr[3]  ;
; N/A   ; None              ; 9.200 ns        ; i_addr[13] ; o_addr[2]  ;
; N/A   ; None              ; 9.200 ns        ; i_addr[0]  ; o_addr[0]  ;
; N/A   ; None              ; 9.100 ns        ; i_addr[0]  ; o_we_n[3]  ;
; N/A   ; None              ; 9.100 ns        ; i_addr[0]  ; o_oe_n[3]  ;
; N/A   ; None              ; 9.100 ns        ; i_addr[11] ; o_addr[0]  ;
; N/A   ; None              ; 9.000 ns        ; i_addr[1]  ; o_we_n[3]  ;
; N/A   ; None              ; 9.000 ns        ; i_addr[1]  ; o_oe_n[3]  ;
; N/A   ; None              ; 9.000 ns        ; i_addr[7]  ; o_addr[7]  ;
; N/A   ; None              ; 9.000 ns        ; i_addr[18] ; o_addr[7]  ;
+-------+-------------------+-----------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                     ;
+---------------+-------------+-----------+-------------+-----------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                                                                  ; To Clock ;
+---------------+-------------+-----------+-------------+-----------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -0.700 ns ; io_data[18] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]                          ; i_clk    ;
; N/A           ; None        ; -0.700 ns ; io_data[1]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[1]                           ; i_clk    ;
; N/A           ; None        ; -0.700 ns ; io_data[0]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[0]                           ; i_clk    ;
; N/A           ; None        ; -0.700 ns ; io_data[14] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[14]                          ; i_clk    ;
; N/A           ; None        ; -0.700 ns ; io_data[16] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[16]                          ; i_clk    ;
; N/A           ; None        ; -0.700 ns ; i_fc[1]     ; m68k_decoder:m68k_decoder_inst|cs_n                                                                 ; i_clk    ;
; N/A           ; None        ; -0.800 ns ; io_data[23] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[23]                          ; i_clk    ;
; N/A           ; None        ; -0.800 ns ; io_data[11] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[11]                          ; i_clk    ;
; N/A           ; None        ; -0.800 ns ; io_data[9]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                           ; i_clk    ;
; N/A           ; None        ; -0.800 ns ; io_data[2]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[2]                           ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; io_data[30] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[30]                          ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; io_data[28] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[28]                          ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; io_data[27] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[27]                          ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; io_data[25] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[25]                          ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; io_data[19] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[19]                          ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; io_data[12] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[12]                          ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; io_data[5]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                           ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; io_data[4]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[4]                           ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; io_data[13] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]                          ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; i_as_n      ; m68k_decoder:m68k_decoder_inst|cs_n                                                                 ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; i_addr[12]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[1]  ; i_clk    ;
; N/A           ; None        ; -0.900 ns ; i_addr[12]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[1]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; io_data[24] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[24]                          ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; io_data[3]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[3]                           ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[22]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[11] ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[22]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[11] ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[21]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[10] ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[21]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[10] ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[19]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[8]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[19]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[8]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[16]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[5]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[16]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[5]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[14]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[3]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[14]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[3]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[13]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[2]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[13]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[2]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[11]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[0]  ; i_clk    ;
; N/A           ; None        ; -1.000 ns ; i_addr[11]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[0]  ; i_clk    ;
; N/A           ; None        ; -1.100 ns ; i_addr[26]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[15] ; i_clk    ;
; N/A           ; None        ; -1.100 ns ; i_addr[26]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[15] ; i_clk    ;
; N/A           ; None        ; -1.100 ns ; i_addr[25]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[14] ; i_clk    ;
; N/A           ; None        ; -1.100 ns ; i_addr[25]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[14] ; i_clk    ;
; N/A           ; None        ; -1.100 ns ; i_addr[18]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[7]  ; i_clk    ;
; N/A           ; None        ; -1.100 ns ; i_addr[18]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[7]  ; i_clk    ;
; N/A           ; None        ; -1.200 ns ; io_data[29] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[29]                          ; i_clk    ;
; N/A           ; None        ; -1.200 ns ; io_data[22] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[22]                          ; i_clk    ;
; N/A           ; None        ; -1.200 ns ; io_data[8]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                           ; i_clk    ;
; N/A           ; None        ; -1.200 ns ; io_data[7]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[7]                           ; i_clk    ;
; N/A           ; None        ; -1.200 ns ; io_data[6]  ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[6]                           ; i_clk    ;
; N/A           ; None        ; -1.200 ns ; i_fc[2]     ; m68k_decoder:m68k_decoder_inst|cs_n                                                                 ; i_clk    ;
; N/A           ; None        ; -1.200 ns ; i_addr[20]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[9]  ; i_clk    ;
; N/A           ; None        ; -1.200 ns ; i_addr[20]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[9]  ; i_clk    ;
; N/A           ; None        ; -1.300 ns ; io_data[26] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[26]                          ; i_clk    ;
; N/A           ; None        ; -1.300 ns ; io_data[21] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[21]                          ; i_clk    ;
; N/A           ; None        ; -1.400 ns ; i_addr[24]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[13] ; i_clk    ;
; N/A           ; None        ; -1.400 ns ; i_addr[24]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[13] ; i_clk    ;
; N/A           ; None        ; -1.400 ns ; i_addr[17]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[6]  ; i_clk    ;
; N/A           ; None        ; -1.400 ns ; i_addr[17]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[6]  ; i_clk    ;
; N/A           ; None        ; -1.400 ns ; i_addr[15]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[4]  ; i_clk    ;
; N/A           ; None        ; -1.400 ns ; i_addr[15]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[4]  ; i_clk    ;
; N/A           ; None        ; -1.500 ns ; io_data[31] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[31]                          ; i_clk    ;
; N/A           ; None        ; -1.600 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                ; i_clk    ;
; N/A           ; None        ; -1.600 ns ; i_addr[27]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[16] ; i_clk    ;
; N/A           ; None        ; -1.600 ns ; i_addr[27]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[16] ; i_clk    ;
; N/A           ; None        ; -1.600 ns ; i_addr[23]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[12] ; i_clk    ;
; N/A           ; None        ; -1.600 ns ; i_addr[23]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[12] ; i_clk    ;
; N/A           ; None        ; -1.700 ns ; io_data[20] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[20]                          ; i_clk    ;
; N/A           ; None        ; -1.700 ns ; io_data[17] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[17]                          ; i_clk    ;
; N/A           ; None        ; -1.700 ns ; io_data[10] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[10]                          ; i_clk    ;
; N/A           ; None        ; -1.700 ns ; io_data[15] ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[15]                          ; i_clk    ;
; N/A           ; None        ; -1.700 ns ; i_fc[0]     ; m68k_decoder:m68k_decoder_inst|cs_n                                                                 ; i_clk    ;
; N/A           ; None        ; -1.900 ns ; i_addr[27]  ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A           ; None        ; -2.100 ns ; i_fc[1]     ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -2.200 ns ; i_fc[1]     ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A           ; None        ; -2.300 ns ; i_as_n      ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -2.400 ns ; i_as_n      ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A           ; None        ; -2.500 ns ; i_addr[22]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -2.600 ns ; i_fc[2]     ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -2.700 ns ; i_fc[2]     ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A           ; None        ; -3.100 ns ; i_fc[0]     ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -3.200 ns ; i_fc[0]     ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                             ; i_clk    ;
; N/A           ; None        ; -3.200 ns ; i_addr[22]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -3.700 ns ; i_addr[22]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -3.700 ns ; i_addr[21]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -3.900 ns ; i_addr[26]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -3.900 ns ; i_addr[25]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -3.900 ns ; i_addr[23]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -4.000 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                           ; i_clk    ;
; N/A           ; None        ; -4.000 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                           ; i_clk    ;
; N/A           ; None        ; -4.000 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[24]                          ; i_clk    ;
; N/A           ; None        ; -4.100 ns ; i_addr[18]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[14]                          ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[10]                          ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                           ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[17]                          ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[19]                          ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[20]                          ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[23]                          ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[25]                          ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[27]                          ; i_clk    ;
; N/A           ; None        ; -4.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[30]                          ; i_clk    ;
; N/A           ; None        ; -4.400 ns ; i_addr[20]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -4.400 ns ; i_addr[15]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -4.500 ns ; i_addr[27]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -4.700 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[15]                          ; i_clk    ;
; N/A           ; None        ; -4.700 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[12]                          ; i_clk    ;
; N/A           ; None        ; -4.700 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[22]                          ; i_clk    ;
; N/A           ; None        ; -4.700 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[31]                          ; i_clk    ;
; N/A           ; None        ; -4.700 ns ; i_addr[25]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -4.700 ns ; i_addr[21]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -4.700 ns ; i_addr[21]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -4.700 ns ; i_addr[18]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -4.800 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]                          ; i_clk    ;
; N/A           ; None        ; -4.800 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[21]                          ; i_clk    ;
; N/A           ; None        ; -4.800 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[26]                          ; i_clk    ;
; N/A           ; None        ; -4.800 ns ; i_addr[25]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -4.800 ns ; i_addr[24]  ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                           ; i_clk    ;
; N/A           ; None        ; -4.800 ns ; i_addr[13]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -4.900 ns ; i_addr[26]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -4.900 ns ; i_addr[13]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.000 ns ; i_addr[26]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.000 ns ; i_addr[15]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.100 ns ; i_addr[17]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.100 ns ; i_addr[17]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.200 ns ; i_addr[27]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.200 ns ; i_addr[12]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.300 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[7]                           ; i_clk    ;
; N/A           ; None        ; -5.300 ns ; i_addr[27]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.300 ns ; i_addr[14]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.400 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[11]                          ; i_clk    ;
; N/A           ; None        ; -5.400 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[2]                           ; i_clk    ;
; N/A           ; None        ; -5.400 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[3]                           ; i_clk    ;
; N/A           ; None        ; -5.400 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[4]                           ; i_clk    ;
; N/A           ; None        ; -5.400 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[28]                          ; i_clk    ;
; N/A           ; None        ; -5.400 ns ; i_addr[14]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.500 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[16]                          ; i_clk    ;
; N/A           ; None        ; -5.500 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[0]                           ; i_clk    ;
; N/A           ; None        ; -5.500 ns ; i_addr[16]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.600 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[1]                           ; i_clk    ;
; N/A           ; None        ; -5.600 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[6]                           ; i_clk    ;
; N/A           ; None        ; -5.600 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]                          ; i_clk    ;
; N/A           ; None        ; -5.600 ns ; i_rw_n      ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[29]                          ; i_clk    ;
; N/A           ; None        ; -5.600 ns ; i_addr[19]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.600 ns ; i_addr[11]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.700 ns ; i_addr[24]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.700 ns ; i_addr[20]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.800 ns ; i_addr[24]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -5.900 ns ; i_addr[23]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -6.000 ns ; i_addr[16]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -6.000 ns ; i_addr[12]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -6.100 ns ; i_addr[19]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -6.100 ns ; i_addr[11]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -6.200 ns ; i_addr[20]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
; N/A           ; None        ; -6.700 ns ; i_addr[23]  ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed       ; i_clk    ;
+---------------+-------------+-----------+-------------+-----------------------------------------------------------------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'i_clk'                                                                                                                                                                                                           ;
+-----------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+
; Slack     ; From                                 ; To                                                                                                                 ; From Clock ; To Clock ; Required Time ; Actual Time ;
+-----------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed                      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed                      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS           ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_CAS           ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS           ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_CAS           ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; m68k_decoder:m68k_decoder_inst|cs_n                                                                                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|rdy                                                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[1]  ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[0]  ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[16]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[15]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[14]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[8]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[12]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[11]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[10]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[5]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[4]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[7]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                               ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.WAIT_INIT             ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.RESET                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[0]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[1]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[2]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[3]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[4]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[6]                                          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[17]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[19]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[20]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[21]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[22]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[23]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[24]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[25]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[26]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[27]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[28]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[29]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[30]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[31]                                         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[14]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[16]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[6]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[10]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[4]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[7]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[2]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[15]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[0]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[8]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[3]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[13]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[1]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[12]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[5]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[9]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[11]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[14]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[16]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[6]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[10]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[4]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[7]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[2]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[15]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[0]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[8]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[3]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[13]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[1]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[12]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[5]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[9]                 ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[11]                ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[0] ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[2] ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[1] ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]      ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
; 12.681 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0]         ; i_clk      ; i_clk    ; 20.481 ns     ; 7.800 ns    ;
+-----------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'i_clk'                                                                                                                                                                                                           ;
+----------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+
; Slack    ; From                                 ; To                                                                                                                 ; From Clock ; To Clock ; Required Time ; Actual Time ;
+----------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed                      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n                             ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; m68k_decoder:m68k_decoder_inst|mem_cs_n                                                                            ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.READ_WRITE            ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed                      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE            ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req                      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ADDRESS_STROBE    ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_RAS           ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_CAS           ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_RAS           ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_CAS           ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_PRECHARGE         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_START         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; m68k_decoder:m68k_decoder_inst|cs_n                                                                                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|rdy                                                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; m68k_decoder:m68k_decoder_inst|io_cs_n[0]                                                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized                      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized                      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[1]  ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_ras_threshold[0]  ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[16]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[15]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[0]    ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.precharge_threshold[1]    ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[14]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[0]           ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_ras_counter[1]           ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.IDLE                  ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[0]             ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|precharge_counter[1]             ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE     ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[8]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[9]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[9]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[12]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[8]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[11]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[6]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[7]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[7]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[10]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[6]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[9]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[5]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[8]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[4]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[7]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[4]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[5]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[8]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[9]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[6]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[4]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[5]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r                                               ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.WAIT_INIT             ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.RESET                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[0]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[1]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[2]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[3]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[4]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[5]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[6]                                          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[17]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[19]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[20]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[21]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[22]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[23]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[24]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[25]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[26]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[27]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[28]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[29]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[30]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[31]                                         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[14]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[16]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[6]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[10]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[4]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[7]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[2]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[15]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[0]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[8]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[3]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[13]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[1]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[12]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[5]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[9]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|open_row_addr[11]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[14]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[16]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[6]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[10]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[4]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[7]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[2]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[15]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[0]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[8]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[3]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[13]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[1]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[12]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[5]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[9]                 ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|open_row_addr[11]                ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[0] ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[2] ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.init_refresh_threshold[1] ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[3]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[2]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[2]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[3]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[2]          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[0]          ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[2]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[1]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|config.refresh_threshold[0]      ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[1]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter[0]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[1]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
; 3.800 ns ; reset_sync:reset_sync_inst|r_reset_2 ; ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[0]         ; i_clk      ; i_clk    ; 4.000 ns      ; 7.800 ns    ;
+----------+--------------------------------------+--------------------------------------------------------------------------------------------------------------------+------------+----------+---------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sat Jun 15 01:35:32 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off dram-controller -c top
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Slack time is 5.381 ns for clock "i_clk" between source register "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]" and destination register "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3]"
    Info: Fmax is 78.13 MHz (period= 12.8 ns)
    Info: + Largest register to register requirement is 16.581 ns
        Info: + Setup relationship between source and destination is 18.181 ns
            Info: + Latch edge is 18.181 ns
                Info: Clock period of Destination clock "i_clk" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "i_clk" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "i_clk" to destination register is 3.400 ns
                Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
                Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC1_B17; Fanout = 4; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3]'
                Info: Total cell delay = 1.300 ns ( 38.24 % )
                Info: Total interconnect delay = 2.100 ns ( 61.76 % )
            Info: - Longest clock path from clock "i_clk" to source register is 3.400 ns
                Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
                Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC5_B18; Fanout = 4; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]'
                Info: Total cell delay = 1.300 ns ( 38.24 % )
                Info: Total interconnect delay = 2.100 ns ( 61.76 % )
        Info: - Micro clock to output delay of source is 0.500 ns
        Info: - Micro setup delay of destination is 1.100 ns
    Info: - Longest register to register delay is 11.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B18; Fanout = 4; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[7]'
        Info: 2: + IC(1.500 ns) + CELL(1.300 ns) = 2.800 ns; Loc. = LC3_C14; Fanout = 2; COMB Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~2'
        Info: 3: + IC(1.400 ns) + CELL(0.800 ns) = 5.000 ns; Loc. = LC2_B15; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~38'
        Info: 4: + IC(0.000 ns) + CELL(1.500 ns) = 6.500 ns; Loc. = LC3_B15; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~22'
        Info: 5: + IC(0.100 ns) + CELL(1.300 ns) = 7.900 ns; Loc. = LC1_B15; Fanout = 12; COMB Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~6'
        Info: 6: + IC(0.900 ns) + CELL(1.400 ns) = 10.200 ns; Loc. = LC2_B17; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter~47'
        Info: 7: + IC(0.100 ns) + CELL(0.900 ns) = 11.200 ns; Loc. = LC1_B17; Fanout = 4; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter[3]'
        Info: Total cell delay = 7.200 ns ( 64.29 % )
        Info: Total interconnect delay = 4.000 ns ( 35.71 % )
Info: Minimum slack time is 800 ps for clock "i_clk" between source register "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]" and destination register "ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]"
    Info: + Shortest register to register delay is 0.900 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B24; Fanout = 3; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]'
        Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 0.900 ns; Loc. = LC4_B24; Fanout = 3; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]'
        Info: Total cell delay = 0.800 ns ( 88.89 % )
        Info: Total interconnect delay = 0.100 ns ( 11.11 % )
    Info: - Smallest register to register requirement is 0.100 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "i_clk" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "i_clk" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "i_clk" to destination register is 3.400 ns
                Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
                Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC4_B24; Fanout = 3; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]'
                Info: Total cell delay = 1.300 ns ( 38.24 % )
                Info: Total interconnect delay = 2.100 ns ( 61.76 % )
            Info: - Shortest clock path from clock "i_clk" to source register is 3.400 ns
                Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
                Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC4_B24; Fanout = 3; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|init_refresh_counter[1]'
                Info: Total cell delay = 1.300 ns ( 38.24 % )
                Info: Total interconnect delay = 2.100 ns ( 61.76 % )
        Info: - Micro clock to output delay of source is 0.500 ns
        Info: + Micro hold delay of destination is 0.600 ns
Info: tsu for register "ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed" (data pin = "i_addr[23]", clock pin = "i_clk") is 8.400 ns
    Info: + Longest pin to register delay is 10.700 ns
        Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_95; Fanout = 6; PIN Node = 'i_addr[23]'
        Info: 2: + IC(1.600 ns) + CELL(1.400 ns) = 6.100 ns; Loc. = LC4_A13; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~7'
        Info: 3: + IC(0.800 ns) + CELL(1.400 ns) = 8.300 ns; Loc. = LC2_A17; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|Equal0~9'
        Info: 4: + IC(1.600 ns) + CELL(0.800 ns) = 10.700 ns; Loc. = LC2_A11; Fanout = 2; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed'
        Info: Total cell delay = 6.700 ns ( 62.62 % )
        Info: Total interconnect delay = 4.000 ns ( 37.38 % )
    Info: + Micro setup delay of destination is 1.100 ns
    Info: - Shortest clock path from clock "i_clk" to destination register is 3.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
        Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC2_A11; Fanout = 2; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed'
        Info: Total cell delay = 1.300 ns ( 38.24 % )
        Info: Total interconnect delay = 2.100 ns ( 61.76 % )
Info: tco from clock "i_clk" to destination pin "o_addr[1]" through register "ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE" is 14.800 ns
    Info: + Longest clock path from clock "i_clk" to source register is 3.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
        Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE'
        Info: Total cell delay = 1.300 ns ( 38.24 % )
        Info: Total interconnect delay = 2.100 ns ( 61.76 % )
    Info: + Micro clock to output delay of source is 0.500 ns
    Info: + Longest register to pin delay is 10.900 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE'
        Info: 2: + IC(1.300 ns) + CELL(1.300 ns) = 2.600 ns; Loc. = LC1_C8; Fanout = 10; COMB Node = 'ram_controller:ram_controller_inst|mux:mux_inst|col_sel~0'
        Info: 3: + IC(2.100 ns) + CELL(1.400 ns) = 6.100 ns; Loc. = LC7_A13; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18'
        Info: 4: + IC(1.700 ns) + CELL(3.100 ns) = 10.900 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'o_addr[1]'
        Info: Total cell delay = 5.800 ns ( 53.21 % )
        Info: Total interconnect delay = 5.100 ns ( 46.79 % )
Info: Longest tpd from source pin "i_addr[10]" to destination pin "o_addr[1]" is 14.100 ns
    Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_124; Fanout = 10; PIN Node = 'i_addr[10]'
    Info: 2: + IC(2.700 ns) + CELL(1.300 ns) = 5.300 ns; Loc. = LC6_B1; Fanout = 17; COMB Node = 'ram_controller:ram_controller_inst|mux:mux_inst|col_sel~1'
    Info: 3: + IC(2.600 ns) + CELL(1.400 ns) = 9.300 ns; Loc. = LC7_A13; Fanout = 1; COMB Node = 'ram_controller:ram_controller_inst|mux:mux_inst|o_addr[1]~18'
    Info: 4: + IC(1.700 ns) + CELL(3.100 ns) = 14.100 ns; Loc. = PIN_32; Fanout = 0; PIN Node = 'o_addr[1]'
    Info: Total cell delay = 7.100 ns ( 50.35 % )
    Info: Total interconnect delay = 7.000 ns ( 49.65 % )
Info: th for register "ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]" (data pin = "io_data[18]", clock pin = "i_clk") is -0.700 ns
    Info: + Longest clock path from clock "i_clk" to destination register is 3.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
        Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC2_B23; Fanout = 1; REG Node = 'ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]'
        Info: Total cell delay = 1.300 ns ( 38.24 % )
        Info: Total interconnect delay = 2.100 ns ( 61.76 % )
    Info: + Micro hold delay of destination is 0.600 ns
    Info: - Shortest pin to register delay is 4.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'io_data[18]'
        Info: 2: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = IOC_18; Fanout = 1; COMB Node = 'io_data[18]~13'
        Info: 3: + IC(0.700 ns) + CELL(0.900 ns) = 4.700 ns; Loc. = LC2_B23; Fanout = 1; REG Node = 'ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[18]'
        Info: Total cell delay = 4.000 ns ( 85.11 % )
        Info: Total interconnect delay = 0.700 ns ( 14.89 % )
Info: Slack time is 12.681 ns for clock "i_clk" between source register "reset_sync:reset_sync_inst|r_reset_2" and destination register "ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE"
    Info: Requirement is of type recovery
    Info: - Data arrival time is 7.800 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "i_clk" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
        Info: + Longest clock path from clock "i_clk" to source register is 3.400 ns
            Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
            Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC1_C24; Fanout = 149; REG Node = 'reset_sync:reset_sync_inst|r_reset_2'
            Info: Total cell delay = 1.300 ns ( 38.24 % )
            Info: Total interconnect delay = 2.100 ns ( 61.76 % )
        Info: + Micro clock to output delay of source is 0.500 ns
        Info: + Longest register to register delay is 3.900 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C24; Fanout = 149; REG Node = 'reset_sync:reset_sync_inst|r_reset_2'
            Info: 2: + IC(3.400 ns) + CELL(0.500 ns) = 3.900 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE'
            Info: Total cell delay = 0.500 ns ( 12.82 % )
            Info: Total interconnect delay = 3.400 ns ( 87.18 % )
    Info: + Data required time is 20.481 ns
        Info: + Latch edge is 18.181 ns
            Info: Clock period of Destination clock "i_clk" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Destination register is 1
        Info: + Shortest clock path from clock "i_clk" to destination register is 3.400 ns
            Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
            Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE'
            Info: Total cell delay = 1.300 ns ( 38.24 % )
            Info: Total interconnect delay = 2.100 ns ( 61.76 % )
        Info: - Micro setup delay of destination is 1.100 ns
Info: Minimum slack time is 3.8 ns for clock "i_clk" between source register "reset_sync:reset_sync_inst|r_reset_2" and destination register "ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE"
    Info: Requirement is of type removal
    Info: + Data arrival time is 7.800 ns
        Info: + Launch edge is 0.000 ns
            Info: Clock period of Source clock "i_clk" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Source register is 1
            Info: Multicycle Hold factor for Source register is 1
        Info: + Shortest clock path from clock "i_clk" to source register is 3.400 ns
            Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
            Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC1_C24; Fanout = 149; REG Node = 'reset_sync:reset_sync_inst|r_reset_2'
            Info: Total cell delay = 1.300 ns ( 38.24 % )
            Info: Total interconnect delay = 2.100 ns ( 61.76 % )
        Info: + Micro clock to output delay of source is 0.500 ns
        Info: + Shortest register to register delay is 3.900 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_C24; Fanout = 149; REG Node = 'reset_sync:reset_sync_inst|r_reset_2'
            Info: 2: + IC(3.400 ns) + CELL(0.500 ns) = 3.900 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE'
            Info: Total cell delay = 0.500 ns ( 12.82 % )
            Info: Total interconnect delay = 3.400 ns ( 87.18 % )
    Info: - Data required time is 4.000 ns
        Info: + Latch edge is 0.000 ns
            Info: Clock period of Destination clock "i_clk" is 18.181 ns with  offset of 0.000 ns and duty cycle of 50
            Info: Multicycle Setup factor for Destination register is 1
            Info: Multicycle Hold factor for Destination register is 1
        Info: + Longest clock path from clock "i_clk" to destination register is 3.400 ns
            Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_125; Fanout = 151; CLK Node = 'i_clk'
            Info: 2: + IC(2.100 ns) + CELL(0.000 ns) = 3.400 ns; Loc. = LC8_C10; Fanout = 7; REG Node = 'ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE'
            Info: Total cell delay = 1.300 ns ( 38.24 % )
            Info: Total interconnect delay = 2.100 ns ( 61.76 % )
        Info: + Micro hold delay of destination is 0.600 ns
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 102 megabytes
    Info: Processing ended: Sat Jun 15 01:35:32 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


