
12864B-LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003444  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08003500  08003500  00004500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080035c0  080035c0  0000500c  2**0
                  CONTENTS
  4 .ARM          00000008  080035c0  080035c0  000045c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080035c8  080035c8  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080035c8  080035c8  000045c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080035cc  080035cc  000045cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080035d0  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000100  2000000c  080035dc  0000500c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000010c  080035dc  0000510c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107ef  00000000  00000000  00005034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002487  00000000  00000000  00015823  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00017cb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b7d  00000000  00000000  00018b38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001831f  00000000  00000000  000196b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012085  00000000  00000000  000319d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009da43  00000000  00000000  00043a59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e149c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000349c  00000000  00000000  000e14e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000e497c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080034e8 	.word	0x080034e8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	080034e8 	.word	0x080034e8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <SendByteSPI>:


// A replacement for SPI_TRANSMIT

void SendByteSPI(uint8_t byte)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	b084      	sub	sp, #16
 8000620:	af00      	add	r7, sp, #0
 8000622:	0002      	movs	r2, r0
 8000624:	1dfb      	adds	r3, r7, #7
 8000626:	701a      	strb	r2, [r3, #0]
	for(int i=0;i<8;i++)
 8000628:	2300      	movs	r3, #0
 800062a:	60fb      	str	r3, [r7, #12]
 800062c:	e027      	b.n	800067e <SendByteSPI+0x62>
	{
		if((byte<<i)&0x80)
 800062e:	1dfb      	adds	r3, r7, #7
 8000630:	781a      	ldrb	r2, [r3, #0]
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	409a      	lsls	r2, r3
 8000636:	0013      	movs	r3, r2
 8000638:	2280      	movs	r2, #128	@ 0x80
 800063a:	4013      	ands	r3, r2
 800063c:	d007      	beq.n	800064e <SendByteSPI+0x32>
			{
				HAL_GPIO_WritePin(SID_PORT, SID_PIN, GPIO_PIN_SET);  // SID=1  OR MOSI
 800063e:	23a0      	movs	r3, #160	@ 0xa0
 8000640:	05db      	lsls	r3, r3, #23
 8000642:	2201      	movs	r2, #1
 8000644:	2102      	movs	r1, #2
 8000646:	0018      	movs	r0, r3
 8000648:	f000 fec0 	bl	80013cc <HAL_GPIO_WritePin>
 800064c:	e006      	b.n	800065c <SendByteSPI+0x40>
			}

		else HAL_GPIO_WritePin(SID_PORT, SID_PIN, GPIO_PIN_RESET);  // SID=0
 800064e:	23a0      	movs	r3, #160	@ 0xa0
 8000650:	05db      	lsls	r3, r3, #23
 8000652:	2200      	movs	r2, #0
 8000654:	2102      	movs	r1, #2
 8000656:	0018      	movs	r0, r3
 8000658:	f000 feb8 	bl	80013cc <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SCLK_PORT, SCLK_PIN, GPIO_PIN_RESET);  // SCLK =0  OR SCK
 800065c:	23a0      	movs	r3, #160	@ 0xa0
 800065e:	05db      	lsls	r3, r3, #23
 8000660:	2200      	movs	r2, #0
 8000662:	2110      	movs	r1, #16
 8000664:	0018      	movs	r0, r3
 8000666:	f000 feb1 	bl	80013cc <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SCLK_PORT, SCLK_PIN, GPIO_PIN_SET);  // SCLK=1
 800066a:	23a0      	movs	r3, #160	@ 0xa0
 800066c:	05db      	lsls	r3, r3, #23
 800066e:	2201      	movs	r2, #1
 8000670:	2110      	movs	r1, #16
 8000672:	0018      	movs	r0, r3
 8000674:	f000 feaa 	bl	80013cc <HAL_GPIO_WritePin>
	for(int i=0;i<8;i++)
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	3301      	adds	r3, #1
 800067c:	60fb      	str	r3, [r7, #12]
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	2b07      	cmp	r3, #7
 8000682:	ddd4      	ble.n	800062e <SendByteSPI+0x12>

	}
}
 8000684:	46c0      	nop			@ (mov r8, r8)
 8000686:	46c0      	nop			@ (mov r8, r8)
 8000688:	46bd      	mov	sp, r7
 800068a:	b004      	add	sp, #16
 800068c:	bd80      	pop	{r7, pc}

0800068e <ST7920_SendCmd>:




void ST7920_SendCmd (uint8_t cmd)
{
 800068e:	b580      	push	{r7, lr}
 8000690:	b082      	sub	sp, #8
 8000692:	af00      	add	r7, sp, #0
 8000694:	0002      	movs	r2, r0
 8000696:	1dfb      	adds	r3, r7, #7
 8000698:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);  // PUll the CS high
 800069a:	23a0      	movs	r3, #160	@ 0xa0
 800069c:	05db      	lsls	r3, r3, #23
 800069e:	2201      	movs	r2, #1
 80006a0:	2101      	movs	r1, #1
 80006a2:	0018      	movs	r0, r3
 80006a4:	f000 fe92 	bl	80013cc <HAL_GPIO_WritePin>

	SendByteSPI(0xf8+(0<<1));  // send the SYNC + RS(0)
 80006a8:	20f8      	movs	r0, #248	@ 0xf8
 80006aa:	f7ff ffb7 	bl	800061c <SendByteSPI>
	SendByteSPI(cmd&0xf0);  // send the higher nibble first
 80006ae:	1dfb      	adds	r3, r7, #7
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	220f      	movs	r2, #15
 80006b4:	4393      	bics	r3, r2
 80006b6:	b2db      	uxtb	r3, r3
 80006b8:	0018      	movs	r0, r3
 80006ba:	f7ff ffaf 	bl	800061c <SendByteSPI>
	SendByteSPI((cmd<<4)&0xf0);  // send the lower nibble
 80006be:	1dfb      	adds	r3, r7, #7
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	011b      	lsls	r3, r3, #4
 80006c4:	b2db      	uxtb	r3, r3
 80006c6:	0018      	movs	r0, r3
 80006c8:	f7ff ffa8 	bl	800061c <SendByteSPI>
	delay_us(50);
 80006cc:	2032      	movs	r0, #50	@ 0x32
 80006ce:	f000 f8d1 	bl	8000874 <delay_us>

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);  // PUll the CS LOW
 80006d2:	23a0      	movs	r3, #160	@ 0xa0
 80006d4:	05db      	lsls	r3, r3, #23
 80006d6:	2200      	movs	r2, #0
 80006d8:	2101      	movs	r1, #1
 80006da:	0018      	movs	r0, r3
 80006dc:	f000 fe76 	bl	80013cc <HAL_GPIO_WritePin>

}
 80006e0:	46c0      	nop			@ (mov r8, r8)
 80006e2:	46bd      	mov	sp, r7
 80006e4:	b002      	add	sp, #8
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <ST7920_SendData>:

void ST7920_SendData (uint8_t data)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	0002      	movs	r2, r0
 80006f0:	1dfb      	adds	r3, r7, #7
 80006f2:	701a      	strb	r2, [r3, #0]

	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_SET);  // PUll the CS high
 80006f4:	23a0      	movs	r3, #160	@ 0xa0
 80006f6:	05db      	lsls	r3, r3, #23
 80006f8:	2201      	movs	r2, #1
 80006fa:	2101      	movs	r1, #1
 80006fc:	0018      	movs	r0, r3
 80006fe:	f000 fe65 	bl	80013cc <HAL_GPIO_WritePin>

	SendByteSPI(0xf8+(1<<1));  // send the SYNC + RS(1)
 8000702:	20fa      	movs	r0, #250	@ 0xfa
 8000704:	f7ff ff8a 	bl	800061c <SendByteSPI>
	SendByteSPI(data&0xf0);  // send the higher nibble first
 8000708:	1dfb      	adds	r3, r7, #7
 800070a:	781b      	ldrb	r3, [r3, #0]
 800070c:	220f      	movs	r2, #15
 800070e:	4393      	bics	r3, r2
 8000710:	b2db      	uxtb	r3, r3
 8000712:	0018      	movs	r0, r3
 8000714:	f7ff ff82 	bl	800061c <SendByteSPI>
	SendByteSPI((data<<4)&0xf0);  // send the lower nibble
 8000718:	1dfb      	adds	r3, r7, #7
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	011b      	lsls	r3, r3, #4
 800071e:	b2db      	uxtb	r3, r3
 8000720:	0018      	movs	r0, r3
 8000722:	f7ff ff7b 	bl	800061c <SendByteSPI>
	delay_us(50);
 8000726:	2032      	movs	r0, #50	@ 0x32
 8000728:	f000 f8a4 	bl	8000874 <delay_us>
	HAL_GPIO_WritePin(CS_PORT, CS_PIN, GPIO_PIN_RESET);  // PUll the CS LOW
 800072c:	23a0      	movs	r3, #160	@ 0xa0
 800072e:	05db      	lsls	r3, r3, #23
 8000730:	2200      	movs	r2, #0
 8000732:	2101      	movs	r1, #1
 8000734:	0018      	movs	r0, r3
 8000736:	f000 fe49 	bl	80013cc <HAL_GPIO_WritePin>
}
 800073a:	46c0      	nop			@ (mov r8, r8)
 800073c:	46bd      	mov	sp, r7
 800073e:	b002      	add	sp, #8
 8000740:	bd80      	pop	{r7, pc}

08000742 <ST7920_SendString>:

void ST7920_SendString(int row, int col, char* string)
{
 8000742:	b580      	push	{r7, lr}
 8000744:	b084      	sub	sp, #16
 8000746:	af00      	add	r7, sp, #0
 8000748:	60f8      	str	r0, [r7, #12]
 800074a:	60b9      	str	r1, [r7, #8]
 800074c:	607a      	str	r2, [r7, #4]
    switch (row)
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	2b03      	cmp	r3, #3
 8000752:	d01e      	beq.n	8000792 <ST7920_SendString+0x50>
 8000754:	68fb      	ldr	r3, [r7, #12]
 8000756:	2b03      	cmp	r3, #3
 8000758:	dc20      	bgt.n	800079c <ST7920_SendString+0x5a>
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	2b02      	cmp	r3, #2
 800075e:	d013      	beq.n	8000788 <ST7920_SendString+0x46>
 8000760:	68fb      	ldr	r3, [r7, #12]
 8000762:	2b02      	cmp	r3, #2
 8000764:	dc1a      	bgt.n	800079c <ST7920_SendString+0x5a>
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d003      	beq.n	8000774 <ST7920_SendString+0x32>
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	2b01      	cmp	r3, #1
 8000770:	d005      	beq.n	800077e <ST7920_SendString+0x3c>
 8000772:	e013      	b.n	800079c <ST7920_SendString+0x5a>
    {
        case 0:
            col |= 0x80;
 8000774:	68bb      	ldr	r3, [r7, #8]
 8000776:	2280      	movs	r2, #128	@ 0x80
 8000778:	4313      	orrs	r3, r2
 800077a:	60bb      	str	r3, [r7, #8]
            break;
 800077c:	e013      	b.n	80007a6 <ST7920_SendString+0x64>
        case 1:
            col |= 0x90;
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	2290      	movs	r2, #144	@ 0x90
 8000782:	4313      	orrs	r3, r2
 8000784:	60bb      	str	r3, [r7, #8]
            break;
 8000786:	e00e      	b.n	80007a6 <ST7920_SendString+0x64>
        case 2:
            col |= 0x88;
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	2288      	movs	r2, #136	@ 0x88
 800078c:	4313      	orrs	r3, r2
 800078e:	60bb      	str	r3, [r7, #8]
            break;
 8000790:	e009      	b.n	80007a6 <ST7920_SendString+0x64>
        case 3:
            col |= 0x98;
 8000792:	68bb      	ldr	r3, [r7, #8]
 8000794:	2298      	movs	r2, #152	@ 0x98
 8000796:	4313      	orrs	r3, r2
 8000798:	60bb      	str	r3, [r7, #8]
            break;
 800079a:	e004      	b.n	80007a6 <ST7920_SendString+0x64>
        default:
            col |= 0x80;
 800079c:	68bb      	ldr	r3, [r7, #8]
 800079e:	2280      	movs	r2, #128	@ 0x80
 80007a0:	4313      	orrs	r3, r2
 80007a2:	60bb      	str	r3, [r7, #8]
            break;
 80007a4:	46c0      	nop			@ (mov r8, r8)
    }

    ST7920_SendCmd(col);
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	0018      	movs	r0, r3
 80007ac:	f7ff ff6f 	bl	800068e <ST7920_SendCmd>

    while (*string)
 80007b0:	e006      	b.n	80007c0 <ST7920_SendString+0x7e>
    	{
    		ST7920_SendData(*string++);
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	1c5a      	adds	r2, r3, #1
 80007b6:	607a      	str	r2, [r7, #4]
 80007b8:	781b      	ldrb	r3, [r3, #0]
 80007ba:	0018      	movs	r0, r3
 80007bc:	f7ff ff94 	bl	80006e8 <ST7920_SendData>
    while (*string)
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d1f4      	bne.n	80007b2 <ST7920_SendString+0x70>
    	}
}
 80007c8:	46c0      	nop			@ (mov r8, r8)
 80007ca:	46c0      	nop			@ (mov r8, r8)
 80007cc:	46bd      	mov	sp, r7
 80007ce:	b004      	add	sp, #16
 80007d0:	bd80      	pop	{r7, pc}
	...

080007d4 <ST7920_Init>:
	}
}


void ST7920_Init (void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_RESET);  // RESET=0
 80007d8:	4b1f      	ldr	r3, [pc, #124]	@ (8000858 <ST7920_Init+0x84>)
 80007da:	2200      	movs	r2, #0
 80007dc:	2102      	movs	r1, #2
 80007de:	0018      	movs	r0, r3
 80007e0:	f000 fdf4 	bl	80013cc <HAL_GPIO_WritePin>
	HAL_Delay(10);   // wait for 10ms
 80007e4:	200a      	movs	r0, #10
 80007e6:	f000 fb9f 	bl	8000f28 <HAL_Delay>
	HAL_GPIO_WritePin(RST_PORT, RST_PIN, GPIO_PIN_SET);  // RESET=1
 80007ea:	4b1b      	ldr	r3, [pc, #108]	@ (8000858 <ST7920_Init+0x84>)
 80007ec:	2201      	movs	r2, #1
 80007ee:	2102      	movs	r1, #2
 80007f0:	0018      	movs	r0, r3
 80007f2:	f000 fdeb 	bl	80013cc <HAL_GPIO_WritePin>

	HAL_Delay(50);   //wait for >40 ms
 80007f6:	2032      	movs	r0, #50	@ 0x32
 80007f8:	f000 fb96 	bl	8000f28 <HAL_Delay>


	ST7920_SendCmd(0x30);  // 8bit mode
 80007fc:	2030      	movs	r0, #48	@ 0x30
 80007fe:	f7ff ff46 	bl	800068e <ST7920_SendCmd>
	delay_us(110);  //  >100us delay
 8000802:	206e      	movs	r0, #110	@ 0x6e
 8000804:	f000 f836 	bl	8000874 <delay_us>

	ST7920_SendCmd(0x30);  // 8bit mode
 8000808:	2030      	movs	r0, #48	@ 0x30
 800080a:	f7ff ff40 	bl	800068e <ST7920_SendCmd>
	delay_us(40);  // >37us delay
 800080e:	2028      	movs	r0, #40	@ 0x28
 8000810:	f000 f830 	bl	8000874 <delay_us>

	ST7920_SendCmd(0x08);  // D=0, C=0, B=0
 8000814:	2008      	movs	r0, #8
 8000816:	f7ff ff3a 	bl	800068e <ST7920_SendCmd>
	delay_us(110);  // >100us delay
 800081a:	206e      	movs	r0, #110	@ 0x6e
 800081c:	f000 f82a 	bl	8000874 <delay_us>

	ST7920_SendCmd(0x01);  // clear screen
 8000820:	2001      	movs	r0, #1
 8000822:	f7ff ff34 	bl	800068e <ST7920_SendCmd>
	HAL_Delay(12);  // >10 ms delay
 8000826:	200c      	movs	r0, #12
 8000828:	f000 fb7e 	bl	8000f28 <HAL_Delay>


	ST7920_SendCmd(0x06);  // cursor increment right no shift
 800082c:	2006      	movs	r0, #6
 800082e:	f7ff ff2e 	bl	800068e <ST7920_SendCmd>
	HAL_Delay(1);  // 1ms delay
 8000832:	2001      	movs	r0, #1
 8000834:	f000 fb78 	bl	8000f28 <HAL_Delay>

	ST7920_SendCmd(0x0C);  // D=1, C=0, B=0
 8000838:	200c      	movs	r0, #12
 800083a:	f7ff ff28 	bl	800068e <ST7920_SendCmd>
    HAL_Delay(1);  // 1ms delay
 800083e:	2001      	movs	r0, #1
 8000840:	f000 fb72 	bl	8000f28 <HAL_Delay>

	ST7920_SendCmd(0x02);  // return to home
 8000844:	2002      	movs	r0, #2
 8000846:	f7ff ff22 	bl	800068e <ST7920_SendCmd>
	HAL_Delay(1);  // 1ms delay
 800084a:	2001      	movs	r0, #1
 800084c:	f000 fb6c 	bl	8000f28 <HAL_Delay>

}
 8000850:	46c0      	nop			@ (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	46c0      	nop			@ (mov r8, r8)
 8000858:	50000400 	.word	0x50000400

0800085c <delay_init>:

extern TIM_HandleTypeDef htim1;


void delay_init ()
{
 800085c:	b580      	push	{r7, lr}
 800085e:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start(&htim1);  					// Change according to setup
 8000860:	4b03      	ldr	r3, [pc, #12]	@ (8000870 <delay_init+0x14>)
 8000862:	0018      	movs	r0, r3
 8000864:	f001 fcf0 	bl	8002248 <HAL_TIM_Base_Start>
}
 8000868:	46c0      	nop			@ (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	bd80      	pop	{r7, pc}
 800086e:	46c0      	nop			@ (mov r8, r8)
 8000870:	20000028 	.word	0x20000028

08000874 <delay_us>:

void delay_us (uint16_t delay)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	0002      	movs	r2, r0
 800087c:	1dbb      	adds	r3, r7, #6
 800087e:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim1, 0);  				// Reset the counter
 8000880:	4b08      	ldr	r3, [pc, #32]	@ (80008a4 <delay_us+0x30>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2200      	movs	r2, #0
 8000886:	625a      	str	r2, [r3, #36]	@ 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim1))<delay);  // Wait for the delay to complete
 8000888:	46c0      	nop			@ (mov r8, r8)
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <delay_us+0x30>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000890:	1dbb      	adds	r3, r7, #6
 8000892:	881b      	ldrh	r3, [r3, #0]
 8000894:	429a      	cmp	r2, r3
 8000896:	d3f8      	bcc.n	800088a <delay_us+0x16>
}
 8000898:	46c0      	nop			@ (mov r8, r8)
 800089a:	46c0      	nop			@ (mov r8, r8)
 800089c:	46bd      	mov	sp, r7
 800089e:	b002      	add	sp, #8
 80008a0:	bd80      	pop	{r7, pc}
 80008a2:	46c0      	nop			@ (mov r8, r8)
 80008a4:	20000028 	.word	0x20000028

080008a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008ac:	f000 fab6 	bl	8000e1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008b0:	f000 f82c 	bl	800090c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008b4:	f000 f91c 	bl	8000af0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80008b8:	f000 f8cc 	bl	8000a54 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80008bc:	f000 f86e 	bl	800099c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  delay_init();
 80008c0:	f7ff ffcc 	bl	800085c <delay_init>

  ST7920_Init();
 80008c4:	f7ff ff86 	bl	80007d4 <ST7920_Init>

  ST7920_SendString(0,0, "HOLY SHIT");
 80008c8:	4b0c      	ldr	r3, [pc, #48]	@ (80008fc <main+0x54>)
 80008ca:	001a      	movs	r2, r3
 80008cc:	2100      	movs	r1, #0
 80008ce:	2000      	movs	r0, #0
 80008d0:	f7ff ff37 	bl	8000742 <ST7920_SendString>
  ST7920_SendString(1,0, "IM ALIVE!");
 80008d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <main+0x58>)
 80008d6:	001a      	movs	r2, r3
 80008d8:	2100      	movs	r1, #0
 80008da:	2001      	movs	r0, #1
 80008dc:	f7ff ff31 	bl	8000742 <ST7920_SendString>
  ST7920_SendString(2,0, "MEOW MEOW MEOW");
 80008e0:	4b08      	ldr	r3, [pc, #32]	@ (8000904 <main+0x5c>)
 80008e2:	001a      	movs	r2, r3
 80008e4:	2100      	movs	r1, #0
 80008e6:	2002      	movs	r0, #2
 80008e8:	f7ff ff2b 	bl	8000742 <ST7920_SendString>
  ST7920_SendString(3,0, "MOOOOOOOOOOOOO");
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <main+0x60>)
 80008ee:	001a      	movs	r2, r3
 80008f0:	2100      	movs	r1, #0
 80008f2:	2003      	movs	r0, #3
 80008f4:	f7ff ff25 	bl	8000742 <ST7920_SendString>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008f8:	46c0      	nop			@ (mov r8, r8)
 80008fa:	e7fd      	b.n	80008f8 <main+0x50>
 80008fc:	08003500 	.word	0x08003500
 8000900:	0800350c 	.word	0x0800350c
 8000904:	08003518 	.word	0x08003518
 8000908:	08003528 	.word	0x08003528

0800090c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800090c:	b590      	push	{r4, r7, lr}
 800090e:	b093      	sub	sp, #76	@ 0x4c
 8000910:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000912:	2410      	movs	r4, #16
 8000914:	193b      	adds	r3, r7, r4
 8000916:	0018      	movs	r0, r3
 8000918:	2338      	movs	r3, #56	@ 0x38
 800091a:	001a      	movs	r2, r3
 800091c:	2100      	movs	r1, #0
 800091e:	f002 fdb7 	bl	8003490 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000922:	003b      	movs	r3, r7
 8000924:	0018      	movs	r0, r3
 8000926:	2310      	movs	r3, #16
 8000928:	001a      	movs	r2, r3
 800092a:	2100      	movs	r1, #0
 800092c:	f002 fdb0 	bl	8003490 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000930:	2380      	movs	r3, #128	@ 0x80
 8000932:	009b      	lsls	r3, r3, #2
 8000934:	0018      	movs	r0, r3
 8000936:	f000 fd67 	bl	8001408 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800093a:	193b      	adds	r3, r7, r4
 800093c:	2202      	movs	r2, #2
 800093e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000940:	193b      	adds	r3, r7, r4
 8000942:	2280      	movs	r2, #128	@ 0x80
 8000944:	0052      	lsls	r2, r2, #1
 8000946:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000948:	193b      	adds	r3, r7, r4
 800094a:	2200      	movs	r2, #0
 800094c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800094e:	193b      	adds	r3, r7, r4
 8000950:	2240      	movs	r2, #64	@ 0x40
 8000952:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000954:	193b      	adds	r3, r7, r4
 8000956:	2200      	movs	r2, #0
 8000958:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800095a:	193b      	adds	r3, r7, r4
 800095c:	0018      	movs	r0, r3
 800095e:	f000 fd9f 	bl	80014a0 <HAL_RCC_OscConfig>
 8000962:	1e03      	subs	r3, r0, #0
 8000964:	d001      	beq.n	800096a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000966:	f000 f94d 	bl	8000c04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800096a:	003b      	movs	r3, r7
 800096c:	2207      	movs	r2, #7
 800096e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000970:	003b      	movs	r3, r7
 8000972:	2200      	movs	r2, #0
 8000974:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000976:	003b      	movs	r3, r7
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800097c:	003b      	movs	r3, r7
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000982:	003b      	movs	r3, r7
 8000984:	2100      	movs	r1, #0
 8000986:	0018      	movs	r0, r3
 8000988:	f001 f8a4 	bl	8001ad4 <HAL_RCC_ClockConfig>
 800098c:	1e03      	subs	r3, r0, #0
 800098e:	d001      	beq.n	8000994 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000990:	f000 f938 	bl	8000c04 <Error_Handler>
  }
}
 8000994:	46c0      	nop			@ (mov r8, r8)
 8000996:	46bd      	mov	sp, r7
 8000998:	b013      	add	sp, #76	@ 0x4c
 800099a:	bd90      	pop	{r4, r7, pc}

0800099c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b088      	sub	sp, #32
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009a2:	2310      	movs	r3, #16
 80009a4:	18fb      	adds	r3, r7, r3
 80009a6:	0018      	movs	r0, r3
 80009a8:	2310      	movs	r3, #16
 80009aa:	001a      	movs	r2, r3
 80009ac:	2100      	movs	r1, #0
 80009ae:	f002 fd6f 	bl	8003490 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	0018      	movs	r0, r3
 80009b6:	230c      	movs	r3, #12
 80009b8:	001a      	movs	r2, r3
 80009ba:	2100      	movs	r1, #0
 80009bc:	f002 fd68 	bl	8003490 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009c0:	4b21      	ldr	r3, [pc, #132]	@ (8000a48 <MX_TIM1_Init+0xac>)
 80009c2:	4a22      	ldr	r2, [pc, #136]	@ (8000a4c <MX_TIM1_Init+0xb0>)
 80009c4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16-1;
 80009c6:	4b20      	ldr	r3, [pc, #128]	@ (8000a48 <MX_TIM1_Init+0xac>)
 80009c8:	220f      	movs	r2, #15
 80009ca:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009cc:	4b1e      	ldr	r3, [pc, #120]	@ (8000a48 <MX_TIM1_Init+0xac>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80009d2:	4b1d      	ldr	r3, [pc, #116]	@ (8000a48 <MX_TIM1_Init+0xac>)
 80009d4:	4a1e      	ldr	r2, [pc, #120]	@ (8000a50 <MX_TIM1_Init+0xb4>)
 80009d6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000a48 <MX_TIM1_Init+0xac>)
 80009da:	2200      	movs	r2, #0
 80009dc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009de:	4b1a      	ldr	r3, [pc, #104]	@ (8000a48 <MX_TIM1_Init+0xac>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009e4:	4b18      	ldr	r3, [pc, #96]	@ (8000a48 <MX_TIM1_Init+0xac>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80009ea:	4b17      	ldr	r3, [pc, #92]	@ (8000a48 <MX_TIM1_Init+0xac>)
 80009ec:	0018      	movs	r0, r3
 80009ee:	f001 fbd3 	bl	8002198 <HAL_TIM_Base_Init>
 80009f2:	1e03      	subs	r3, r0, #0
 80009f4:	d001      	beq.n	80009fa <MX_TIM1_Init+0x5e>
  {
    Error_Handler();
 80009f6:	f000 f905 	bl	8000c04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009fa:	2110      	movs	r1, #16
 80009fc:	187b      	adds	r3, r7, r1
 80009fe:	2280      	movs	r2, #128	@ 0x80
 8000a00:	0152      	lsls	r2, r2, #5
 8000a02:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a04:	187a      	adds	r2, r7, r1
 8000a06:	4b10      	ldr	r3, [pc, #64]	@ (8000a48 <MX_TIM1_Init+0xac>)
 8000a08:	0011      	movs	r1, r2
 8000a0a:	0018      	movs	r0, r3
 8000a0c:	f001 fc70 	bl	80022f0 <HAL_TIM_ConfigClockSource>
 8000a10:	1e03      	subs	r3, r0, #0
 8000a12:	d001      	beq.n	8000a18 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000a14:	f000 f8f6 	bl	8000c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a18:	1d3b      	adds	r3, r7, #4
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	2200      	movs	r2, #0
 8000a22:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	2200      	movs	r2, #0
 8000a28:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a2a:	1d3a      	adds	r2, r7, #4
 8000a2c:	4b06      	ldr	r3, [pc, #24]	@ (8000a48 <MX_TIM1_Init+0xac>)
 8000a2e:	0011      	movs	r1, r2
 8000a30:	0018      	movs	r0, r3
 8000a32:	f001 fe5d 	bl	80026f0 <HAL_TIMEx_MasterConfigSynchronization>
 8000a36:	1e03      	subs	r3, r0, #0
 8000a38:	d001      	beq.n	8000a3e <MX_TIM1_Init+0xa2>
  {
    Error_Handler();
 8000a3a:	f000 f8e3 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000a3e:	46c0      	nop			@ (mov r8, r8)
 8000a40:	46bd      	mov	sp, r7
 8000a42:	b008      	add	sp, #32
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	46c0      	nop			@ (mov r8, r8)
 8000a48:	20000028 	.word	0x20000028
 8000a4c:	40012c00 	.word	0x40012c00
 8000a50:	0000ffff 	.word	0x0000ffff

08000a54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a58:	4b23      	ldr	r3, [pc, #140]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a5a:	4a24      	ldr	r2, [pc, #144]	@ (8000aec <MX_USART2_UART_Init+0x98>)
 8000a5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a5e:	4b22      	ldr	r3, [pc, #136]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a60:	22e1      	movs	r2, #225	@ 0xe1
 8000a62:	0252      	lsls	r2, r2, #9
 8000a64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a66:	4b20      	ldr	r3, [pc, #128]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a68:	2200      	movs	r2, #0
 8000a6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a6c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a6e:	2200      	movs	r2, #0
 8000a70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a72:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a78:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a7a:	220c      	movs	r2, #12
 8000a7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a84:	4b18      	ldr	r3, [pc, #96]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a8a:	4b17      	ldr	r3, [pc, #92]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a90:	4b15      	ldr	r3, [pc, #84]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a96:	4b14      	ldr	r3, [pc, #80]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a9c:	4b12      	ldr	r3, [pc, #72]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f001 fe94 	bl	80027cc <HAL_UART_Init>
 8000aa4:	1e03      	subs	r3, r0, #0
 8000aa6:	d001      	beq.n	8000aac <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000aa8:	f000 f8ac 	bl	8000c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000aac:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000aae:	2100      	movs	r1, #0
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f002 fc0d 	bl	80032d0 <HAL_UARTEx_SetTxFifoThreshold>
 8000ab6:	1e03      	subs	r3, r0, #0
 8000ab8:	d001      	beq.n	8000abe <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000aba:	f000 f8a3 	bl	8000c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000abe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000ac0:	2100      	movs	r1, #0
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	f002 fc44 	bl	8003350 <HAL_UARTEx_SetRxFifoThreshold>
 8000ac8:	1e03      	subs	r3, r0, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000acc:	f000 f89a 	bl	8000c04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000ad0:	4b05      	ldr	r3, [pc, #20]	@ (8000ae8 <MX_USART2_UART_Init+0x94>)
 8000ad2:	0018      	movs	r0, r3
 8000ad4:	f002 fbc2 	bl	800325c <HAL_UARTEx_DisableFifoMode>
 8000ad8:	1e03      	subs	r3, r0, #0
 8000ada:	d001      	beq.n	8000ae0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000adc:	f000 f892 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ae0:	46c0      	nop			@ (mov r8, r8)
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	46c0      	nop			@ (mov r8, r8)
 8000ae8:	20000074 	.word	0x20000074
 8000aec:	40004400 	.word	0x40004400

08000af0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000af0:	b590      	push	{r4, r7, lr}
 8000af2:	b08b      	sub	sp, #44	@ 0x2c
 8000af4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000af6:	2414      	movs	r4, #20
 8000af8:	193b      	adds	r3, r7, r4
 8000afa:	0018      	movs	r0, r3
 8000afc:	2314      	movs	r3, #20
 8000afe:	001a      	movs	r2, r3
 8000b00:	2100      	movs	r1, #0
 8000b02:	f002 fcc5 	bl	8003490 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b06:	4b3d      	ldr	r3, [pc, #244]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b0a:	4b3c      	ldr	r3, [pc, #240]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b0c:	2104      	movs	r1, #4
 8000b0e:	430a      	orrs	r2, r1
 8000b10:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b12:	4b3a      	ldr	r3, [pc, #232]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b16:	2204      	movs	r2, #4
 8000b18:	4013      	ands	r3, r2
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b1e:	4b37      	ldr	r3, [pc, #220]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b22:	4b36      	ldr	r3, [pc, #216]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b24:	2120      	movs	r1, #32
 8000b26:	430a      	orrs	r2, r1
 8000b28:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b2a:	4b34      	ldr	r3, [pc, #208]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b2e:	2220      	movs	r2, #32
 8000b30:	4013      	ands	r3, r2
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b36:	4b31      	ldr	r3, [pc, #196]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b3a:	4b30      	ldr	r3, [pc, #192]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b3c:	2101      	movs	r1, #1
 8000b3e:	430a      	orrs	r2, r1
 8000b40:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b42:	4b2e      	ldr	r3, [pc, #184]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b46:	2201      	movs	r2, #1
 8000b48:	4013      	ands	r3, r2
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b50:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b52:	4b2a      	ldr	r3, [pc, #168]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b54:	2102      	movs	r1, #2
 8000b56:	430a      	orrs	r2, r1
 8000b58:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b5a:	4b28      	ldr	r3, [pc, #160]	@ (8000bfc <MX_GPIO_Init+0x10c>)
 8000b5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b5e:	2202      	movs	r2, #2
 8000b60:	4013      	ands	r3, r2
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CS_Pin|SID_Pin|SCLK_Pin|LED_GREEN_Pin, GPIO_PIN_RESET);
 8000b66:	23a0      	movs	r3, #160	@ 0xa0
 8000b68:	05db      	lsls	r3, r3, #23
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2133      	movs	r1, #51	@ 0x33
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f000 fc2c 	bl	80013cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RST_GPIO_Port, RST_Pin, GPIO_PIN_RESET);
 8000b74:	4b22      	ldr	r3, [pc, #136]	@ (8000c00 <MX_GPIO_Init+0x110>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	2102      	movs	r1, #2
 8000b7a:	0018      	movs	r0, r3
 8000b7c:	f000 fc26 	bl	80013cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CS_Pin SID_Pin SCLK_Pin */
  GPIO_InitStruct.Pin = CS_Pin|SID_Pin|SCLK_Pin;
 8000b80:	193b      	adds	r3, r7, r4
 8000b82:	2213      	movs	r2, #19
 8000b84:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	2201      	movs	r2, #1
 8000b8a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	193b      	adds	r3, r7, r4
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b92:	193b      	adds	r3, r7, r4
 8000b94:	2200      	movs	r2, #0
 8000b96:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b98:	193a      	adds	r2, r7, r4
 8000b9a:	23a0      	movs	r3, #160	@ 0xa0
 8000b9c:	05db      	lsls	r3, r3, #23
 8000b9e:	0011      	movs	r1, r2
 8000ba0:	0018      	movs	r0, r3
 8000ba2:	f000 faaf 	bl	8001104 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000ba6:	193b      	adds	r3, r7, r4
 8000ba8:	2220      	movs	r2, #32
 8000baa:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	2201      	movs	r2, #1
 8000bb0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb2:	193b      	adds	r3, r7, r4
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000bb8:	193b      	adds	r3, r7, r4
 8000bba:	2202      	movs	r2, #2
 8000bbc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000bbe:	193a      	adds	r2, r7, r4
 8000bc0:	23a0      	movs	r3, #160	@ 0xa0
 8000bc2:	05db      	lsls	r3, r3, #23
 8000bc4:	0011      	movs	r1, r2
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f000 fa9c 	bl	8001104 <HAL_GPIO_Init>

  /*Configure GPIO pin : RST_Pin */
  GPIO_InitStruct.Pin = RST_Pin;
 8000bcc:	0021      	movs	r1, r4
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2202      	movs	r2, #2
 8000bd2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	187b      	adds	r3, r7, r1
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be0:	187b      	adds	r3, r7, r1
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 8000be6:	187b      	adds	r3, r7, r1
 8000be8:	4a05      	ldr	r2, [pc, #20]	@ (8000c00 <MX_GPIO_Init+0x110>)
 8000bea:	0019      	movs	r1, r3
 8000bec:	0010      	movs	r0, r2
 8000bee:	f000 fa89 	bl	8001104 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000bf2:	46c0      	nop			@ (mov r8, r8)
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	b00b      	add	sp, #44	@ 0x2c
 8000bf8:	bd90      	pop	{r4, r7, pc}
 8000bfa:	46c0      	nop			@ (mov r8, r8)
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	50000400 	.word	0x50000400

08000c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c08:	b672      	cpsid	i
}
 8000c0a:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c0c:	46c0      	nop			@ (mov r8, r8)
 8000c0e:	e7fd      	b.n	8000c0c <Error_Handler+0x8>

08000c10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b082      	sub	sp, #8
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c16:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <HAL_MspInit+0x4c>)
 8000c18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c1a:	4b10      	ldr	r3, [pc, #64]	@ (8000c5c <HAL_MspInit+0x4c>)
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	430a      	orrs	r2, r1
 8000c20:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c22:	4b0e      	ldr	r3, [pc, #56]	@ (8000c5c <HAL_MspInit+0x4c>)
 8000c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c26:	2201      	movs	r2, #1
 8000c28:	4013      	ands	r3, r2
 8000c2a:	607b      	str	r3, [r7, #4]
 8000c2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c2e:	4b0b      	ldr	r3, [pc, #44]	@ (8000c5c <HAL_MspInit+0x4c>)
 8000c30:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c32:	4b0a      	ldr	r3, [pc, #40]	@ (8000c5c <HAL_MspInit+0x4c>)
 8000c34:	2180      	movs	r1, #128	@ 0x80
 8000c36:	0549      	lsls	r1, r1, #21
 8000c38:	430a      	orrs	r2, r1
 8000c3a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c3c:	4b07      	ldr	r3, [pc, #28]	@ (8000c5c <HAL_MspInit+0x4c>)
 8000c3e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c40:	2380      	movs	r3, #128	@ 0x80
 8000c42:	055b      	lsls	r3, r3, #21
 8000c44:	4013      	ands	r3, r2
 8000c46:	603b      	str	r3, [r7, #0]
 8000c48:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 8000c4a:	23c0      	movs	r3, #192	@ 0xc0
 8000c4c:	00db      	lsls	r3, r3, #3
 8000c4e:	0018      	movs	r0, r3
 8000c50:	f000 f98e 	bl	8000f70 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c54:	46c0      	nop			@ (mov r8, r8)
 8000c56:	46bd      	mov	sp, r7
 8000c58:	b002      	add	sp, #8
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	40021000 	.word	0x40021000

08000c60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c60:	b590      	push	{r4, r7, lr}
 8000c62:	b091      	sub	sp, #68	@ 0x44
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c68:	240c      	movs	r4, #12
 8000c6a:	193b      	adds	r3, r7, r4
 8000c6c:	0018      	movs	r0, r3
 8000c6e:	2334      	movs	r3, #52	@ 0x34
 8000c70:	001a      	movs	r2, r3
 8000c72:	2100      	movs	r1, #0
 8000c74:	f002 fc0c 	bl	8003490 <memset>
  if(htim_base->Instance==TIM1)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	4a11      	ldr	r2, [pc, #68]	@ (8000cc4 <HAL_TIM_Base_MspInit+0x64>)
 8000c7e:	4293      	cmp	r3, r2
 8000c80:	d11c      	bne.n	8000cbc <HAL_TIM_Base_MspInit+0x5c>

  /* USER CODE END TIM1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1;
 8000c82:	193b      	adds	r3, r7, r4
 8000c84:	2280      	movs	r2, #128	@ 0x80
 8000c86:	0392      	lsls	r2, r2, #14
 8000c88:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8000c8a:	193b      	adds	r3, r7, r4
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	629a      	str	r2, [r3, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c90:	193b      	adds	r3, r7, r4
 8000c92:	0018      	movs	r0, r3
 8000c94:	f001 f8c8 	bl	8001e28 <HAL_RCCEx_PeriphCLKConfig>
 8000c98:	1e03      	subs	r3, r0, #0
 8000c9a:	d001      	beq.n	8000ca0 <HAL_TIM_Base_MspInit+0x40>
    {
      Error_Handler();
 8000c9c:	f7ff ffb2 	bl	8000c04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000ca0:	4b09      	ldr	r3, [pc, #36]	@ (8000cc8 <HAL_TIM_Base_MspInit+0x68>)
 8000ca2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000ca4:	4b08      	ldr	r3, [pc, #32]	@ (8000cc8 <HAL_TIM_Base_MspInit+0x68>)
 8000ca6:	2180      	movs	r1, #128	@ 0x80
 8000ca8:	0109      	lsls	r1, r1, #4
 8000caa:	430a      	orrs	r2, r1
 8000cac:	641a      	str	r2, [r3, #64]	@ 0x40
 8000cae:	4b06      	ldr	r3, [pc, #24]	@ (8000cc8 <HAL_TIM_Base_MspInit+0x68>)
 8000cb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000cb2:	2380      	movs	r3, #128	@ 0x80
 8000cb4:	011b      	lsls	r3, r3, #4
 8000cb6:	4013      	ands	r3, r2
 8000cb8:	60bb      	str	r3, [r7, #8]
 8000cba:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000cbc:	46c0      	nop			@ (mov r8, r8)
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	b011      	add	sp, #68	@ 0x44
 8000cc2:	bd90      	pop	{r4, r7, pc}
 8000cc4:	40012c00 	.word	0x40012c00
 8000cc8:	40021000 	.word	0x40021000

08000ccc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ccc:	b590      	push	{r4, r7, lr}
 8000cce:	b097      	sub	sp, #92	@ 0x5c
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd4:	2344      	movs	r3, #68	@ 0x44
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	0018      	movs	r0, r3
 8000cda:	2314      	movs	r3, #20
 8000cdc:	001a      	movs	r2, r3
 8000cde:	2100      	movs	r1, #0
 8000ce0:	f002 fbd6 	bl	8003490 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ce4:	2410      	movs	r4, #16
 8000ce6:	193b      	adds	r3, r7, r4
 8000ce8:	0018      	movs	r0, r3
 8000cea:	2334      	movs	r3, #52	@ 0x34
 8000cec:	001a      	movs	r2, r3
 8000cee:	2100      	movs	r1, #0
 8000cf0:	f002 fbce 	bl	8003490 <memset>
  if(huart->Instance==USART2)
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	4a22      	ldr	r2, [pc, #136]	@ (8000d84 <HAL_UART_MspInit+0xb8>)
 8000cfa:	4293      	cmp	r3, r2
 8000cfc:	d13e      	bne.n	8000d7c <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000cfe:	193b      	adds	r3, r7, r4
 8000d00:	2202      	movs	r2, #2
 8000d02:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d04:	193b      	adds	r3, r7, r4
 8000d06:	2200      	movs	r2, #0
 8000d08:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d0a:	193b      	adds	r3, r7, r4
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	f001 f88b 	bl	8001e28 <HAL_RCCEx_PeriphCLKConfig>
 8000d12:	1e03      	subs	r3, r0, #0
 8000d14:	d001      	beq.n	8000d1a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000d16:	f7ff ff75 	bl	8000c04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000d88 <HAL_UART_MspInit+0xbc>)
 8000d1c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000d88 <HAL_UART_MspInit+0xbc>)
 8000d20:	2180      	movs	r1, #128	@ 0x80
 8000d22:	0289      	lsls	r1, r1, #10
 8000d24:	430a      	orrs	r2, r1
 8000d26:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000d28:	4b17      	ldr	r3, [pc, #92]	@ (8000d88 <HAL_UART_MspInit+0xbc>)
 8000d2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000d2c:	2380      	movs	r3, #128	@ 0x80
 8000d2e:	029b      	lsls	r3, r3, #10
 8000d30:	4013      	ands	r3, r2
 8000d32:	60fb      	str	r3, [r7, #12]
 8000d34:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d36:	4b14      	ldr	r3, [pc, #80]	@ (8000d88 <HAL_UART_MspInit+0xbc>)
 8000d38:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000d3a:	4b13      	ldr	r3, [pc, #76]	@ (8000d88 <HAL_UART_MspInit+0xbc>)
 8000d3c:	2101      	movs	r1, #1
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d42:	4b11      	ldr	r3, [pc, #68]	@ (8000d88 <HAL_UART_MspInit+0xbc>)
 8000d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000d46:	2201      	movs	r2, #1
 8000d48:	4013      	ands	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
 8000d4c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000d4e:	2144      	movs	r1, #68	@ 0x44
 8000d50:	187b      	adds	r3, r7, r1
 8000d52:	220c      	movs	r2, #12
 8000d54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d56:	187b      	adds	r3, r7, r1
 8000d58:	2202      	movs	r2, #2
 8000d5a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d5c:	187b      	adds	r3, r7, r1
 8000d5e:	2201      	movs	r2, #1
 8000d60:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d62:	187b      	adds	r3, r7, r1
 8000d64:	2200      	movs	r2, #0
 8000d66:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000d68:	187b      	adds	r3, r7, r1
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6e:	187a      	adds	r2, r7, r1
 8000d70:	23a0      	movs	r3, #160	@ 0xa0
 8000d72:	05db      	lsls	r3, r3, #23
 8000d74:	0011      	movs	r1, r2
 8000d76:	0018      	movs	r0, r3
 8000d78:	f000 f9c4 	bl	8001104 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000d7c:	46c0      	nop			@ (mov r8, r8)
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b017      	add	sp, #92	@ 0x5c
 8000d82:	bd90      	pop	{r4, r7, pc}
 8000d84:	40004400 	.word	0x40004400
 8000d88:	40021000 	.word	0x40021000

08000d8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d90:	46c0      	nop			@ (mov r8, r8)
 8000d92:	e7fd      	b.n	8000d90 <NMI_Handler+0x4>

08000d94 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d98:	46c0      	nop			@ (mov r8, r8)
 8000d9a:	e7fd      	b.n	8000d98 <HardFault_Handler+0x4>

08000d9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000da0:	46c0      	nop			@ (mov r8, r8)
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bd80      	pop	{r7, pc}

08000da6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000da6:	b580      	push	{r7, lr}
 8000da8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000db4:	f000 f89c 	bl	8000ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000db8:	46c0      	nop			@ (mov r8, r8)
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc2:	46c0      	nop			@ (mov r8, r8)
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	bd80      	pop	{r7, pc}

08000dc8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dc8:	480d      	ldr	r0, [pc, #52]	@ (8000e00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dcc:	f7ff fff7 	bl	8000dbe <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dd0:	480c      	ldr	r0, [pc, #48]	@ (8000e04 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dd2:	490d      	ldr	r1, [pc, #52]	@ (8000e08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dd4:	4a0d      	ldr	r2, [pc, #52]	@ (8000e0c <LoopForever+0xe>)
  movs r3, #0
 8000dd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dd8:	e002      	b.n	8000de0 <LoopCopyDataInit>

08000dda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ddc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dde:	3304      	adds	r3, #4

08000de0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000de0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000de2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000de4:	d3f9      	bcc.n	8000dda <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000de6:	4a0a      	ldr	r2, [pc, #40]	@ (8000e10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000de8:	4c0a      	ldr	r4, [pc, #40]	@ (8000e14 <LoopForever+0x16>)
  movs r3, #0
 8000dea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dec:	e001      	b.n	8000df2 <LoopFillZerobss>

08000dee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000df0:	3204      	adds	r2, #4

08000df2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000df2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000df4:	d3fb      	bcc.n	8000dee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000df6:	f002 fb53 	bl	80034a0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000dfa:	f7ff fd55 	bl	80008a8 <main>

08000dfe <LoopForever>:

LoopForever:
  b LoopForever
 8000dfe:	e7fe      	b.n	8000dfe <LoopForever>
  ldr   r0, =_estack
 8000e00:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000e04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e08:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000e0c:	080035d0 	.word	0x080035d0
  ldr r2, =_sbss
 8000e10:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000e14:	2000010c 	.word	0x2000010c

08000e18 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e18:	e7fe      	b.n	8000e18 <ADC1_COMP_IRQHandler>
	...

08000e1c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000e22:	1dfb      	adds	r3, r7, #7
 8000e24:	2200      	movs	r2, #0
 8000e26:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e28:	4b0b      	ldr	r3, [pc, #44]	@ (8000e58 <HAL_Init+0x3c>)
 8000e2a:	681a      	ldr	r2, [r3, #0]
 8000e2c:	4b0a      	ldr	r3, [pc, #40]	@ (8000e58 <HAL_Init+0x3c>)
 8000e2e:	2180      	movs	r1, #128	@ 0x80
 8000e30:	0049      	lsls	r1, r1, #1
 8000e32:	430a      	orrs	r2, r1
 8000e34:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e36:	2000      	movs	r0, #0
 8000e38:	f000 f810 	bl	8000e5c <HAL_InitTick>
 8000e3c:	1e03      	subs	r3, r0, #0
 8000e3e:	d003      	beq.n	8000e48 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e40:	1dfb      	adds	r3, r7, #7
 8000e42:	2201      	movs	r2, #1
 8000e44:	701a      	strb	r2, [r3, #0]
 8000e46:	e001      	b.n	8000e4c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e48:	f7ff fee2 	bl	8000c10 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e4c:	1dfb      	adds	r3, r7, #7
 8000e4e:	781b      	ldrb	r3, [r3, #0]
}
 8000e50:	0018      	movs	r0, r3
 8000e52:	46bd      	mov	sp, r7
 8000e54:	b002      	add	sp, #8
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	40022000 	.word	0x40022000

08000e5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e5c:	b590      	push	{r4, r7, lr}
 8000e5e:	b085      	sub	sp, #20
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e64:	230f      	movs	r3, #15
 8000e66:	18fb      	adds	r3, r7, r3
 8000e68:	2200      	movs	r2, #0
 8000e6a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000e6c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ee4 <HAL_InitTick+0x88>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d02b      	beq.n	8000ecc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000e74:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee8 <HAL_InitTick+0x8c>)
 8000e76:	681c      	ldr	r4, [r3, #0]
 8000e78:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee4 <HAL_InitTick+0x88>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	0019      	movs	r1, r3
 8000e7e:	23fa      	movs	r3, #250	@ 0xfa
 8000e80:	0098      	lsls	r0, r3, #2
 8000e82:	f7ff f93f 	bl	8000104 <__udivsi3>
 8000e86:	0003      	movs	r3, r0
 8000e88:	0019      	movs	r1, r3
 8000e8a:	0020      	movs	r0, r4
 8000e8c:	f7ff f93a 	bl	8000104 <__udivsi3>
 8000e90:	0003      	movs	r3, r0
 8000e92:	0018      	movs	r0, r3
 8000e94:	f000 f929 	bl	80010ea <HAL_SYSTICK_Config>
 8000e98:	1e03      	subs	r3, r0, #0
 8000e9a:	d112      	bne.n	8000ec2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	2b03      	cmp	r3, #3
 8000ea0:	d80a      	bhi.n	8000eb8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ea2:	6879      	ldr	r1, [r7, #4]
 8000ea4:	2301      	movs	r3, #1
 8000ea6:	425b      	negs	r3, r3
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	0018      	movs	r0, r3
 8000eac:	f000 f908 	bl	80010c0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000eb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000eec <HAL_InitTick+0x90>)
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	601a      	str	r2, [r3, #0]
 8000eb6:	e00d      	b.n	8000ed4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000eb8:	230f      	movs	r3, #15
 8000eba:	18fb      	adds	r3, r7, r3
 8000ebc:	2201      	movs	r2, #1
 8000ebe:	701a      	strb	r2, [r3, #0]
 8000ec0:	e008      	b.n	8000ed4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ec2:	230f      	movs	r3, #15
 8000ec4:	18fb      	adds	r3, r7, r3
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	701a      	strb	r2, [r3, #0]
 8000eca:	e003      	b.n	8000ed4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000ecc:	230f      	movs	r3, #15
 8000ece:	18fb      	adds	r3, r7, r3
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ed4:	230f      	movs	r3, #15
 8000ed6:	18fb      	adds	r3, r7, r3
 8000ed8:	781b      	ldrb	r3, [r3, #0]
}
 8000eda:	0018      	movs	r0, r3
 8000edc:	46bd      	mov	sp, r7
 8000ede:	b005      	add	sp, #20
 8000ee0:	bd90      	pop	{r4, r7, pc}
 8000ee2:	46c0      	nop			@ (mov r8, r8)
 8000ee4:	20000008 	.word	0x20000008
 8000ee8:	20000000 	.word	0x20000000
 8000eec:	20000004 	.word	0x20000004

08000ef0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000ef4:	4b05      	ldr	r3, [pc, #20]	@ (8000f0c <HAL_IncTick+0x1c>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	001a      	movs	r2, r3
 8000efa:	4b05      	ldr	r3, [pc, #20]	@ (8000f10 <HAL_IncTick+0x20>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	18d2      	adds	r2, r2, r3
 8000f00:	4b03      	ldr	r3, [pc, #12]	@ (8000f10 <HAL_IncTick+0x20>)
 8000f02:	601a      	str	r2, [r3, #0]
}
 8000f04:	46c0      	nop			@ (mov r8, r8)
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	46c0      	nop			@ (mov r8, r8)
 8000f0c:	20000008 	.word	0x20000008
 8000f10:	20000108 	.word	0x20000108

08000f14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
  return uwTick;
 8000f18:	4b02      	ldr	r3, [pc, #8]	@ (8000f24 <HAL_GetTick+0x10>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
}
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	20000108 	.word	0x20000108

08000f28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f30:	f7ff fff0 	bl	8000f14 <HAL_GetTick>
 8000f34:	0003      	movs	r3, r0
 8000f36:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	d005      	beq.n	8000f4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f42:	4b0a      	ldr	r3, [pc, #40]	@ (8000f6c <HAL_Delay+0x44>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	001a      	movs	r2, r3
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	189b      	adds	r3, r3, r2
 8000f4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f4e:	46c0      	nop			@ (mov r8, r8)
 8000f50:	f7ff ffe0 	bl	8000f14 <HAL_GetTick>
 8000f54:	0002      	movs	r2, r0
 8000f56:	68bb      	ldr	r3, [r7, #8]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	68fa      	ldr	r2, [r7, #12]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	d8f7      	bhi.n	8000f50 <HAL_Delay+0x28>
  {
  }
}
 8000f60:	46c0      	nop			@ (mov r8, r8)
 8000f62:	46c0      	nop			@ (mov r8, r8)
 8000f64:	46bd      	mov	sp, r7
 8000f66:	b004      	add	sp, #16
 8000f68:	bd80      	pop	{r7, pc}
 8000f6a:	46c0      	nop			@ (mov r8, r8)
 8000f6c:	20000008 	.word	0x20000008

08000f70 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000f78:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a06      	ldr	r2, [pc, #24]	@ (8000f98 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000f7e:	4013      	ands	r3, r2
 8000f80:	0019      	movs	r1, r3
 8000f82:	4b04      	ldr	r3, [pc, #16]	@ (8000f94 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000f84:	687a      	ldr	r2, [r7, #4]
 8000f86:	430a      	orrs	r2, r1
 8000f88:	601a      	str	r2, [r3, #0]
}
 8000f8a:	46c0      	nop			@ (mov r8, r8)
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	b002      	add	sp, #8
 8000f90:	bd80      	pop	{r7, pc}
 8000f92:	46c0      	nop			@ (mov r8, r8)
 8000f94:	40010000 	.word	0x40010000
 8000f98:	fffff9ff 	.word	0xfffff9ff

08000f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f9c:	b590      	push	{r4, r7, lr}
 8000f9e:	b083      	sub	sp, #12
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	0002      	movs	r2, r0
 8000fa4:	6039      	str	r1, [r7, #0]
 8000fa6:	1dfb      	adds	r3, r7, #7
 8000fa8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000faa:	1dfb      	adds	r3, r7, #7
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	2b7f      	cmp	r3, #127	@ 0x7f
 8000fb0:	d828      	bhi.n	8001004 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fb2:	4a2f      	ldr	r2, [pc, #188]	@ (8001070 <__NVIC_SetPriority+0xd4>)
 8000fb4:	1dfb      	adds	r3, r7, #7
 8000fb6:	781b      	ldrb	r3, [r3, #0]
 8000fb8:	b25b      	sxtb	r3, r3
 8000fba:	089b      	lsrs	r3, r3, #2
 8000fbc:	33c0      	adds	r3, #192	@ 0xc0
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	589b      	ldr	r3, [r3, r2]
 8000fc2:	1dfa      	adds	r2, r7, #7
 8000fc4:	7812      	ldrb	r2, [r2, #0]
 8000fc6:	0011      	movs	r1, r2
 8000fc8:	2203      	movs	r2, #3
 8000fca:	400a      	ands	r2, r1
 8000fcc:	00d2      	lsls	r2, r2, #3
 8000fce:	21ff      	movs	r1, #255	@ 0xff
 8000fd0:	4091      	lsls	r1, r2
 8000fd2:	000a      	movs	r2, r1
 8000fd4:	43d2      	mvns	r2, r2
 8000fd6:	401a      	ands	r2, r3
 8000fd8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fda:	683b      	ldr	r3, [r7, #0]
 8000fdc:	019b      	lsls	r3, r3, #6
 8000fde:	22ff      	movs	r2, #255	@ 0xff
 8000fe0:	401a      	ands	r2, r3
 8000fe2:	1dfb      	adds	r3, r7, #7
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	2303      	movs	r3, #3
 8000fea:	4003      	ands	r3, r0
 8000fec:	00db      	lsls	r3, r3, #3
 8000fee:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ff0:	481f      	ldr	r0, [pc, #124]	@ (8001070 <__NVIC_SetPriority+0xd4>)
 8000ff2:	1dfb      	adds	r3, r7, #7
 8000ff4:	781b      	ldrb	r3, [r3, #0]
 8000ff6:	b25b      	sxtb	r3, r3
 8000ff8:	089b      	lsrs	r3, r3, #2
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	33c0      	adds	r3, #192	@ 0xc0
 8000ffe:	009b      	lsls	r3, r3, #2
 8001000:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001002:	e031      	b.n	8001068 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001004:	4a1b      	ldr	r2, [pc, #108]	@ (8001074 <__NVIC_SetPriority+0xd8>)
 8001006:	1dfb      	adds	r3, r7, #7
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	0019      	movs	r1, r3
 800100c:	230f      	movs	r3, #15
 800100e:	400b      	ands	r3, r1
 8001010:	3b08      	subs	r3, #8
 8001012:	089b      	lsrs	r3, r3, #2
 8001014:	3306      	adds	r3, #6
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	18d3      	adds	r3, r2, r3
 800101a:	3304      	adds	r3, #4
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	1dfa      	adds	r2, r7, #7
 8001020:	7812      	ldrb	r2, [r2, #0]
 8001022:	0011      	movs	r1, r2
 8001024:	2203      	movs	r2, #3
 8001026:	400a      	ands	r2, r1
 8001028:	00d2      	lsls	r2, r2, #3
 800102a:	21ff      	movs	r1, #255	@ 0xff
 800102c:	4091      	lsls	r1, r2
 800102e:	000a      	movs	r2, r1
 8001030:	43d2      	mvns	r2, r2
 8001032:	401a      	ands	r2, r3
 8001034:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	019b      	lsls	r3, r3, #6
 800103a:	22ff      	movs	r2, #255	@ 0xff
 800103c:	401a      	ands	r2, r3
 800103e:	1dfb      	adds	r3, r7, #7
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	0018      	movs	r0, r3
 8001044:	2303      	movs	r3, #3
 8001046:	4003      	ands	r3, r0
 8001048:	00db      	lsls	r3, r3, #3
 800104a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800104c:	4809      	ldr	r0, [pc, #36]	@ (8001074 <__NVIC_SetPriority+0xd8>)
 800104e:	1dfb      	adds	r3, r7, #7
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	001c      	movs	r4, r3
 8001054:	230f      	movs	r3, #15
 8001056:	4023      	ands	r3, r4
 8001058:	3b08      	subs	r3, #8
 800105a:	089b      	lsrs	r3, r3, #2
 800105c:	430a      	orrs	r2, r1
 800105e:	3306      	adds	r3, #6
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	18c3      	adds	r3, r0, r3
 8001064:	3304      	adds	r3, #4
 8001066:	601a      	str	r2, [r3, #0]
}
 8001068:	46c0      	nop			@ (mov r8, r8)
 800106a:	46bd      	mov	sp, r7
 800106c:	b003      	add	sp, #12
 800106e:	bd90      	pop	{r4, r7, pc}
 8001070:	e000e100 	.word	0xe000e100
 8001074:	e000ed00 	.word	0xe000ed00

08001078 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	1e5a      	subs	r2, r3, #1
 8001084:	2380      	movs	r3, #128	@ 0x80
 8001086:	045b      	lsls	r3, r3, #17
 8001088:	429a      	cmp	r2, r3
 800108a:	d301      	bcc.n	8001090 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800108c:	2301      	movs	r3, #1
 800108e:	e010      	b.n	80010b2 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001090:	4b0a      	ldr	r3, [pc, #40]	@ (80010bc <SysTick_Config+0x44>)
 8001092:	687a      	ldr	r2, [r7, #4]
 8001094:	3a01      	subs	r2, #1
 8001096:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001098:	2301      	movs	r3, #1
 800109a:	425b      	negs	r3, r3
 800109c:	2103      	movs	r1, #3
 800109e:	0018      	movs	r0, r3
 80010a0:	f7ff ff7c 	bl	8000f9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010a4:	4b05      	ldr	r3, [pc, #20]	@ (80010bc <SysTick_Config+0x44>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010aa:	4b04      	ldr	r3, [pc, #16]	@ (80010bc <SysTick_Config+0x44>)
 80010ac:	2207      	movs	r2, #7
 80010ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	0018      	movs	r0, r3
 80010b4:	46bd      	mov	sp, r7
 80010b6:	b002      	add	sp, #8
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	46c0      	nop			@ (mov r8, r8)
 80010bc:	e000e010 	.word	0xe000e010

080010c0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b084      	sub	sp, #16
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	60b9      	str	r1, [r7, #8]
 80010c8:	607a      	str	r2, [r7, #4]
 80010ca:	210f      	movs	r1, #15
 80010cc:	187b      	adds	r3, r7, r1
 80010ce:	1c02      	adds	r2, r0, #0
 80010d0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80010d2:	68ba      	ldr	r2, [r7, #8]
 80010d4:	187b      	adds	r3, r7, r1
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b25b      	sxtb	r3, r3
 80010da:	0011      	movs	r1, r2
 80010dc:	0018      	movs	r0, r3
 80010de:	f7ff ff5d 	bl	8000f9c <__NVIC_SetPriority>
}
 80010e2:	46c0      	nop			@ (mov r8, r8)
 80010e4:	46bd      	mov	sp, r7
 80010e6:	b004      	add	sp, #16
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
 80010f0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	0018      	movs	r0, r3
 80010f6:	f7ff ffbf 	bl	8001078 <SysTick_Config>
 80010fa:	0003      	movs	r3, r0
}
 80010fc:	0018      	movs	r0, r3
 80010fe:	46bd      	mov	sp, r7
 8001100:	b002      	add	sp, #8
 8001102:	bd80      	pop	{r7, pc}

08001104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b086      	sub	sp, #24
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800110e:	2300      	movs	r3, #0
 8001110:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001112:	e147      	b.n	80013a4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	2101      	movs	r1, #1
 800111a:	697a      	ldr	r2, [r7, #20]
 800111c:	4091      	lsls	r1, r2
 800111e:	000a      	movs	r2, r1
 8001120:	4013      	ands	r3, r2
 8001122:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d100      	bne.n	800112c <HAL_GPIO_Init+0x28>
 800112a:	e138      	b.n	800139e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	2203      	movs	r2, #3
 8001132:	4013      	ands	r3, r2
 8001134:	2b01      	cmp	r3, #1
 8001136:	d005      	beq.n	8001144 <HAL_GPIO_Init+0x40>
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	2203      	movs	r2, #3
 800113e:	4013      	ands	r3, r2
 8001140:	2b02      	cmp	r3, #2
 8001142:	d130      	bne.n	80011a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	689b      	ldr	r3, [r3, #8]
 8001148:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	2203      	movs	r2, #3
 8001150:	409a      	lsls	r2, r3
 8001152:	0013      	movs	r3, r2
 8001154:	43da      	mvns	r2, r3
 8001156:	693b      	ldr	r3, [r7, #16]
 8001158:	4013      	ands	r3, r2
 800115a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	68da      	ldr	r2, [r3, #12]
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	409a      	lsls	r2, r3
 8001166:	0013      	movs	r3, r2
 8001168:	693a      	ldr	r2, [r7, #16]
 800116a:	4313      	orrs	r3, r2
 800116c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	685b      	ldr	r3, [r3, #4]
 8001178:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800117a:	2201      	movs	r2, #1
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	409a      	lsls	r2, r3
 8001180:	0013      	movs	r3, r2
 8001182:	43da      	mvns	r2, r3
 8001184:	693b      	ldr	r3, [r7, #16]
 8001186:	4013      	ands	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	091b      	lsrs	r3, r3, #4
 8001190:	2201      	movs	r2, #1
 8001192:	401a      	ands	r2, r3
 8001194:	697b      	ldr	r3, [r7, #20]
 8001196:	409a      	lsls	r2, r3
 8001198:	0013      	movs	r3, r2
 800119a:	693a      	ldr	r2, [r7, #16]
 800119c:	4313      	orrs	r3, r2
 800119e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	693a      	ldr	r2, [r7, #16]
 80011a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	2203      	movs	r2, #3
 80011ac:	4013      	ands	r3, r2
 80011ae:	2b03      	cmp	r3, #3
 80011b0:	d017      	beq.n	80011e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	2203      	movs	r2, #3
 80011be:	409a      	lsls	r2, r3
 80011c0:	0013      	movs	r3, r2
 80011c2:	43da      	mvns	r2, r3
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	4013      	ands	r3, r2
 80011c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	689a      	ldr	r2, [r3, #8]
 80011ce:	697b      	ldr	r3, [r7, #20]
 80011d0:	005b      	lsls	r3, r3, #1
 80011d2:	409a      	lsls	r2, r3
 80011d4:	0013      	movs	r3, r2
 80011d6:	693a      	ldr	r2, [r7, #16]
 80011d8:	4313      	orrs	r3, r2
 80011da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	2203      	movs	r2, #3
 80011e8:	4013      	ands	r3, r2
 80011ea:	2b02      	cmp	r3, #2
 80011ec:	d123      	bne.n	8001236 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80011ee:	697b      	ldr	r3, [r7, #20]
 80011f0:	08da      	lsrs	r2, r3, #3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	3208      	adds	r2, #8
 80011f6:	0092      	lsls	r2, r2, #2
 80011f8:	58d3      	ldr	r3, [r2, r3]
 80011fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	2207      	movs	r2, #7
 8001200:	4013      	ands	r3, r2
 8001202:	009b      	lsls	r3, r3, #2
 8001204:	220f      	movs	r2, #15
 8001206:	409a      	lsls	r2, r3
 8001208:	0013      	movs	r3, r2
 800120a:	43da      	mvns	r2, r3
 800120c:	693b      	ldr	r3, [r7, #16]
 800120e:	4013      	ands	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	691a      	ldr	r2, [r3, #16]
 8001216:	697b      	ldr	r3, [r7, #20]
 8001218:	2107      	movs	r1, #7
 800121a:	400b      	ands	r3, r1
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	409a      	lsls	r2, r3
 8001220:	0013      	movs	r3, r2
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4313      	orrs	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001228:	697b      	ldr	r3, [r7, #20]
 800122a:	08da      	lsrs	r2, r3, #3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	3208      	adds	r2, #8
 8001230:	0092      	lsls	r2, r2, #2
 8001232:	6939      	ldr	r1, [r7, #16]
 8001234:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	005b      	lsls	r3, r3, #1
 8001240:	2203      	movs	r2, #3
 8001242:	409a      	lsls	r2, r3
 8001244:	0013      	movs	r3, r2
 8001246:	43da      	mvns	r2, r3
 8001248:	693b      	ldr	r3, [r7, #16]
 800124a:	4013      	ands	r3, r2
 800124c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	2203      	movs	r2, #3
 8001254:	401a      	ands	r2, r3
 8001256:	697b      	ldr	r3, [r7, #20]
 8001258:	005b      	lsls	r3, r3, #1
 800125a:	409a      	lsls	r2, r3
 800125c:	0013      	movs	r3, r2
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	4313      	orrs	r3, r2
 8001262:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	693a      	ldr	r2, [r7, #16]
 8001268:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685a      	ldr	r2, [r3, #4]
 800126e:	23c0      	movs	r3, #192	@ 0xc0
 8001270:	029b      	lsls	r3, r3, #10
 8001272:	4013      	ands	r3, r2
 8001274:	d100      	bne.n	8001278 <HAL_GPIO_Init+0x174>
 8001276:	e092      	b.n	800139e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001278:	4a50      	ldr	r2, [pc, #320]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	089b      	lsrs	r3, r3, #2
 800127e:	3318      	adds	r3, #24
 8001280:	009b      	lsls	r3, r3, #2
 8001282:	589b      	ldr	r3, [r3, r2]
 8001284:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	2203      	movs	r2, #3
 800128a:	4013      	ands	r3, r2
 800128c:	00db      	lsls	r3, r3, #3
 800128e:	220f      	movs	r2, #15
 8001290:	409a      	lsls	r2, r3
 8001292:	0013      	movs	r3, r2
 8001294:	43da      	mvns	r2, r3
 8001296:	693b      	ldr	r3, [r7, #16]
 8001298:	4013      	ands	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	23a0      	movs	r3, #160	@ 0xa0
 80012a0:	05db      	lsls	r3, r3, #23
 80012a2:	429a      	cmp	r2, r3
 80012a4:	d013      	beq.n	80012ce <HAL_GPIO_Init+0x1ca>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	4a45      	ldr	r2, [pc, #276]	@ (80013c0 <HAL_GPIO_Init+0x2bc>)
 80012aa:	4293      	cmp	r3, r2
 80012ac:	d00d      	beq.n	80012ca <HAL_GPIO_Init+0x1c6>
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4a44      	ldr	r2, [pc, #272]	@ (80013c4 <HAL_GPIO_Init+0x2c0>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d007      	beq.n	80012c6 <HAL_GPIO_Init+0x1c2>
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4a43      	ldr	r2, [pc, #268]	@ (80013c8 <HAL_GPIO_Init+0x2c4>)
 80012ba:	4293      	cmp	r3, r2
 80012bc:	d101      	bne.n	80012c2 <HAL_GPIO_Init+0x1be>
 80012be:	2303      	movs	r3, #3
 80012c0:	e006      	b.n	80012d0 <HAL_GPIO_Init+0x1cc>
 80012c2:	2305      	movs	r3, #5
 80012c4:	e004      	b.n	80012d0 <HAL_GPIO_Init+0x1cc>
 80012c6:	2302      	movs	r3, #2
 80012c8:	e002      	b.n	80012d0 <HAL_GPIO_Init+0x1cc>
 80012ca:	2301      	movs	r3, #1
 80012cc:	e000      	b.n	80012d0 <HAL_GPIO_Init+0x1cc>
 80012ce:	2300      	movs	r3, #0
 80012d0:	697a      	ldr	r2, [r7, #20]
 80012d2:	2103      	movs	r1, #3
 80012d4:	400a      	ands	r2, r1
 80012d6:	00d2      	lsls	r2, r2, #3
 80012d8:	4093      	lsls	r3, r2
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	4313      	orrs	r3, r2
 80012de:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 80012e0:	4936      	ldr	r1, [pc, #216]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	089b      	lsrs	r3, r3, #2
 80012e6:	3318      	adds	r3, #24
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	693a      	ldr	r2, [r7, #16]
 80012ec:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80012ee:	4b33      	ldr	r3, [pc, #204]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	43da      	mvns	r2, r3
 80012f8:	693b      	ldr	r3, [r7, #16]
 80012fa:	4013      	ands	r3, r2
 80012fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	685a      	ldr	r2, [r3, #4]
 8001302:	2380      	movs	r3, #128	@ 0x80
 8001304:	035b      	lsls	r3, r3, #13
 8001306:	4013      	ands	r3, r2
 8001308:	d003      	beq.n	8001312 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800130a:	693a      	ldr	r2, [r7, #16]
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	4313      	orrs	r3, r2
 8001310:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001312:	4b2a      	ldr	r3, [pc, #168]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 8001314:	693a      	ldr	r2, [r7, #16]
 8001316:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001318:	4b28      	ldr	r3, [pc, #160]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	43da      	mvns	r2, r3
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	4013      	ands	r3, r2
 8001326:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685a      	ldr	r2, [r3, #4]
 800132c:	2380      	movs	r3, #128	@ 0x80
 800132e:	039b      	lsls	r3, r3, #14
 8001330:	4013      	ands	r3, r2
 8001332:	d003      	beq.n	800133c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001334:	693a      	ldr	r2, [r7, #16]
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	4313      	orrs	r3, r2
 800133a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800133c:	4b1f      	ldr	r3, [pc, #124]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001342:	4a1e      	ldr	r2, [pc, #120]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 8001344:	2384      	movs	r3, #132	@ 0x84
 8001346:	58d3      	ldr	r3, [r2, r3]
 8001348:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	43da      	mvns	r2, r3
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	4013      	ands	r3, r2
 8001352:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	685a      	ldr	r2, [r3, #4]
 8001358:	2380      	movs	r3, #128	@ 0x80
 800135a:	029b      	lsls	r3, r3, #10
 800135c:	4013      	ands	r3, r2
 800135e:	d003      	beq.n	8001368 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001360:	693a      	ldr	r2, [r7, #16]
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001368:	4914      	ldr	r1, [pc, #80]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 800136a:	2284      	movs	r2, #132	@ 0x84
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001370:	4a12      	ldr	r2, [pc, #72]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 8001372:	2380      	movs	r3, #128	@ 0x80
 8001374:	58d3      	ldr	r3, [r2, r3]
 8001376:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	43da      	mvns	r2, r3
 800137c:	693b      	ldr	r3, [r7, #16]
 800137e:	4013      	ands	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	2380      	movs	r3, #128	@ 0x80
 8001388:	025b      	lsls	r3, r3, #9
 800138a:	4013      	ands	r3, r2
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	4313      	orrs	r3, r2
 8001394:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001396:	4909      	ldr	r1, [pc, #36]	@ (80013bc <HAL_GPIO_Init+0x2b8>)
 8001398:	2280      	movs	r2, #128	@ 0x80
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800139e:	697b      	ldr	r3, [r7, #20]
 80013a0:	3301      	adds	r3, #1
 80013a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013a4:	683b      	ldr	r3, [r7, #0]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	40da      	lsrs	r2, r3
 80013ac:	1e13      	subs	r3, r2, #0
 80013ae:	d000      	beq.n	80013b2 <HAL_GPIO_Init+0x2ae>
 80013b0:	e6b0      	b.n	8001114 <HAL_GPIO_Init+0x10>
  }
}
 80013b2:	46c0      	nop			@ (mov r8, r8)
 80013b4:	46c0      	nop			@ (mov r8, r8)
 80013b6:	46bd      	mov	sp, r7
 80013b8:	b006      	add	sp, #24
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	40021800 	.word	0x40021800
 80013c0:	50000400 	.word	0x50000400
 80013c4:	50000800 	.word	0x50000800
 80013c8:	50000c00 	.word	0x50000c00

080013cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	0008      	movs	r0, r1
 80013d6:	0011      	movs	r1, r2
 80013d8:	1cbb      	adds	r3, r7, #2
 80013da:	1c02      	adds	r2, r0, #0
 80013dc:	801a      	strh	r2, [r3, #0]
 80013de:	1c7b      	adds	r3, r7, #1
 80013e0:	1c0a      	adds	r2, r1, #0
 80013e2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80013e4:	1c7b      	adds	r3, r7, #1
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d004      	beq.n	80013f6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80013ec:	1cbb      	adds	r3, r7, #2
 80013ee:	881a      	ldrh	r2, [r3, #0]
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80013f4:	e003      	b.n	80013fe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80013f6:	1cbb      	adds	r3, r7, #2
 80013f8:	881a      	ldrh	r2, [r3, #0]
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80013fe:	46c0      	nop			@ (mov r8, r8)
 8001400:	46bd      	mov	sp, r7
 8001402:	b002      	add	sp, #8
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001408:	b580      	push	{r7, lr}
 800140a:	b084      	sub	sp, #16
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001410:	4b19      	ldr	r3, [pc, #100]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	4a19      	ldr	r2, [pc, #100]	@ (800147c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001416:	4013      	ands	r3, r2
 8001418:	0019      	movs	r1, r3
 800141a:	4b17      	ldr	r3, [pc, #92]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	430a      	orrs	r2, r1
 8001420:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	2380      	movs	r3, #128	@ 0x80
 8001426:	009b      	lsls	r3, r3, #2
 8001428:	429a      	cmp	r2, r3
 800142a:	d11f      	bne.n	800146c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800142c:	4b14      	ldr	r3, [pc, #80]	@ (8001480 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	0013      	movs	r3, r2
 8001432:	005b      	lsls	r3, r3, #1
 8001434:	189b      	adds	r3, r3, r2
 8001436:	005b      	lsls	r3, r3, #1
 8001438:	4912      	ldr	r1, [pc, #72]	@ (8001484 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800143a:	0018      	movs	r0, r3
 800143c:	f7fe fe62 	bl	8000104 <__udivsi3>
 8001440:	0003      	movs	r3, r0
 8001442:	3301      	adds	r3, #1
 8001444:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001446:	e008      	b.n	800145a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	3b01      	subs	r3, #1
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	e001      	b.n	800145a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001456:	2303      	movs	r3, #3
 8001458:	e009      	b.n	800146e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800145a:	4b07      	ldr	r3, [pc, #28]	@ (8001478 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800145c:	695a      	ldr	r2, [r3, #20]
 800145e:	2380      	movs	r3, #128	@ 0x80
 8001460:	00db      	lsls	r3, r3, #3
 8001462:	401a      	ands	r2, r3
 8001464:	2380      	movs	r3, #128	@ 0x80
 8001466:	00db      	lsls	r3, r3, #3
 8001468:	429a      	cmp	r2, r3
 800146a:	d0ed      	beq.n	8001448 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800146c:	2300      	movs	r3, #0
}
 800146e:	0018      	movs	r0, r3
 8001470:	46bd      	mov	sp, r7
 8001472:	b004      	add	sp, #16
 8001474:	bd80      	pop	{r7, pc}
 8001476:	46c0      	nop			@ (mov r8, r8)
 8001478:	40007000 	.word	0x40007000
 800147c:	fffff9ff 	.word	0xfffff9ff
 8001480:	20000000 	.word	0x20000000
 8001484:	000f4240 	.word	0x000f4240

08001488 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 800148c:	4b03      	ldr	r3, [pc, #12]	@ (800149c <LL_RCC_GetAPB1Prescaler+0x14>)
 800148e:	689a      	ldr	r2, [r3, #8]
 8001490:	23e0      	movs	r3, #224	@ 0xe0
 8001492:	01db      	lsls	r3, r3, #7
 8001494:	4013      	ands	r3, r2
}
 8001496:	0018      	movs	r0, r3
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40021000 	.word	0x40021000

080014a0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b088      	sub	sp, #32
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d101      	bne.n	80014b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e2fe      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	2201      	movs	r2, #1
 80014b8:	4013      	ands	r3, r2
 80014ba:	d100      	bne.n	80014be <HAL_RCC_OscConfig+0x1e>
 80014bc:	e07c      	b.n	80015b8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014be:	4bc3      	ldr	r3, [pc, #780]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	2238      	movs	r2, #56	@ 0x38
 80014c4:	4013      	ands	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014c8:	4bc0      	ldr	r3, [pc, #768]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	2203      	movs	r2, #3
 80014ce:	4013      	ands	r3, r2
 80014d0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 80014d2:	69bb      	ldr	r3, [r7, #24]
 80014d4:	2b10      	cmp	r3, #16
 80014d6:	d102      	bne.n	80014de <HAL_RCC_OscConfig+0x3e>
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	2b03      	cmp	r3, #3
 80014dc:	d002      	beq.n	80014e4 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	2b08      	cmp	r3, #8
 80014e2:	d10b      	bne.n	80014fc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014e4:	4bb9      	ldr	r3, [pc, #740]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80014e6:	681a      	ldr	r2, [r3, #0]
 80014e8:	2380      	movs	r3, #128	@ 0x80
 80014ea:	029b      	lsls	r3, r3, #10
 80014ec:	4013      	ands	r3, r2
 80014ee:	d062      	beq.n	80015b6 <HAL_RCC_OscConfig+0x116>
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d15e      	bne.n	80015b6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e2d9      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685a      	ldr	r2, [r3, #4]
 8001500:	2380      	movs	r3, #128	@ 0x80
 8001502:	025b      	lsls	r3, r3, #9
 8001504:	429a      	cmp	r2, r3
 8001506:	d107      	bne.n	8001518 <HAL_RCC_OscConfig+0x78>
 8001508:	4bb0      	ldr	r3, [pc, #704]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4baf      	ldr	r3, [pc, #700]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 800150e:	2180      	movs	r1, #128	@ 0x80
 8001510:	0249      	lsls	r1, r1, #9
 8001512:	430a      	orrs	r2, r1
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	e020      	b.n	800155a <HAL_RCC_OscConfig+0xba>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	685a      	ldr	r2, [r3, #4]
 800151c:	23a0      	movs	r3, #160	@ 0xa0
 800151e:	02db      	lsls	r3, r3, #11
 8001520:	429a      	cmp	r2, r3
 8001522:	d10e      	bne.n	8001542 <HAL_RCC_OscConfig+0xa2>
 8001524:	4ba9      	ldr	r3, [pc, #676]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	4ba8      	ldr	r3, [pc, #672]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 800152a:	2180      	movs	r1, #128	@ 0x80
 800152c:	02c9      	lsls	r1, r1, #11
 800152e:	430a      	orrs	r2, r1
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	4ba6      	ldr	r3, [pc, #664]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	4ba5      	ldr	r3, [pc, #660]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001538:	2180      	movs	r1, #128	@ 0x80
 800153a:	0249      	lsls	r1, r1, #9
 800153c:	430a      	orrs	r2, r1
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	e00b      	b.n	800155a <HAL_RCC_OscConfig+0xba>
 8001542:	4ba2      	ldr	r3, [pc, #648]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	4ba1      	ldr	r3, [pc, #644]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001548:	49a1      	ldr	r1, [pc, #644]	@ (80017d0 <HAL_RCC_OscConfig+0x330>)
 800154a:	400a      	ands	r2, r1
 800154c:	601a      	str	r2, [r3, #0]
 800154e:	4b9f      	ldr	r3, [pc, #636]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	4b9e      	ldr	r3, [pc, #632]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001554:	499f      	ldr	r1, [pc, #636]	@ (80017d4 <HAL_RCC_OscConfig+0x334>)
 8001556:	400a      	ands	r2, r1
 8001558:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	2b00      	cmp	r3, #0
 8001560:	d014      	beq.n	800158c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001562:	f7ff fcd7 	bl	8000f14 <HAL_GetTick>
 8001566:	0003      	movs	r3, r0
 8001568:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800156c:	f7ff fcd2 	bl	8000f14 <HAL_GetTick>
 8001570:	0002      	movs	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b64      	cmp	r3, #100	@ 0x64
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e298      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800157e:	4b93      	ldr	r3, [pc, #588]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	2380      	movs	r3, #128	@ 0x80
 8001584:	029b      	lsls	r3, r3, #10
 8001586:	4013      	ands	r3, r2
 8001588:	d0f0      	beq.n	800156c <HAL_RCC_OscConfig+0xcc>
 800158a:	e015      	b.n	80015b8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158c:	f7ff fcc2 	bl	8000f14 <HAL_GetTick>
 8001590:	0003      	movs	r3, r0
 8001592:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001594:	e008      	b.n	80015a8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001596:	f7ff fcbd 	bl	8000f14 <HAL_GetTick>
 800159a:	0002      	movs	r2, r0
 800159c:	693b      	ldr	r3, [r7, #16]
 800159e:	1ad3      	subs	r3, r2, r3
 80015a0:	2b64      	cmp	r3, #100	@ 0x64
 80015a2:	d901      	bls.n	80015a8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80015a4:	2303      	movs	r3, #3
 80015a6:	e283      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80015a8:	4b88      	ldr	r3, [pc, #544]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	2380      	movs	r3, #128	@ 0x80
 80015ae:	029b      	lsls	r3, r3, #10
 80015b0:	4013      	ands	r3, r2
 80015b2:	d1f0      	bne.n	8001596 <HAL_RCC_OscConfig+0xf6>
 80015b4:	e000      	b.n	80015b8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015b6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2202      	movs	r2, #2
 80015be:	4013      	ands	r3, r2
 80015c0:	d100      	bne.n	80015c4 <HAL_RCC_OscConfig+0x124>
 80015c2:	e099      	b.n	80016f8 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80015c4:	4b81      	ldr	r3, [pc, #516]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80015c6:	689b      	ldr	r3, [r3, #8]
 80015c8:	2238      	movs	r2, #56	@ 0x38
 80015ca:	4013      	ands	r3, r2
 80015cc:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80015ce:	4b7f      	ldr	r3, [pc, #508]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	2203      	movs	r2, #3
 80015d4:	4013      	ands	r3, r2
 80015d6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	2b10      	cmp	r3, #16
 80015dc:	d102      	bne.n	80015e4 <HAL_RCC_OscConfig+0x144>
 80015de:	697b      	ldr	r3, [r7, #20]
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d002      	beq.n	80015ea <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 80015e4:	69bb      	ldr	r3, [r7, #24]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d135      	bne.n	8001656 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80015ea:	4b78      	ldr	r3, [pc, #480]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	2380      	movs	r3, #128	@ 0x80
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	4013      	ands	r3, r2
 80015f4:	d005      	beq.n	8001602 <HAL_RCC_OscConfig+0x162>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	68db      	ldr	r3, [r3, #12]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d101      	bne.n	8001602 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e256      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001602:	4b72      	ldr	r3, [pc, #456]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	4a74      	ldr	r2, [pc, #464]	@ (80017d8 <HAL_RCC_OscConfig+0x338>)
 8001608:	4013      	ands	r3, r2
 800160a:	0019      	movs	r1, r3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	695b      	ldr	r3, [r3, #20]
 8001610:	021a      	lsls	r2, r3, #8
 8001612:	4b6e      	ldr	r3, [pc, #440]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001614:	430a      	orrs	r2, r1
 8001616:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d112      	bne.n	8001644 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800161e:	4b6b      	ldr	r3, [pc, #428]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	4a6e      	ldr	r2, [pc, #440]	@ (80017dc <HAL_RCC_OscConfig+0x33c>)
 8001624:	4013      	ands	r3, r2
 8001626:	0019      	movs	r1, r3
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	691a      	ldr	r2, [r3, #16]
 800162c:	4b67      	ldr	r3, [pc, #412]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 800162e:	430a      	orrs	r2, r1
 8001630:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001632:	4b66      	ldr	r3, [pc, #408]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	0adb      	lsrs	r3, r3, #11
 8001638:	2207      	movs	r2, #7
 800163a:	4013      	ands	r3, r2
 800163c:	4a68      	ldr	r2, [pc, #416]	@ (80017e0 <HAL_RCC_OscConfig+0x340>)
 800163e:	40da      	lsrs	r2, r3
 8001640:	4b68      	ldr	r3, [pc, #416]	@ (80017e4 <HAL_RCC_OscConfig+0x344>)
 8001642:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001644:	4b68      	ldr	r3, [pc, #416]	@ (80017e8 <HAL_RCC_OscConfig+0x348>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	0018      	movs	r0, r3
 800164a:	f7ff fc07 	bl	8000e5c <HAL_InitTick>
 800164e:	1e03      	subs	r3, r0, #0
 8001650:	d051      	beq.n	80016f6 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001652:	2301      	movs	r3, #1
 8001654:	e22c      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	68db      	ldr	r3, [r3, #12]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d030      	beq.n	80016c0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800165e:	4b5b      	ldr	r3, [pc, #364]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a5e      	ldr	r2, [pc, #376]	@ (80017dc <HAL_RCC_OscConfig+0x33c>)
 8001664:	4013      	ands	r3, r2
 8001666:	0019      	movs	r1, r3
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	691a      	ldr	r2, [r3, #16]
 800166c:	4b57      	ldr	r3, [pc, #348]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 800166e:	430a      	orrs	r2, r1
 8001670:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001672:	4b56      	ldr	r3, [pc, #344]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	4b55      	ldr	r3, [pc, #340]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001678:	2180      	movs	r1, #128	@ 0x80
 800167a:	0049      	lsls	r1, r1, #1
 800167c:	430a      	orrs	r2, r1
 800167e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001680:	f7ff fc48 	bl	8000f14 <HAL_GetTick>
 8001684:	0003      	movs	r3, r0
 8001686:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001688:	e008      	b.n	800169c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800168a:	f7ff fc43 	bl	8000f14 <HAL_GetTick>
 800168e:	0002      	movs	r2, r0
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	1ad3      	subs	r3, r2, r3
 8001694:	2b02      	cmp	r3, #2
 8001696:	d901      	bls.n	800169c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001698:	2303      	movs	r3, #3
 800169a:	e209      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800169c:	4b4b      	ldr	r3, [pc, #300]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 800169e:	681a      	ldr	r2, [r3, #0]
 80016a0:	2380      	movs	r3, #128	@ 0x80
 80016a2:	00db      	lsls	r3, r3, #3
 80016a4:	4013      	ands	r3, r2
 80016a6:	d0f0      	beq.n	800168a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016a8:	4b48      	ldr	r3, [pc, #288]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80016aa:	685b      	ldr	r3, [r3, #4]
 80016ac:	4a4a      	ldr	r2, [pc, #296]	@ (80017d8 <HAL_RCC_OscConfig+0x338>)
 80016ae:	4013      	ands	r3, r2
 80016b0:	0019      	movs	r1, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	695b      	ldr	r3, [r3, #20]
 80016b6:	021a      	lsls	r2, r3, #8
 80016b8:	4b44      	ldr	r3, [pc, #272]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80016ba:	430a      	orrs	r2, r1
 80016bc:	605a      	str	r2, [r3, #4]
 80016be:	e01b      	b.n	80016f8 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80016c0:	4b42      	ldr	r3, [pc, #264]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80016c2:	681a      	ldr	r2, [r3, #0]
 80016c4:	4b41      	ldr	r3, [pc, #260]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80016c6:	4949      	ldr	r1, [pc, #292]	@ (80017ec <HAL_RCC_OscConfig+0x34c>)
 80016c8:	400a      	ands	r2, r1
 80016ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016cc:	f7ff fc22 	bl	8000f14 <HAL_GetTick>
 80016d0:	0003      	movs	r3, r0
 80016d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016d6:	f7ff fc1d 	bl	8000f14 <HAL_GetTick>
 80016da:	0002      	movs	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e1e3      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80016e8:	4b38      	ldr	r3, [pc, #224]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80016ea:	681a      	ldr	r2, [r3, #0]
 80016ec:	2380      	movs	r3, #128	@ 0x80
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	4013      	ands	r3, r2
 80016f2:	d1f0      	bne.n	80016d6 <HAL_RCC_OscConfig+0x236>
 80016f4:	e000      	b.n	80016f8 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80016f6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	2208      	movs	r2, #8
 80016fe:	4013      	ands	r3, r2
 8001700:	d047      	beq.n	8001792 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001702:	4b32      	ldr	r3, [pc, #200]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	2238      	movs	r2, #56	@ 0x38
 8001708:	4013      	ands	r3, r2
 800170a:	2b18      	cmp	r3, #24
 800170c:	d10a      	bne.n	8001724 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800170e:	4b2f      	ldr	r3, [pc, #188]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001710:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001712:	2202      	movs	r2, #2
 8001714:	4013      	ands	r3, r2
 8001716:	d03c      	beq.n	8001792 <HAL_RCC_OscConfig+0x2f2>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	699b      	ldr	r3, [r3, #24]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d138      	bne.n	8001792 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e1c5      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	699b      	ldr	r3, [r3, #24]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d019      	beq.n	8001760 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800172c:	4b27      	ldr	r3, [pc, #156]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 800172e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001730:	4b26      	ldr	r3, [pc, #152]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001732:	2101      	movs	r1, #1
 8001734:	430a      	orrs	r2, r1
 8001736:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001738:	f7ff fbec 	bl	8000f14 <HAL_GetTick>
 800173c:	0003      	movs	r3, r0
 800173e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001740:	e008      	b.n	8001754 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001742:	f7ff fbe7 	bl	8000f14 <HAL_GetTick>
 8001746:	0002      	movs	r2, r0
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	1ad3      	subs	r3, r2, r3
 800174c:	2b02      	cmp	r3, #2
 800174e:	d901      	bls.n	8001754 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001750:	2303      	movs	r3, #3
 8001752:	e1ad      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001754:	4b1d      	ldr	r3, [pc, #116]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001756:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001758:	2202      	movs	r2, #2
 800175a:	4013      	ands	r3, r2
 800175c:	d0f1      	beq.n	8001742 <HAL_RCC_OscConfig+0x2a2>
 800175e:	e018      	b.n	8001792 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001760:	4b1a      	ldr	r3, [pc, #104]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001762:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001764:	4b19      	ldr	r3, [pc, #100]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 8001766:	2101      	movs	r1, #1
 8001768:	438a      	bics	r2, r1
 800176a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800176c:	f7ff fbd2 	bl	8000f14 <HAL_GetTick>
 8001770:	0003      	movs	r3, r0
 8001772:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001774:	e008      	b.n	8001788 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001776:	f7ff fbcd 	bl	8000f14 <HAL_GetTick>
 800177a:	0002      	movs	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b02      	cmp	r3, #2
 8001782:	d901      	bls.n	8001788 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001784:	2303      	movs	r3, #3
 8001786:	e193      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001788:	4b10      	ldr	r3, [pc, #64]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 800178a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800178c:	2202      	movs	r2, #2
 800178e:	4013      	ands	r3, r2
 8001790:	d1f1      	bne.n	8001776 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	2204      	movs	r2, #4
 8001798:	4013      	ands	r3, r2
 800179a:	d100      	bne.n	800179e <HAL_RCC_OscConfig+0x2fe>
 800179c:	e0c6      	b.n	800192c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800179e:	231f      	movs	r3, #31
 80017a0:	18fb      	adds	r3, r7, r3
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80017a6:	4b09      	ldr	r3, [pc, #36]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	2238      	movs	r2, #56	@ 0x38
 80017ac:	4013      	ands	r3, r2
 80017ae:	2b20      	cmp	r3, #32
 80017b0:	d11e      	bne.n	80017f0 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80017b2:	4b06      	ldr	r3, [pc, #24]	@ (80017cc <HAL_RCC_OscConfig+0x32c>)
 80017b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017b6:	2202      	movs	r2, #2
 80017b8:	4013      	ands	r3, r2
 80017ba:	d100      	bne.n	80017be <HAL_RCC_OscConfig+0x31e>
 80017bc:	e0b6      	b.n	800192c <HAL_RCC_OscConfig+0x48c>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d000      	beq.n	80017c8 <HAL_RCC_OscConfig+0x328>
 80017c6:	e0b1      	b.n	800192c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e171      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
 80017cc:	40021000 	.word	0x40021000
 80017d0:	fffeffff 	.word	0xfffeffff
 80017d4:	fffbffff 	.word	0xfffbffff
 80017d8:	ffff80ff 	.word	0xffff80ff
 80017dc:	ffffc7ff 	.word	0xffffc7ff
 80017e0:	00f42400 	.word	0x00f42400
 80017e4:	20000000 	.word	0x20000000
 80017e8:	20000004 	.word	0x20000004
 80017ec:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80017f0:	4bb1      	ldr	r3, [pc, #708]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80017f2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80017f4:	2380      	movs	r3, #128	@ 0x80
 80017f6:	055b      	lsls	r3, r3, #21
 80017f8:	4013      	ands	r3, r2
 80017fa:	d101      	bne.n	8001800 <HAL_RCC_OscConfig+0x360>
 80017fc:	2301      	movs	r3, #1
 80017fe:	e000      	b.n	8001802 <HAL_RCC_OscConfig+0x362>
 8001800:	2300      	movs	r3, #0
 8001802:	2b00      	cmp	r3, #0
 8001804:	d011      	beq.n	800182a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001806:	4bac      	ldr	r3, [pc, #688]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001808:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800180a:	4bab      	ldr	r3, [pc, #684]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 800180c:	2180      	movs	r1, #128	@ 0x80
 800180e:	0549      	lsls	r1, r1, #21
 8001810:	430a      	orrs	r2, r1
 8001812:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001814:	4ba8      	ldr	r3, [pc, #672]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001816:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001818:	2380      	movs	r3, #128	@ 0x80
 800181a:	055b      	lsls	r3, r3, #21
 800181c:	4013      	ands	r3, r2
 800181e:	60fb      	str	r3, [r7, #12]
 8001820:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001822:	231f      	movs	r3, #31
 8001824:	18fb      	adds	r3, r7, r3
 8001826:	2201      	movs	r2, #1
 8001828:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800182a:	4ba4      	ldr	r3, [pc, #656]	@ (8001abc <HAL_RCC_OscConfig+0x61c>)
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	2380      	movs	r3, #128	@ 0x80
 8001830:	005b      	lsls	r3, r3, #1
 8001832:	4013      	ands	r3, r2
 8001834:	d11a      	bne.n	800186c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001836:	4ba1      	ldr	r3, [pc, #644]	@ (8001abc <HAL_RCC_OscConfig+0x61c>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	4ba0      	ldr	r3, [pc, #640]	@ (8001abc <HAL_RCC_OscConfig+0x61c>)
 800183c:	2180      	movs	r1, #128	@ 0x80
 800183e:	0049      	lsls	r1, r1, #1
 8001840:	430a      	orrs	r2, r1
 8001842:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001844:	f7ff fb66 	bl	8000f14 <HAL_GetTick>
 8001848:	0003      	movs	r3, r0
 800184a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800184c:	e008      	b.n	8001860 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800184e:	f7ff fb61 	bl	8000f14 <HAL_GetTick>
 8001852:	0002      	movs	r2, r0
 8001854:	693b      	ldr	r3, [r7, #16]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	2b02      	cmp	r3, #2
 800185a:	d901      	bls.n	8001860 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800185c:	2303      	movs	r3, #3
 800185e:	e127      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001860:	4b96      	ldr	r3, [pc, #600]	@ (8001abc <HAL_RCC_OscConfig+0x61c>)
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	2380      	movs	r3, #128	@ 0x80
 8001866:	005b      	lsls	r3, r3, #1
 8001868:	4013      	ands	r3, r2
 800186a:	d0f0      	beq.n	800184e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d106      	bne.n	8001882 <HAL_RCC_OscConfig+0x3e2>
 8001874:	4b90      	ldr	r3, [pc, #576]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001876:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001878:	4b8f      	ldr	r3, [pc, #572]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 800187a:	2101      	movs	r1, #1
 800187c:	430a      	orrs	r2, r1
 800187e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001880:	e01c      	b.n	80018bc <HAL_RCC_OscConfig+0x41c>
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	2b05      	cmp	r3, #5
 8001888:	d10c      	bne.n	80018a4 <HAL_RCC_OscConfig+0x404>
 800188a:	4b8b      	ldr	r3, [pc, #556]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 800188c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800188e:	4b8a      	ldr	r3, [pc, #552]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001890:	2104      	movs	r1, #4
 8001892:	430a      	orrs	r2, r1
 8001894:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001896:	4b88      	ldr	r3, [pc, #544]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001898:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800189a:	4b87      	ldr	r3, [pc, #540]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 800189c:	2101      	movs	r1, #1
 800189e:	430a      	orrs	r2, r1
 80018a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018a2:	e00b      	b.n	80018bc <HAL_RCC_OscConfig+0x41c>
 80018a4:	4b84      	ldr	r3, [pc, #528]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80018a6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018a8:	4b83      	ldr	r3, [pc, #524]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80018aa:	2101      	movs	r1, #1
 80018ac:	438a      	bics	r2, r1
 80018ae:	65da      	str	r2, [r3, #92]	@ 0x5c
 80018b0:	4b81      	ldr	r3, [pc, #516]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80018b2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018b4:	4b80      	ldr	r3, [pc, #512]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80018b6:	2104      	movs	r1, #4
 80018b8:	438a      	bics	r2, r1
 80018ba:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	689b      	ldr	r3, [r3, #8]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d014      	beq.n	80018ee <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c4:	f7ff fb26 	bl	8000f14 <HAL_GetTick>
 80018c8:	0003      	movs	r3, r0
 80018ca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018cc:	e009      	b.n	80018e2 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018ce:	f7ff fb21 	bl	8000f14 <HAL_GetTick>
 80018d2:	0002      	movs	r2, r0
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	1ad3      	subs	r3, r2, r3
 80018d8:	4a79      	ldr	r2, [pc, #484]	@ (8001ac0 <HAL_RCC_OscConfig+0x620>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e0e6      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80018e2:	4b75      	ldr	r3, [pc, #468]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80018e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e6:	2202      	movs	r2, #2
 80018e8:	4013      	ands	r3, r2
 80018ea:	d0f0      	beq.n	80018ce <HAL_RCC_OscConfig+0x42e>
 80018ec:	e013      	b.n	8001916 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018ee:	f7ff fb11 	bl	8000f14 <HAL_GetTick>
 80018f2:	0003      	movs	r3, r0
 80018f4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80018f6:	e009      	b.n	800190c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80018f8:	f7ff fb0c 	bl	8000f14 <HAL_GetTick>
 80018fc:	0002      	movs	r2, r0
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	4a6f      	ldr	r2, [pc, #444]	@ (8001ac0 <HAL_RCC_OscConfig+0x620>)
 8001904:	4293      	cmp	r3, r2
 8001906:	d901      	bls.n	800190c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e0d1      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800190c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 800190e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001910:	2202      	movs	r2, #2
 8001912:	4013      	ands	r3, r2
 8001914:	d1f0      	bne.n	80018f8 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001916:	231f      	movs	r3, #31
 8001918:	18fb      	adds	r3, r7, r3
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b01      	cmp	r3, #1
 800191e:	d105      	bne.n	800192c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001920:	4b65      	ldr	r3, [pc, #404]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001922:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001924:	4b64      	ldr	r3, [pc, #400]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001926:	4967      	ldr	r1, [pc, #412]	@ (8001ac4 <HAL_RCC_OscConfig+0x624>)
 8001928:	400a      	ands	r2, r1
 800192a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	69db      	ldr	r3, [r3, #28]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d100      	bne.n	8001936 <HAL_RCC_OscConfig+0x496>
 8001934:	e0bb      	b.n	8001aae <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001936:	4b60      	ldr	r3, [pc, #384]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	2238      	movs	r2, #56	@ 0x38
 800193c:	4013      	ands	r3, r2
 800193e:	2b10      	cmp	r3, #16
 8001940:	d100      	bne.n	8001944 <HAL_RCC_OscConfig+0x4a4>
 8001942:	e07b      	b.n	8001a3c <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	69db      	ldr	r3, [r3, #28]
 8001948:	2b02      	cmp	r3, #2
 800194a:	d156      	bne.n	80019fa <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800194c:	4b5a      	ldr	r3, [pc, #360]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	4b59      	ldr	r3, [pc, #356]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001952:	495d      	ldr	r1, [pc, #372]	@ (8001ac8 <HAL_RCC_OscConfig+0x628>)
 8001954:	400a      	ands	r2, r1
 8001956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001958:	f7ff fadc 	bl	8000f14 <HAL_GetTick>
 800195c:	0003      	movs	r3, r0
 800195e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001960:	e008      	b.n	8001974 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001962:	f7ff fad7 	bl	8000f14 <HAL_GetTick>
 8001966:	0002      	movs	r2, r0
 8001968:	693b      	ldr	r3, [r7, #16]
 800196a:	1ad3      	subs	r3, r2, r3
 800196c:	2b02      	cmp	r3, #2
 800196e:	d901      	bls.n	8001974 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001970:	2303      	movs	r3, #3
 8001972:	e09d      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001974:	4b50      	ldr	r3, [pc, #320]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001976:	681a      	ldr	r2, [r3, #0]
 8001978:	2380      	movs	r3, #128	@ 0x80
 800197a:	049b      	lsls	r3, r3, #18
 800197c:	4013      	ands	r3, r2
 800197e:	d1f0      	bne.n	8001962 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001980:	4b4d      	ldr	r3, [pc, #308]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	4a51      	ldr	r2, [pc, #324]	@ (8001acc <HAL_RCC_OscConfig+0x62c>)
 8001986:	4013      	ands	r3, r2
 8001988:	0019      	movs	r1, r3
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6a1a      	ldr	r2, [r3, #32]
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001992:	431a      	orrs	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001998:	021b      	lsls	r3, r3, #8
 800199a:	431a      	orrs	r2, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019a0:	431a      	orrs	r2, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019a6:	431a      	orrs	r2, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019ac:	431a      	orrs	r2, r3
 80019ae:	4b42      	ldr	r3, [pc, #264]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80019b0:	430a      	orrs	r2, r1
 80019b2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019b4:	4b40      	ldr	r3, [pc, #256]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80019ba:	2180      	movs	r1, #128	@ 0x80
 80019bc:	0449      	lsls	r1, r1, #17
 80019be:	430a      	orrs	r2, r1
 80019c0:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80019c2:	4b3d      	ldr	r3, [pc, #244]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80019c4:	68da      	ldr	r2, [r3, #12]
 80019c6:	4b3c      	ldr	r3, [pc, #240]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80019c8:	2180      	movs	r1, #128	@ 0x80
 80019ca:	0549      	lsls	r1, r1, #21
 80019cc:	430a      	orrs	r2, r1
 80019ce:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019d0:	f7ff faa0 	bl	8000f14 <HAL_GetTick>
 80019d4:	0003      	movs	r3, r0
 80019d6:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019d8:	e008      	b.n	80019ec <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80019da:	f7ff fa9b 	bl	8000f14 <HAL_GetTick>
 80019de:	0002      	movs	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d901      	bls.n	80019ec <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e061      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80019ec:	4b32      	ldr	r3, [pc, #200]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80019ee:	681a      	ldr	r2, [r3, #0]
 80019f0:	2380      	movs	r3, #128	@ 0x80
 80019f2:	049b      	lsls	r3, r3, #18
 80019f4:	4013      	ands	r3, r2
 80019f6:	d0f0      	beq.n	80019da <HAL_RCC_OscConfig+0x53a>
 80019f8:	e059      	b.n	8001aae <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019fa:	4b2f      	ldr	r3, [pc, #188]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	4b2e      	ldr	r3, [pc, #184]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001a00:	4931      	ldr	r1, [pc, #196]	@ (8001ac8 <HAL_RCC_OscConfig+0x628>)
 8001a02:	400a      	ands	r2, r1
 8001a04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a06:	f7ff fa85 	bl	8000f14 <HAL_GetTick>
 8001a0a:	0003      	movs	r3, r0
 8001a0c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a10:	f7ff fa80 	bl	8000f14 <HAL_GetTick>
 8001a14:	0002      	movs	r2, r0
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e046      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001a22:	4b25      	ldr	r3, [pc, #148]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	2380      	movs	r3, #128	@ 0x80
 8001a28:	049b      	lsls	r3, r3, #18
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d1f0      	bne.n	8001a10 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001a2e:	4b22      	ldr	r3, [pc, #136]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	4b21      	ldr	r3, [pc, #132]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001a34:	4926      	ldr	r1, [pc, #152]	@ (8001ad0 <HAL_RCC_OscConfig+0x630>)
 8001a36:	400a      	ands	r2, r1
 8001a38:	60da      	str	r2, [r3, #12]
 8001a3a:	e038      	b.n	8001aae <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	69db      	ldr	r3, [r3, #28]
 8001a40:	2b01      	cmp	r3, #1
 8001a42:	d101      	bne.n	8001a48 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8001a44:	2301      	movs	r3, #1
 8001a46:	e033      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8001a48:	4b1b      	ldr	r3, [pc, #108]	@ (8001ab8 <HAL_RCC_OscConfig+0x618>)
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	2203      	movs	r2, #3
 8001a52:	401a      	ands	r2, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6a1b      	ldr	r3, [r3, #32]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d126      	bne.n	8001aaa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	2270      	movs	r2, #112	@ 0x70
 8001a60:	401a      	ands	r2, r3
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d11f      	bne.n	8001aaa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a6a:	697a      	ldr	r2, [r7, #20]
 8001a6c:	23fe      	movs	r3, #254	@ 0xfe
 8001a6e:	01db      	lsls	r3, r3, #7
 8001a70:	401a      	ands	r2, r3
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a76:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001a78:	429a      	cmp	r2, r3
 8001a7a:	d116      	bne.n	8001aaa <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001a7c:	697a      	ldr	r2, [r7, #20]
 8001a7e:	23f8      	movs	r3, #248	@ 0xf8
 8001a80:	039b      	lsls	r3, r3, #14
 8001a82:	401a      	ands	r2, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d10e      	bne.n	8001aaa <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001a8c:	697a      	ldr	r2, [r7, #20]
 8001a8e:	23e0      	movs	r3, #224	@ 0xe0
 8001a90:	051b      	lsls	r3, r3, #20
 8001a92:	401a      	ands	r2, r3
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001a98:	429a      	cmp	r2, r3
 8001a9a:	d106      	bne.n	8001aaa <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	0f5b      	lsrs	r3, r3, #29
 8001aa0:	075a      	lsls	r2, r3, #29
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001aa6:	429a      	cmp	r2, r3
 8001aa8:	d001      	beq.n	8001aae <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e000      	b.n	8001ab0 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	b008      	add	sp, #32
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	40021000 	.word	0x40021000
 8001abc:	40007000 	.word	0x40007000
 8001ac0:	00001388 	.word	0x00001388
 8001ac4:	efffffff 	.word	0xefffffff
 8001ac8:	feffffff 	.word	0xfeffffff
 8001acc:	11c1808c 	.word	0x11c1808c
 8001ad0:	eefefffc 	.word	0xeefefffc

08001ad4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
 8001adc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d101      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0e9      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001ae8:	4b76      	ldr	r3, [pc, #472]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2207      	movs	r2, #7
 8001aee:	4013      	ands	r3, r2
 8001af0:	683a      	ldr	r2, [r7, #0]
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d91e      	bls.n	8001b34 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001af6:	4b73      	ldr	r3, [pc, #460]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2207      	movs	r2, #7
 8001afc:	4393      	bics	r3, r2
 8001afe:	0019      	movs	r1, r3
 8001b00:	4b70      	ldr	r3, [pc, #448]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	430a      	orrs	r2, r1
 8001b06:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001b08:	f7ff fa04 	bl	8000f14 <HAL_GetTick>
 8001b0c:	0003      	movs	r3, r0
 8001b0e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b10:	e009      	b.n	8001b26 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b12:	f7ff f9ff 	bl	8000f14 <HAL_GetTick>
 8001b16:	0002      	movs	r2, r0
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	1ad3      	subs	r3, r2, r3
 8001b1c:	4a6a      	ldr	r2, [pc, #424]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1f4>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d901      	bls.n	8001b26 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001b22:	2303      	movs	r3, #3
 8001b24:	e0ca      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b26:	4b67      	ldr	r3, [pc, #412]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	2207      	movs	r2, #7
 8001b2c:	4013      	ands	r3, r2
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d1ee      	bne.n	8001b12 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	2202      	movs	r2, #2
 8001b3a:	4013      	ands	r3, r2
 8001b3c:	d015      	beq.n	8001b6a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	2204      	movs	r2, #4
 8001b44:	4013      	ands	r3, r2
 8001b46:	d006      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001b48:	4b60      	ldr	r3, [pc, #384]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	4b5f      	ldr	r3, [pc, #380]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001b4e:	21e0      	movs	r1, #224	@ 0xe0
 8001b50:	01c9      	lsls	r1, r1, #7
 8001b52:	430a      	orrs	r2, r1
 8001b54:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b56:	4b5d      	ldr	r3, [pc, #372]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	4a5d      	ldr	r2, [pc, #372]	@ (8001cd0 <HAL_RCC_ClockConfig+0x1fc>)
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	0019      	movs	r1, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	4b59      	ldr	r3, [pc, #356]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001b66:	430a      	orrs	r2, r1
 8001b68:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	4013      	ands	r3, r2
 8001b72:	d057      	beq.n	8001c24 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	685b      	ldr	r3, [r3, #4]
 8001b78:	2b01      	cmp	r3, #1
 8001b7a:	d107      	bne.n	8001b8c <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b7c:	4b53      	ldr	r3, [pc, #332]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001b7e:	681a      	ldr	r2, [r3, #0]
 8001b80:	2380      	movs	r3, #128	@ 0x80
 8001b82:	029b      	lsls	r3, r3, #10
 8001b84:	4013      	ands	r3, r2
 8001b86:	d12b      	bne.n	8001be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	e097      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	2b02      	cmp	r3, #2
 8001b92:	d107      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b94:	4b4d      	ldr	r3, [pc, #308]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	2380      	movs	r3, #128	@ 0x80
 8001b9a:	049b      	lsls	r3, r3, #18
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	d11f      	bne.n	8001be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e08b      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d107      	bne.n	8001bbc <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bac:	4b47      	ldr	r3, [pc, #284]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	2380      	movs	r3, #128	@ 0x80
 8001bb2:	00db      	lsls	r3, r3, #3
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	d113      	bne.n	8001be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e07f      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	2b03      	cmp	r3, #3
 8001bc2:	d106      	bne.n	8001bd2 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001bc4:	4b41      	ldr	r3, [pc, #260]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc8:	2202      	movs	r2, #2
 8001bca:	4013      	ands	r3, r2
 8001bcc:	d108      	bne.n	8001be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e074      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001bd2:	4b3e      	ldr	r3, [pc, #248]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001bd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd6:	2202      	movs	r2, #2
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d101      	bne.n	8001be0 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001bdc:	2301      	movs	r3, #1
 8001bde:	e06d      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001be0:	4b3a      	ldr	r3, [pc, #232]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	2207      	movs	r2, #7
 8001be6:	4393      	bics	r3, r2
 8001be8:	0019      	movs	r1, r3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	4b37      	ldr	r3, [pc, #220]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001bf4:	f7ff f98e 	bl	8000f14 <HAL_GetTick>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfc:	e009      	b.n	8001c12 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bfe:	f7ff f989 	bl	8000f14 <HAL_GetTick>
 8001c02:	0002      	movs	r2, r0
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	4a2f      	ldr	r2, [pc, #188]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1f4>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e054      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c12:	4b2e      	ldr	r3, [pc, #184]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	2238      	movs	r2, #56	@ 0x38
 8001c18:	401a      	ands	r2, r3
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d1ec      	bne.n	8001bfe <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c24:	4b27      	ldr	r3, [pc, #156]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2207      	movs	r2, #7
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	683a      	ldr	r2, [r7, #0]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d21e      	bcs.n	8001c70 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c32:	4b24      	ldr	r3, [pc, #144]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2207      	movs	r2, #7
 8001c38:	4393      	bics	r3, r2
 8001c3a:	0019      	movs	r1, r3
 8001c3c:	4b21      	ldr	r3, [pc, #132]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c3e:	683a      	ldr	r2, [r7, #0]
 8001c40:	430a      	orrs	r2, r1
 8001c42:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c44:	f7ff f966 	bl	8000f14 <HAL_GetTick>
 8001c48:	0003      	movs	r3, r0
 8001c4a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c4c:	e009      	b.n	8001c62 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c4e:	f7ff f961 	bl	8000f14 <HAL_GetTick>
 8001c52:	0002      	movs	r2, r0
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	1ad3      	subs	r3, r2, r3
 8001c58:	4a1b      	ldr	r2, [pc, #108]	@ (8001cc8 <HAL_RCC_ClockConfig+0x1f4>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e02c      	b.n	8001cbc <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001c62:	4b18      	ldr	r3, [pc, #96]	@ (8001cc4 <HAL_RCC_ClockConfig+0x1f0>)
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	2207      	movs	r2, #7
 8001c68:	4013      	ands	r3, r2
 8001c6a:	683a      	ldr	r2, [r7, #0]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d1ee      	bne.n	8001c4e <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2204      	movs	r2, #4
 8001c76:	4013      	ands	r3, r2
 8001c78:	d009      	beq.n	8001c8e <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001c7a:	4b14      	ldr	r3, [pc, #80]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	4a15      	ldr	r2, [pc, #84]	@ (8001cd4 <HAL_RCC_ClockConfig+0x200>)
 8001c80:	4013      	ands	r3, r2
 8001c82:	0019      	movs	r1, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	68da      	ldr	r2, [r3, #12]
 8001c88:	4b10      	ldr	r3, [pc, #64]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001c8a:	430a      	orrs	r2, r1
 8001c8c:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8001c8e:	f000 f829 	bl	8001ce4 <HAL_RCC_GetSysClockFreq>
 8001c92:	0001      	movs	r1, r0
 8001c94:	4b0d      	ldr	r3, [pc, #52]	@ (8001ccc <HAL_RCC_ClockConfig+0x1f8>)
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	0a1b      	lsrs	r3, r3, #8
 8001c9a:	220f      	movs	r2, #15
 8001c9c:	401a      	ands	r2, r3
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd8 <HAL_RCC_ClockConfig+0x204>)
 8001ca0:	0092      	lsls	r2, r2, #2
 8001ca2:	58d3      	ldr	r3, [r2, r3]
 8001ca4:	221f      	movs	r2, #31
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	000a      	movs	r2, r1
 8001caa:	40da      	lsrs	r2, r3
 8001cac:	4b0b      	ldr	r3, [pc, #44]	@ (8001cdc <HAL_RCC_ClockConfig+0x208>)
 8001cae:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce0 <HAL_RCC_ClockConfig+0x20c>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	0018      	movs	r0, r3
 8001cb6:	f7ff f8d1 	bl	8000e5c <HAL_InitTick>
 8001cba:	0003      	movs	r3, r0
}
 8001cbc:	0018      	movs	r0, r3
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	b004      	add	sp, #16
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40022000 	.word	0x40022000
 8001cc8:	00001388 	.word	0x00001388
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	fffff0ff 	.word	0xfffff0ff
 8001cd4:	ffff8fff 	.word	0xffff8fff
 8001cd8:	08003538 	.word	0x08003538
 8001cdc:	20000000 	.word	0x20000000
 8001ce0:	20000004 	.word	0x20000004

08001ce4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b086      	sub	sp, #24
 8001ce8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cea:	4b3c      	ldr	r3, [pc, #240]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	2238      	movs	r2, #56	@ 0x38
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	d10f      	bne.n	8001d14 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001cf4:	4b39      	ldr	r3, [pc, #228]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	0adb      	lsrs	r3, r3, #11
 8001cfa:	2207      	movs	r2, #7
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	2201      	movs	r2, #1
 8001d00:	409a      	lsls	r2, r3
 8001d02:	0013      	movs	r3, r2
 8001d04:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001d06:	6839      	ldr	r1, [r7, #0]
 8001d08:	4835      	ldr	r0, [pc, #212]	@ (8001de0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d0a:	f7fe f9fb 	bl	8000104 <__udivsi3>
 8001d0e:	0003      	movs	r3, r0
 8001d10:	613b      	str	r3, [r7, #16]
 8001d12:	e05d      	b.n	8001dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d14:	4b31      	ldr	r3, [pc, #196]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d16:	689b      	ldr	r3, [r3, #8]
 8001d18:	2238      	movs	r2, #56	@ 0x38
 8001d1a:	4013      	ands	r3, r2
 8001d1c:	2b08      	cmp	r3, #8
 8001d1e:	d102      	bne.n	8001d26 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001d20:	4b30      	ldr	r3, [pc, #192]	@ (8001de4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d22:	613b      	str	r3, [r7, #16]
 8001d24:	e054      	b.n	8001dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d26:	4b2d      	ldr	r3, [pc, #180]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d28:	689b      	ldr	r3, [r3, #8]
 8001d2a:	2238      	movs	r2, #56	@ 0x38
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	2b10      	cmp	r3, #16
 8001d30:	d138      	bne.n	8001da4 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001d32:	4b2a      	ldr	r3, [pc, #168]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	2203      	movs	r2, #3
 8001d38:	4013      	ands	r3, r2
 8001d3a:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001d3c:	4b27      	ldr	r3, [pc, #156]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d3e:	68db      	ldr	r3, [r3, #12]
 8001d40:	091b      	lsrs	r3, r3, #4
 8001d42:	2207      	movs	r2, #7
 8001d44:	4013      	ands	r3, r2
 8001d46:	3301      	adds	r3, #1
 8001d48:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	2b03      	cmp	r3, #3
 8001d4e:	d10d      	bne.n	8001d6c <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001d50:	68b9      	ldr	r1, [r7, #8]
 8001d52:	4824      	ldr	r0, [pc, #144]	@ (8001de4 <HAL_RCC_GetSysClockFreq+0x100>)
 8001d54:	f7fe f9d6 	bl	8000104 <__udivsi3>
 8001d58:	0003      	movs	r3, r0
 8001d5a:	0019      	movs	r1, r3
 8001d5c:	4b1f      	ldr	r3, [pc, #124]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	0a1b      	lsrs	r3, r3, #8
 8001d62:	227f      	movs	r2, #127	@ 0x7f
 8001d64:	4013      	ands	r3, r2
 8001d66:	434b      	muls	r3, r1
 8001d68:	617b      	str	r3, [r7, #20]
        break;
 8001d6a:	e00d      	b.n	8001d88 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001d6c:	68b9      	ldr	r1, [r7, #8]
 8001d6e:	481c      	ldr	r0, [pc, #112]	@ (8001de0 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001d70:	f7fe f9c8 	bl	8000104 <__udivsi3>
 8001d74:	0003      	movs	r3, r0
 8001d76:	0019      	movs	r1, r3
 8001d78:	4b18      	ldr	r3, [pc, #96]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d7a:	68db      	ldr	r3, [r3, #12]
 8001d7c:	0a1b      	lsrs	r3, r3, #8
 8001d7e:	227f      	movs	r2, #127	@ 0x7f
 8001d80:	4013      	ands	r3, r2
 8001d82:	434b      	muls	r3, r1
 8001d84:	617b      	str	r3, [r7, #20]
        break;
 8001d86:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001d88:	4b14      	ldr	r3, [pc, #80]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001d8a:	68db      	ldr	r3, [r3, #12]
 8001d8c:	0f5b      	lsrs	r3, r3, #29
 8001d8e:	2207      	movs	r2, #7
 8001d90:	4013      	ands	r3, r2
 8001d92:	3301      	adds	r3, #1
 8001d94:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	6978      	ldr	r0, [r7, #20]
 8001d9a:	f7fe f9b3 	bl	8000104 <__udivsi3>
 8001d9e:	0003      	movs	r3, r0
 8001da0:	613b      	str	r3, [r7, #16]
 8001da2:	e015      	b.n	8001dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001da4:	4b0d      	ldr	r3, [pc, #52]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	2238      	movs	r2, #56	@ 0x38
 8001daa:	4013      	ands	r3, r2
 8001dac:	2b20      	cmp	r3, #32
 8001dae:	d103      	bne.n	8001db8 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001db0:	2380      	movs	r3, #128	@ 0x80
 8001db2:	021b      	lsls	r3, r3, #8
 8001db4:	613b      	str	r3, [r7, #16]
 8001db6:	e00b      	b.n	8001dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001db8:	4b08      	ldr	r3, [pc, #32]	@ (8001ddc <HAL_RCC_GetSysClockFreq+0xf8>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	2238      	movs	r2, #56	@ 0x38
 8001dbe:	4013      	ands	r3, r2
 8001dc0:	2b18      	cmp	r3, #24
 8001dc2:	d103      	bne.n	8001dcc <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001dc4:	23fa      	movs	r3, #250	@ 0xfa
 8001dc6:	01db      	lsls	r3, r3, #7
 8001dc8:	613b      	str	r3, [r7, #16]
 8001dca:	e001      	b.n	8001dd0 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001dd0:	693b      	ldr	r3, [r7, #16]
}
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	b006      	add	sp, #24
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	46c0      	nop			@ (mov r8, r8)
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	00f42400 	.word	0x00f42400
 8001de4:	007a1200 	.word	0x007a1200

08001de8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dec:	4b02      	ldr	r3, [pc, #8]	@ (8001df8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001dee:	681b      	ldr	r3, [r3, #0]
}
 8001df0:	0018      	movs	r0, r3
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	46c0      	nop			@ (mov r8, r8)
 8001df8:	20000000 	.word	0x20000000

08001dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dfc:	b5b0      	push	{r4, r5, r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001e00:	f7ff fff2 	bl	8001de8 <HAL_RCC_GetHCLKFreq>
 8001e04:	0004      	movs	r4, r0
 8001e06:	f7ff fb3f 	bl	8001488 <LL_RCC_GetAPB1Prescaler>
 8001e0a:	0003      	movs	r3, r0
 8001e0c:	0b1a      	lsrs	r2, r3, #12
 8001e0e:	4b05      	ldr	r3, [pc, #20]	@ (8001e24 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001e10:	0092      	lsls	r2, r2, #2
 8001e12:	58d3      	ldr	r3, [r2, r3]
 8001e14:	221f      	movs	r2, #31
 8001e16:	4013      	ands	r3, r2
 8001e18:	40dc      	lsrs	r4, r3
 8001e1a:	0023      	movs	r3, r4
}
 8001e1c:	0018      	movs	r0, r3
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bdb0      	pop	{r4, r5, r7, pc}
 8001e22:	46c0      	nop			@ (mov r8, r8)
 8001e24:	08003578 	.word	0x08003578

08001e28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b086      	sub	sp, #24
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001e30:	2313      	movs	r3, #19
 8001e32:	18fb      	adds	r3, r7, r3
 8001e34:	2200      	movs	r2, #0
 8001e36:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001e38:	2312      	movs	r3, #18
 8001e3a:	18fb      	adds	r3, r7, r3
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	681a      	ldr	r2, [r3, #0]
 8001e44:	2380      	movs	r3, #128	@ 0x80
 8001e46:	029b      	lsls	r3, r3, #10
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d100      	bne.n	8001e4e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001e4c:	e0a3      	b.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001e4e:	2011      	movs	r0, #17
 8001e50:	183b      	adds	r3, r7, r0
 8001e52:	2200      	movs	r2, #0
 8001e54:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001e56:	4bc3      	ldr	r3, [pc, #780]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e5a:	2380      	movs	r3, #128	@ 0x80
 8001e5c:	055b      	lsls	r3, r3, #21
 8001e5e:	4013      	ands	r3, r2
 8001e60:	d110      	bne.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001e62:	4bc0      	ldr	r3, [pc, #768]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e64:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e66:	4bbf      	ldr	r3, [pc, #764]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e68:	2180      	movs	r1, #128	@ 0x80
 8001e6a:	0549      	lsls	r1, r1, #21
 8001e6c:	430a      	orrs	r2, r1
 8001e6e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e70:	4bbc      	ldr	r3, [pc, #752]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e74:	2380      	movs	r3, #128	@ 0x80
 8001e76:	055b      	lsls	r3, r3, #21
 8001e78:	4013      	ands	r3, r2
 8001e7a:	60bb      	str	r3, [r7, #8]
 8001e7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e7e:	183b      	adds	r3, r7, r0
 8001e80:	2201      	movs	r2, #1
 8001e82:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e84:	4bb8      	ldr	r3, [pc, #736]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	4bb7      	ldr	r3, [pc, #732]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001e8a:	2180      	movs	r1, #128	@ 0x80
 8001e8c:	0049      	lsls	r1, r1, #1
 8001e8e:	430a      	orrs	r2, r1
 8001e90:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001e92:	f7ff f83f 	bl	8000f14 <HAL_GetTick>
 8001e96:	0003      	movs	r3, r0
 8001e98:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001e9a:	e00b      	b.n	8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e9c:	f7ff f83a 	bl	8000f14 <HAL_GetTick>
 8001ea0:	0002      	movs	r2, r0
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	2b02      	cmp	r3, #2
 8001ea8:	d904      	bls.n	8001eb4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001eaa:	2313      	movs	r3, #19
 8001eac:	18fb      	adds	r3, r7, r3
 8001eae:	2203      	movs	r2, #3
 8001eb0:	701a      	strb	r2, [r3, #0]
        break;
 8001eb2:	e005      	b.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001eb4:	4bac      	ldr	r3, [pc, #688]	@ (8002168 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001eb6:	681a      	ldr	r2, [r3, #0]
 8001eb8:	2380      	movs	r3, #128	@ 0x80
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d0ed      	beq.n	8001e9c <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001ec0:	2313      	movs	r3, #19
 8001ec2:	18fb      	adds	r3, r7, r3
 8001ec4:	781b      	ldrb	r3, [r3, #0]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d154      	bne.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001eca:	4ba6      	ldr	r3, [pc, #664]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ecc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ece:	23c0      	movs	r3, #192	@ 0xc0
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001ed6:	697b      	ldr	r3, [r7, #20]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d019      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ee0:	697a      	ldr	r2, [r7, #20]
 8001ee2:	429a      	cmp	r2, r3
 8001ee4:	d014      	beq.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001ee6:	4b9f      	ldr	r3, [pc, #636]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ee8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001eea:	4aa0      	ldr	r2, [pc, #640]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001eec:	4013      	ands	r3, r2
 8001eee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001ef0:	4b9c      	ldr	r3, [pc, #624]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ef2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ef4:	4b9b      	ldr	r3, [pc, #620]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ef6:	2180      	movs	r1, #128	@ 0x80
 8001ef8:	0249      	lsls	r1, r1, #9
 8001efa:	430a      	orrs	r2, r1
 8001efc:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001efe:	4b99      	ldr	r3, [pc, #612]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f00:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f02:	4b98      	ldr	r3, [pc, #608]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f04:	499a      	ldr	r1, [pc, #616]	@ (8002170 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001f06:	400a      	ands	r2, r1
 8001f08:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001f0a:	4b96      	ldr	r3, [pc, #600]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f0c:	697a      	ldr	r2, [r7, #20]
 8001f0e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	2201      	movs	r2, #1
 8001f14:	4013      	ands	r3, r2
 8001f16:	d016      	beq.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f18:	f7fe fffc 	bl	8000f14 <HAL_GetTick>
 8001f1c:	0003      	movs	r3, r0
 8001f1e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f20:	e00c      	b.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f22:	f7fe fff7 	bl	8000f14 <HAL_GetTick>
 8001f26:	0002      	movs	r2, r0
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	4a91      	ldr	r2, [pc, #580]	@ (8002174 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d904      	bls.n	8001f3c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001f32:	2313      	movs	r3, #19
 8001f34:	18fb      	adds	r3, r7, r3
 8001f36:	2203      	movs	r2, #3
 8001f38:	701a      	strb	r2, [r3, #0]
            break;
 8001f3a:	e004      	b.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f3c:	4b89      	ldr	r3, [pc, #548]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f3e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f40:	2202      	movs	r2, #2
 8001f42:	4013      	ands	r3, r2
 8001f44:	d0ed      	beq.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001f46:	2313      	movs	r3, #19
 8001f48:	18fb      	adds	r3, r7, r3
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d10a      	bne.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f50:	4b84      	ldr	r3, [pc, #528]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f54:	4a85      	ldr	r2, [pc, #532]	@ (800216c <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001f56:	4013      	ands	r3, r2
 8001f58:	0019      	movs	r1, r3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001f5e:	4b81      	ldr	r3, [pc, #516]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f60:	430a      	orrs	r2, r1
 8001f62:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f64:	e00c      	b.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001f66:	2312      	movs	r3, #18
 8001f68:	18fb      	adds	r3, r7, r3
 8001f6a:	2213      	movs	r2, #19
 8001f6c:	18ba      	adds	r2, r7, r2
 8001f6e:	7812      	ldrb	r2, [r2, #0]
 8001f70:	701a      	strb	r2, [r3, #0]
 8001f72:	e005      	b.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001f74:	2312      	movs	r3, #18
 8001f76:	18fb      	adds	r3, r7, r3
 8001f78:	2213      	movs	r2, #19
 8001f7a:	18ba      	adds	r2, r7, r2
 8001f7c:	7812      	ldrb	r2, [r2, #0]
 8001f7e:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001f80:	2311      	movs	r3, #17
 8001f82:	18fb      	adds	r3, r7, r3
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	2b01      	cmp	r3, #1
 8001f88:	d105      	bne.n	8001f96 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f8a:	4b76      	ldr	r3, [pc, #472]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f8e:	4b75      	ldr	r3, [pc, #468]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001f90:	4979      	ldr	r1, [pc, #484]	@ (8002178 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001f92:	400a      	ands	r2, r1
 8001f94:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d009      	beq.n	8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fa0:	4b70      	ldr	r3, [pc, #448]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fa4:	2203      	movs	r2, #3
 8001fa6:	4393      	bics	r3, r2
 8001fa8:	0019      	movs	r1, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	4b6d      	ldr	r3, [pc, #436]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2202      	movs	r2, #2
 8001fba:	4013      	ands	r3, r2
 8001fbc:	d009      	beq.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fbe:	4b69      	ldr	r3, [pc, #420]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fc2:	220c      	movs	r2, #12
 8001fc4:	4393      	bics	r3, r2
 8001fc6:	0019      	movs	r1, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689a      	ldr	r2, [r3, #8]
 8001fcc:	4b65      	ldr	r3, [pc, #404]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fce:	430a      	orrs	r2, r1
 8001fd0:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	2210      	movs	r2, #16
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d009      	beq.n	8001ff0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001fdc:	4b61      	ldr	r3, [pc, #388]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001fe0:	4a66      	ldr	r2, [pc, #408]	@ (800217c <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001fe2:	4013      	ands	r3, r2
 8001fe4:	0019      	movs	r1, r3
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	68da      	ldr	r2, [r3, #12]
 8001fea:	4b5e      	ldr	r3, [pc, #376]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001fec:	430a      	orrs	r2, r1
 8001fee:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	2380      	movs	r3, #128	@ 0x80
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d009      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001ffc:	4b59      	ldr	r3, [pc, #356]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002000:	4a5f      	ldr	r2, [pc, #380]	@ (8002180 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8002002:	4013      	ands	r3, r2
 8002004:	0019      	movs	r1, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	699a      	ldr	r2, [r3, #24]
 800200a:	4b56      	ldr	r3, [pc, #344]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800200c:	430a      	orrs	r2, r1
 800200e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	4013      	ands	r3, r2
 800201a:	d009      	beq.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800201c:	4b51      	ldr	r3, [pc, #324]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800201e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002020:	4a58      	ldr	r2, [pc, #352]	@ (8002184 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8002022:	4013      	ands	r3, r2
 8002024:	0019      	movs	r1, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	69da      	ldr	r2, [r3, #28]
 800202a:	4b4e      	ldr	r3, [pc, #312]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800202c:	430a      	orrs	r2, r1
 800202e:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2220      	movs	r2, #32
 8002036:	4013      	ands	r3, r2
 8002038:	d009      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800203a:	4b4a      	ldr	r3, [pc, #296]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800203c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800203e:	4a52      	ldr	r2, [pc, #328]	@ (8002188 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8002040:	4013      	ands	r3, r2
 8002042:	0019      	movs	r1, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	691a      	ldr	r2, [r3, #16]
 8002048:	4b46      	ldr	r3, [pc, #280]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800204a:	430a      	orrs	r2, r1
 800204c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	2380      	movs	r3, #128	@ 0x80
 8002054:	01db      	lsls	r3, r3, #7
 8002056:	4013      	ands	r3, r2
 8002058:	d015      	beq.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800205a:	4b42      	ldr	r3, [pc, #264]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800205c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800205e:	009b      	lsls	r3, r3, #2
 8002060:	0899      	lsrs	r1, r3, #2
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6a1a      	ldr	r2, [r3, #32]
 8002066:	4b3f      	ldr	r3, [pc, #252]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002068:	430a      	orrs	r2, r1
 800206a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6a1a      	ldr	r2, [r3, #32]
 8002070:	2380      	movs	r3, #128	@ 0x80
 8002072:	05db      	lsls	r3, r3, #23
 8002074:	429a      	cmp	r2, r3
 8002076:	d106      	bne.n	8002086 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002078:	4b3a      	ldr	r3, [pc, #232]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800207a:	68da      	ldr	r2, [r3, #12]
 800207c:	4b39      	ldr	r3, [pc, #228]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800207e:	2180      	movs	r1, #128	@ 0x80
 8002080:	0249      	lsls	r1, r1, #9
 8002082:	430a      	orrs	r2, r1
 8002084:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	2380      	movs	r3, #128	@ 0x80
 800208c:	031b      	lsls	r3, r3, #12
 800208e:	4013      	ands	r3, r2
 8002090:	d009      	beq.n	80020a6 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002092:	4b34      	ldr	r3, [pc, #208]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002096:	2240      	movs	r2, #64	@ 0x40
 8002098:	4393      	bics	r3, r2
 800209a:	0019      	movs	r1, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020a0:	4b30      	ldr	r3, [pc, #192]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020a2:	430a      	orrs	r2, r1
 80020a4:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	2380      	movs	r3, #128	@ 0x80
 80020ac:	039b      	lsls	r3, r3, #14
 80020ae:	4013      	ands	r3, r2
 80020b0:	d016      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80020b2:	4b2c      	ldr	r3, [pc, #176]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b6:	4a35      	ldr	r2, [pc, #212]	@ (800218c <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80020b8:	4013      	ands	r3, r2
 80020ba:	0019      	movs	r1, r3
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020c0:	4b28      	ldr	r3, [pc, #160]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020c2:	430a      	orrs	r2, r1
 80020c4:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80020ca:	2380      	movs	r3, #128	@ 0x80
 80020cc:	03db      	lsls	r3, r3, #15
 80020ce:	429a      	cmp	r2, r3
 80020d0:	d106      	bne.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80020d2:	4b24      	ldr	r3, [pc, #144]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020d4:	68da      	ldr	r2, [r3, #12]
 80020d6:	4b23      	ldr	r3, [pc, #140]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020d8:	2180      	movs	r1, #128	@ 0x80
 80020da:	0449      	lsls	r1, r1, #17
 80020dc:	430a      	orrs	r2, r1
 80020de:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	2380      	movs	r3, #128	@ 0x80
 80020e6:	03db      	lsls	r3, r3, #15
 80020e8:	4013      	ands	r3, r2
 80020ea:	d016      	beq.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80020ec:	4b1d      	ldr	r3, [pc, #116]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020f0:	4a27      	ldr	r2, [pc, #156]	@ (8002190 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 80020f2:	4013      	ands	r3, r2
 80020f4:	0019      	movs	r1, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80020fa:	4b1a      	ldr	r3, [pc, #104]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80020fc:	430a      	orrs	r2, r1
 80020fe:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002104:	2380      	movs	r3, #128	@ 0x80
 8002106:	045b      	lsls	r3, r3, #17
 8002108:	429a      	cmp	r2, r3
 800210a:	d106      	bne.n	800211a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 800210c:	4b15      	ldr	r3, [pc, #84]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800210e:	68da      	ldr	r2, [r3, #12]
 8002110:	4b14      	ldr	r3, [pc, #80]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002112:	2180      	movs	r1, #128	@ 0x80
 8002114:	0449      	lsls	r1, r1, #17
 8002116:	430a      	orrs	r2, r1
 8002118:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	2380      	movs	r3, #128	@ 0x80
 8002120:	011b      	lsls	r3, r3, #4
 8002122:	4013      	ands	r3, r2
 8002124:	d016      	beq.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002126:	4b0f      	ldr	r3, [pc, #60]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800212a:	4a1a      	ldr	r2, [pc, #104]	@ (8002194 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 800212c:	4013      	ands	r3, r2
 800212e:	0019      	movs	r1, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	695a      	ldr	r2, [r3, #20]
 8002134:	4b0b      	ldr	r3, [pc, #44]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002136:	430a      	orrs	r2, r1
 8002138:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	695a      	ldr	r2, [r3, #20]
 800213e:	2380      	movs	r3, #128	@ 0x80
 8002140:	01db      	lsls	r3, r3, #7
 8002142:	429a      	cmp	r2, r3
 8002144:	d106      	bne.n	8002154 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002146:	4b07      	ldr	r3, [pc, #28]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8002148:	68da      	ldr	r2, [r3, #12]
 800214a:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800214c:	2180      	movs	r1, #128	@ 0x80
 800214e:	0249      	lsls	r1, r1, #9
 8002150:	430a      	orrs	r2, r1
 8002152:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8002154:	2312      	movs	r3, #18
 8002156:	18fb      	adds	r3, r7, r3
 8002158:	781b      	ldrb	r3, [r3, #0]
}
 800215a:	0018      	movs	r0, r3
 800215c:	46bd      	mov	sp, r7
 800215e:	b006      	add	sp, #24
 8002160:	bd80      	pop	{r7, pc}
 8002162:	46c0      	nop			@ (mov r8, r8)
 8002164:	40021000 	.word	0x40021000
 8002168:	40007000 	.word	0x40007000
 800216c:	fffffcff 	.word	0xfffffcff
 8002170:	fffeffff 	.word	0xfffeffff
 8002174:	00001388 	.word	0x00001388
 8002178:	efffffff 	.word	0xefffffff
 800217c:	fffff3ff 	.word	0xfffff3ff
 8002180:	fff3ffff 	.word	0xfff3ffff
 8002184:	ffcfffff 	.word	0xffcfffff
 8002188:	ffffcfff 	.word	0xffffcfff
 800218c:	ffbfffff 	.word	0xffbfffff
 8002190:	feffffff 	.word	0xfeffffff
 8002194:	ffff3fff 	.word	0xffff3fff

08002198 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d101      	bne.n	80021aa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e04a      	b.n	8002240 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	223d      	movs	r2, #61	@ 0x3d
 80021ae:	5c9b      	ldrb	r3, [r3, r2]
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d107      	bne.n	80021c6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	223c      	movs	r2, #60	@ 0x3c
 80021ba:	2100      	movs	r1, #0
 80021bc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	0018      	movs	r0, r3
 80021c2:	f7fe fd4d 	bl	8000c60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	223d      	movs	r2, #61	@ 0x3d
 80021ca:	2102      	movs	r1, #2
 80021cc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681a      	ldr	r2, [r3, #0]
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	3304      	adds	r3, #4
 80021d6:	0019      	movs	r1, r3
 80021d8:	0010      	movs	r0, r2
 80021da:	f000 f95f 	bl	800249c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2248      	movs	r2, #72	@ 0x48
 80021e2:	2101      	movs	r1, #1
 80021e4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	223e      	movs	r2, #62	@ 0x3e
 80021ea:	2101      	movs	r1, #1
 80021ec:	5499      	strb	r1, [r3, r2]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	223f      	movs	r2, #63	@ 0x3f
 80021f2:	2101      	movs	r1, #1
 80021f4:	5499      	strb	r1, [r3, r2]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2240      	movs	r2, #64	@ 0x40
 80021fa:	2101      	movs	r1, #1
 80021fc:	5499      	strb	r1, [r3, r2]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2241      	movs	r2, #65	@ 0x41
 8002202:	2101      	movs	r1, #1
 8002204:	5499      	strb	r1, [r3, r2]
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2242      	movs	r2, #66	@ 0x42
 800220a:	2101      	movs	r1, #1
 800220c:	5499      	strb	r1, [r3, r2]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2243      	movs	r2, #67	@ 0x43
 8002212:	2101      	movs	r1, #1
 8002214:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	2244      	movs	r2, #68	@ 0x44
 800221a:	2101      	movs	r1, #1
 800221c:	5499      	strb	r1, [r3, r2]
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2245      	movs	r2, #69	@ 0x45
 8002222:	2101      	movs	r1, #1
 8002224:	5499      	strb	r1, [r3, r2]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2246      	movs	r2, #70	@ 0x46
 800222a:	2101      	movs	r1, #1
 800222c:	5499      	strb	r1, [r3, r2]
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2247      	movs	r2, #71	@ 0x47
 8002232:	2101      	movs	r1, #1
 8002234:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	223d      	movs	r2, #61	@ 0x3d
 800223a:	2101      	movs	r1, #1
 800223c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800223e:	2300      	movs	r3, #0
}
 8002240:	0018      	movs	r0, r3
 8002242:	46bd      	mov	sp, r7
 8002244:	b002      	add	sp, #8
 8002246:	bd80      	pop	{r7, pc}

08002248 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	223d      	movs	r2, #61	@ 0x3d
 8002254:	5c9b      	ldrb	r3, [r3, r2]
 8002256:	b2db      	uxtb	r3, r3
 8002258:	2b01      	cmp	r3, #1
 800225a:	d001      	beq.n	8002260 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e03a      	b.n	80022d6 <HAL_TIM_Base_Start+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	223d      	movs	r2, #61	@ 0x3d
 8002264:	2102      	movs	r1, #2
 8002266:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4a1c      	ldr	r2, [pc, #112]	@ (80022e0 <HAL_TIM_Base_Start+0x98>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d00f      	beq.n	8002292 <HAL_TIM_Base_Start+0x4a>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	2380      	movs	r3, #128	@ 0x80
 8002278:	05db      	lsls	r3, r3, #23
 800227a:	429a      	cmp	r2, r3
 800227c:	d009      	beq.n	8002292 <HAL_TIM_Base_Start+0x4a>
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a18      	ldr	r2, [pc, #96]	@ (80022e4 <HAL_TIM_Base_Start+0x9c>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d004      	beq.n	8002292 <HAL_TIM_Base_Start+0x4a>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a16      	ldr	r2, [pc, #88]	@ (80022e8 <HAL_TIM_Base_Start+0xa0>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d116      	bne.n	80022c0 <HAL_TIM_Base_Start+0x78>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	4a14      	ldr	r2, [pc, #80]	@ (80022ec <HAL_TIM_Base_Start+0xa4>)
 800229a:	4013      	ands	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2b06      	cmp	r3, #6
 80022a2:	d016      	beq.n	80022d2 <HAL_TIM_Base_Start+0x8a>
 80022a4:	68fa      	ldr	r2, [r7, #12]
 80022a6:	2380      	movs	r3, #128	@ 0x80
 80022a8:	025b      	lsls	r3, r3, #9
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d011      	beq.n	80022d2 <HAL_TIM_Base_Start+0x8a>
    {
      __HAL_TIM_ENABLE(htim);
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	681a      	ldr	r2, [r3, #0]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2101      	movs	r1, #1
 80022ba:	430a      	orrs	r2, r1
 80022bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022be:	e008      	b.n	80022d2 <HAL_TIM_Base_Start+0x8a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	2101      	movs	r1, #1
 80022cc:	430a      	orrs	r2, r1
 80022ce:	601a      	str	r2, [r3, #0]
 80022d0:	e000      	b.n	80022d4 <HAL_TIM_Base_Start+0x8c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80022d2:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	0018      	movs	r0, r3
 80022d8:	46bd      	mov	sp, r7
 80022da:	b004      	add	sp, #16
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	40012c00 	.word	0x40012c00
 80022e4:	40000400 	.word	0x40000400
 80022e8:	40014000 	.word	0x40014000
 80022ec:	00010007 	.word	0x00010007

080022f0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022fa:	230f      	movs	r3, #15
 80022fc:	18fb      	adds	r3, r7, r3
 80022fe:	2200      	movs	r2, #0
 8002300:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	223c      	movs	r2, #60	@ 0x3c
 8002306:	5c9b      	ldrb	r3, [r3, r2]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d101      	bne.n	8002310 <HAL_TIM_ConfigClockSource+0x20>
 800230c:	2302      	movs	r3, #2
 800230e:	e0bc      	b.n	800248a <HAL_TIM_ConfigClockSource+0x19a>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	223c      	movs	r2, #60	@ 0x3c
 8002314:	2101      	movs	r1, #1
 8002316:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	223d      	movs	r2, #61	@ 0x3d
 800231c:	2102      	movs	r1, #2
 800231e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	4a5a      	ldr	r2, [pc, #360]	@ (8002494 <HAL_TIM_ConfigClockSource+0x1a4>)
 800232c:	4013      	ands	r3, r2
 800232e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	4a59      	ldr	r2, [pc, #356]	@ (8002498 <HAL_TIM_ConfigClockSource+0x1a8>)
 8002334:	4013      	ands	r3, r2
 8002336:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68ba      	ldr	r2, [r7, #8]
 800233e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2280      	movs	r2, #128	@ 0x80
 8002346:	0192      	lsls	r2, r2, #6
 8002348:	4293      	cmp	r3, r2
 800234a:	d040      	beq.n	80023ce <HAL_TIM_ConfigClockSource+0xde>
 800234c:	2280      	movs	r2, #128	@ 0x80
 800234e:	0192      	lsls	r2, r2, #6
 8002350:	4293      	cmp	r3, r2
 8002352:	d900      	bls.n	8002356 <HAL_TIM_ConfigClockSource+0x66>
 8002354:	e088      	b.n	8002468 <HAL_TIM_ConfigClockSource+0x178>
 8002356:	2280      	movs	r2, #128	@ 0x80
 8002358:	0152      	lsls	r2, r2, #5
 800235a:	4293      	cmp	r3, r2
 800235c:	d100      	bne.n	8002360 <HAL_TIM_ConfigClockSource+0x70>
 800235e:	e088      	b.n	8002472 <HAL_TIM_ConfigClockSource+0x182>
 8002360:	2280      	movs	r2, #128	@ 0x80
 8002362:	0152      	lsls	r2, r2, #5
 8002364:	4293      	cmp	r3, r2
 8002366:	d900      	bls.n	800236a <HAL_TIM_ConfigClockSource+0x7a>
 8002368:	e07e      	b.n	8002468 <HAL_TIM_ConfigClockSource+0x178>
 800236a:	2b70      	cmp	r3, #112	@ 0x70
 800236c:	d018      	beq.n	80023a0 <HAL_TIM_ConfigClockSource+0xb0>
 800236e:	d900      	bls.n	8002372 <HAL_TIM_ConfigClockSource+0x82>
 8002370:	e07a      	b.n	8002468 <HAL_TIM_ConfigClockSource+0x178>
 8002372:	2b60      	cmp	r3, #96	@ 0x60
 8002374:	d04f      	beq.n	8002416 <HAL_TIM_ConfigClockSource+0x126>
 8002376:	d900      	bls.n	800237a <HAL_TIM_ConfigClockSource+0x8a>
 8002378:	e076      	b.n	8002468 <HAL_TIM_ConfigClockSource+0x178>
 800237a:	2b50      	cmp	r3, #80	@ 0x50
 800237c:	d03b      	beq.n	80023f6 <HAL_TIM_ConfigClockSource+0x106>
 800237e:	d900      	bls.n	8002382 <HAL_TIM_ConfigClockSource+0x92>
 8002380:	e072      	b.n	8002468 <HAL_TIM_ConfigClockSource+0x178>
 8002382:	2b40      	cmp	r3, #64	@ 0x40
 8002384:	d057      	beq.n	8002436 <HAL_TIM_ConfigClockSource+0x146>
 8002386:	d900      	bls.n	800238a <HAL_TIM_ConfigClockSource+0x9a>
 8002388:	e06e      	b.n	8002468 <HAL_TIM_ConfigClockSource+0x178>
 800238a:	2b30      	cmp	r3, #48	@ 0x30
 800238c:	d063      	beq.n	8002456 <HAL_TIM_ConfigClockSource+0x166>
 800238e:	d86b      	bhi.n	8002468 <HAL_TIM_ConfigClockSource+0x178>
 8002390:	2b20      	cmp	r3, #32
 8002392:	d060      	beq.n	8002456 <HAL_TIM_ConfigClockSource+0x166>
 8002394:	d868      	bhi.n	8002468 <HAL_TIM_ConfigClockSource+0x178>
 8002396:	2b00      	cmp	r3, #0
 8002398:	d05d      	beq.n	8002456 <HAL_TIM_ConfigClockSource+0x166>
 800239a:	2b10      	cmp	r3, #16
 800239c:	d05b      	beq.n	8002456 <HAL_TIM_ConfigClockSource+0x166>
 800239e:	e063      	b.n	8002468 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023a8:	683b      	ldr	r3, [r7, #0]
 80023aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023ac:	683b      	ldr	r3, [r7, #0]
 80023ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023b0:	f000 f97e 	bl	80026b0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	689b      	ldr	r3, [r3, #8]
 80023ba:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	2277      	movs	r2, #119	@ 0x77
 80023c0:	4313      	orrs	r3, r2
 80023c2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	68ba      	ldr	r2, [r7, #8]
 80023ca:	609a      	str	r2, [r3, #8]
      break;
 80023cc:	e052      	b.n	8002474 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80023de:	f000 f967 	bl	80026b0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	689a      	ldr	r2, [r3, #8]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	2180      	movs	r1, #128	@ 0x80
 80023ee:	01c9      	lsls	r1, r1, #7
 80023f0:	430a      	orrs	r2, r1
 80023f2:	609a      	str	r2, [r3, #8]
      break;
 80023f4:	e03e      	b.n	8002474 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002402:	001a      	movs	r2, r3
 8002404:	f000 f8d8 	bl	80025b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2150      	movs	r1, #80	@ 0x50
 800240e:	0018      	movs	r0, r3
 8002410:	f000 f932 	bl	8002678 <TIM_ITRx_SetConfig>
      break;
 8002414:	e02e      	b.n	8002474 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002422:	001a      	movs	r2, r3
 8002424:	f000 f8f6 	bl	8002614 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2160      	movs	r1, #96	@ 0x60
 800242e:	0018      	movs	r0, r3
 8002430:	f000 f922 	bl	8002678 <TIM_ITRx_SetConfig>
      break;
 8002434:	e01e      	b.n	8002474 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002442:	001a      	movs	r2, r3
 8002444:	f000 f8b8 	bl	80025b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	2140      	movs	r1, #64	@ 0x40
 800244e:	0018      	movs	r0, r3
 8002450:	f000 f912 	bl	8002678 <TIM_ITRx_SetConfig>
      break;
 8002454:	e00e      	b.n	8002474 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	683b      	ldr	r3, [r7, #0]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	0019      	movs	r1, r3
 8002460:	0010      	movs	r0, r2
 8002462:	f000 f909 	bl	8002678 <TIM_ITRx_SetConfig>
      break;
 8002466:	e005      	b.n	8002474 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002468:	230f      	movs	r3, #15
 800246a:	18fb      	adds	r3, r7, r3
 800246c:	2201      	movs	r2, #1
 800246e:	701a      	strb	r2, [r3, #0]
      break;
 8002470:	e000      	b.n	8002474 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002472:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	223d      	movs	r2, #61	@ 0x3d
 8002478:	2101      	movs	r1, #1
 800247a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	223c      	movs	r2, #60	@ 0x3c
 8002480:	2100      	movs	r1, #0
 8002482:	5499      	strb	r1, [r3, r2]

  return status;
 8002484:	230f      	movs	r3, #15
 8002486:	18fb      	adds	r3, r7, r3
 8002488:	781b      	ldrb	r3, [r3, #0]
}
 800248a:	0018      	movs	r0, r3
 800248c:	46bd      	mov	sp, r7
 800248e:	b004      	add	sp, #16
 8002490:	bd80      	pop	{r7, pc}
 8002492:	46c0      	nop			@ (mov r8, r8)
 8002494:	ffceff88 	.word	0xffceff88
 8002498:	ffff00ff 	.word	0xffff00ff

0800249c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	4a3b      	ldr	r2, [pc, #236]	@ (800259c <TIM_Base_SetConfig+0x100>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d008      	beq.n	80024c6 <TIM_Base_SetConfig+0x2a>
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	2380      	movs	r3, #128	@ 0x80
 80024b8:	05db      	lsls	r3, r3, #23
 80024ba:	429a      	cmp	r2, r3
 80024bc:	d003      	beq.n	80024c6 <TIM_Base_SetConfig+0x2a>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a37      	ldr	r2, [pc, #220]	@ (80025a0 <TIM_Base_SetConfig+0x104>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d108      	bne.n	80024d8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2270      	movs	r2, #112	@ 0x70
 80024ca:	4393      	bics	r3, r2
 80024cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	4313      	orrs	r3, r2
 80024d6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	4a30      	ldr	r2, [pc, #192]	@ (800259c <TIM_Base_SetConfig+0x100>)
 80024dc:	4293      	cmp	r3, r2
 80024de:	d018      	beq.n	8002512 <TIM_Base_SetConfig+0x76>
 80024e0:	687a      	ldr	r2, [r7, #4]
 80024e2:	2380      	movs	r3, #128	@ 0x80
 80024e4:	05db      	lsls	r3, r3, #23
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d013      	beq.n	8002512 <TIM_Base_SetConfig+0x76>
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a2c      	ldr	r2, [pc, #176]	@ (80025a0 <TIM_Base_SetConfig+0x104>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d00f      	beq.n	8002512 <TIM_Base_SetConfig+0x76>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	4a2b      	ldr	r2, [pc, #172]	@ (80025a4 <TIM_Base_SetConfig+0x108>)
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d00b      	beq.n	8002512 <TIM_Base_SetConfig+0x76>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a2a      	ldr	r2, [pc, #168]	@ (80025a8 <TIM_Base_SetConfig+0x10c>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d007      	beq.n	8002512 <TIM_Base_SetConfig+0x76>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a29      	ldr	r2, [pc, #164]	@ (80025ac <TIM_Base_SetConfig+0x110>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d003      	beq.n	8002512 <TIM_Base_SetConfig+0x76>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a28      	ldr	r2, [pc, #160]	@ (80025b0 <TIM_Base_SetConfig+0x114>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d108      	bne.n	8002524 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	4a27      	ldr	r2, [pc, #156]	@ (80025b4 <TIM_Base_SetConfig+0x118>)
 8002516:	4013      	ands	r3, r2
 8002518:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	68db      	ldr	r3, [r3, #12]
 800251e:	68fa      	ldr	r2, [r7, #12]
 8002520:	4313      	orrs	r3, r2
 8002522:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2280      	movs	r2, #128	@ 0x80
 8002528:	4393      	bics	r3, r2
 800252a:	001a      	movs	r2, r3
 800252c:	683b      	ldr	r3, [r7, #0]
 800252e:	695b      	ldr	r3, [r3, #20]
 8002530:	4313      	orrs	r3, r2
 8002532:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	68fa      	ldr	r2, [r7, #12]
 8002538:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	689a      	ldr	r2, [r3, #8]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4a13      	ldr	r2, [pc, #76]	@ (800259c <TIM_Base_SetConfig+0x100>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d00b      	beq.n	800256a <TIM_Base_SetConfig+0xce>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a14      	ldr	r2, [pc, #80]	@ (80025a8 <TIM_Base_SetConfig+0x10c>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d007      	beq.n	800256a <TIM_Base_SetConfig+0xce>
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a13      	ldr	r2, [pc, #76]	@ (80025ac <TIM_Base_SetConfig+0x110>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d003      	beq.n	800256a <TIM_Base_SetConfig+0xce>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	4a12      	ldr	r2, [pc, #72]	@ (80025b0 <TIM_Base_SetConfig+0x114>)
 8002566:	4293      	cmp	r3, r2
 8002568:	d103      	bne.n	8002572 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	691a      	ldr	r2, [r3, #16]
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2201      	movs	r2, #1
 8002576:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	691b      	ldr	r3, [r3, #16]
 800257c:	2201      	movs	r2, #1
 800257e:	4013      	ands	r3, r2
 8002580:	2b01      	cmp	r3, #1
 8002582:	d106      	bne.n	8002592 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	691b      	ldr	r3, [r3, #16]
 8002588:	2201      	movs	r2, #1
 800258a:	4393      	bics	r3, r2
 800258c:	001a      	movs	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	611a      	str	r2, [r3, #16]
  }
}
 8002592:	46c0      	nop			@ (mov r8, r8)
 8002594:	46bd      	mov	sp, r7
 8002596:	b004      	add	sp, #16
 8002598:	bd80      	pop	{r7, pc}
 800259a:	46c0      	nop			@ (mov r8, r8)
 800259c:	40012c00 	.word	0x40012c00
 80025a0:	40000400 	.word	0x40000400
 80025a4:	40002000 	.word	0x40002000
 80025a8:	40014000 	.word	0x40014000
 80025ac:	40014400 	.word	0x40014400
 80025b0:	40014800 	.word	0x40014800
 80025b4:	fffffcff 	.word	0xfffffcff

080025b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b086      	sub	sp, #24
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6a1b      	ldr	r3, [r3, #32]
 80025c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	2201      	movs	r2, #1
 80025d0:	4393      	bics	r3, r2
 80025d2:	001a      	movs	r2, r3
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	699b      	ldr	r3, [r3, #24]
 80025dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	22f0      	movs	r2, #240	@ 0xf0
 80025e2:	4393      	bics	r3, r2
 80025e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	011b      	lsls	r3, r3, #4
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	4313      	orrs	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	220a      	movs	r2, #10
 80025f4:	4393      	bics	r3, r2
 80025f6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80025f8:	697a      	ldr	r2, [r7, #20]
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	697a      	ldr	r2, [r7, #20]
 800260a:	621a      	str	r2, [r3, #32]
}
 800260c:	46c0      	nop			@ (mov r8, r8)
 800260e:	46bd      	mov	sp, r7
 8002610:	b006      	add	sp, #24
 8002612:	bd80      	pop	{r7, pc}

08002614 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	60f8      	str	r0, [r7, #12]
 800261c:	60b9      	str	r1, [r7, #8]
 800261e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	6a1b      	ldr	r3, [r3, #32]
 8002624:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6a1b      	ldr	r3, [r3, #32]
 800262a:	2210      	movs	r2, #16
 800262c:	4393      	bics	r3, r2
 800262e:	001a      	movs	r2, r3
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	699b      	ldr	r3, [r3, #24]
 8002638:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	4a0d      	ldr	r2, [pc, #52]	@ (8002674 <TIM_TI2_ConfigInputStage+0x60>)
 800263e:	4013      	ands	r3, r2
 8002640:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	031b      	lsls	r3, r3, #12
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	4313      	orrs	r3, r2
 800264a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	22a0      	movs	r2, #160	@ 0xa0
 8002650:	4393      	bics	r3, r2
 8002652:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	011b      	lsls	r3, r3, #4
 8002658:	697a      	ldr	r2, [r7, #20]
 800265a:	4313      	orrs	r3, r2
 800265c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	693a      	ldr	r2, [r7, #16]
 8002662:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	697a      	ldr	r2, [r7, #20]
 8002668:	621a      	str	r2, [r3, #32]
}
 800266a:	46c0      	nop			@ (mov r8, r8)
 800266c:	46bd      	mov	sp, r7
 800266e:	b006      	add	sp, #24
 8002670:	bd80      	pop	{r7, pc}
 8002672:	46c0      	nop			@ (mov r8, r8)
 8002674:	ffff0fff 	.word	0xffff0fff

08002678 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4a08      	ldr	r2, [pc, #32]	@ (80026ac <TIM_ITRx_SetConfig+0x34>)
 800268c:	4013      	ands	r3, r2
 800268e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002690:	683a      	ldr	r2, [r7, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	4313      	orrs	r3, r2
 8002696:	2207      	movs	r2, #7
 8002698:	4313      	orrs	r3, r2
 800269a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	609a      	str	r2, [r3, #8]
}
 80026a2:	46c0      	nop			@ (mov r8, r8)
 80026a4:	46bd      	mov	sp, r7
 80026a6:	b004      	add	sp, #16
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	46c0      	nop			@ (mov r8, r8)
 80026ac:	ffcfff8f 	.word	0xffcfff8f

080026b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b086      	sub	sp, #24
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	60f8      	str	r0, [r7, #12]
 80026b8:	60b9      	str	r1, [r7, #8]
 80026ba:	607a      	str	r2, [r7, #4]
 80026bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	4a09      	ldr	r2, [pc, #36]	@ (80026ec <TIM_ETR_SetConfig+0x3c>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	021a      	lsls	r2, r3, #8
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	431a      	orrs	r2, r3
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	697a      	ldr	r2, [r7, #20]
 80026da:	4313      	orrs	r3, r2
 80026dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	609a      	str	r2, [r3, #8]
}
 80026e4:	46c0      	nop			@ (mov r8, r8)
 80026e6:	46bd      	mov	sp, r7
 80026e8:	b006      	add	sp, #24
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	ffff00ff 	.word	0xffff00ff

080026f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	223c      	movs	r2, #60	@ 0x3c
 80026fe:	5c9b      	ldrb	r3, [r3, r2]
 8002700:	2b01      	cmp	r3, #1
 8002702:	d101      	bne.n	8002708 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002704:	2302      	movs	r3, #2
 8002706:	e055      	b.n	80027b4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	223c      	movs	r2, #60	@ 0x3c
 800270c:	2101      	movs	r1, #1
 800270e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	223d      	movs	r2, #61	@ 0x3d
 8002714:	2102      	movs	r1, #2
 8002716:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a23      	ldr	r2, [pc, #140]	@ (80027bc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800272e:	4293      	cmp	r3, r2
 8002730:	d108      	bne.n	8002744 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	4a22      	ldr	r2, [pc, #136]	@ (80027c0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002736:	4013      	ands	r3, r2
 8002738:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	68fa      	ldr	r2, [r7, #12]
 8002740:	4313      	orrs	r3, r2
 8002742:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2270      	movs	r2, #112	@ 0x70
 8002748:	4393      	bics	r3, r2
 800274a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68fa      	ldr	r2, [r7, #12]
 8002752:	4313      	orrs	r3, r2
 8002754:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a16      	ldr	r2, [pc, #88]	@ (80027bc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d00f      	beq.n	8002788 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681a      	ldr	r2, [r3, #0]
 800276c:	2380      	movs	r3, #128	@ 0x80
 800276e:	05db      	lsls	r3, r3, #23
 8002770:	429a      	cmp	r2, r3
 8002772:	d009      	beq.n	8002788 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a12      	ldr	r2, [pc, #72]	@ (80027c4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d004      	beq.n	8002788 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4a11      	ldr	r2, [pc, #68]	@ (80027c8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d10c      	bne.n	80027a2 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	2280      	movs	r2, #128	@ 0x80
 800278c:	4393      	bics	r3, r2
 800278e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	68ba      	ldr	r2, [r7, #8]
 8002796:	4313      	orrs	r3, r2
 8002798:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68ba      	ldr	r2, [r7, #8]
 80027a0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	223d      	movs	r2, #61	@ 0x3d
 80027a6:	2101      	movs	r1, #1
 80027a8:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	223c      	movs	r2, #60	@ 0x3c
 80027ae:	2100      	movs	r1, #0
 80027b0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	0018      	movs	r0, r3
 80027b6:	46bd      	mov	sp, r7
 80027b8:	b004      	add	sp, #16
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	40012c00 	.word	0x40012c00
 80027c0:	ff0fffff 	.word	0xff0fffff
 80027c4:	40000400 	.word	0x40000400
 80027c8:	40014000 	.word	0x40014000

080027cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b082      	sub	sp, #8
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d101      	bne.n	80027de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	e046      	b.n	800286c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2288      	movs	r2, #136	@ 0x88
 80027e2:	589b      	ldr	r3, [r3, r2]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d107      	bne.n	80027f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2284      	movs	r2, #132	@ 0x84
 80027ec:	2100      	movs	r1, #0
 80027ee:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	0018      	movs	r0, r3
 80027f4:	f7fe fa6a 	bl	8000ccc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2288      	movs	r2, #136	@ 0x88
 80027fc:	2124      	movs	r1, #36	@ 0x24
 80027fe:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	2101      	movs	r1, #1
 800280c:	438a      	bics	r2, r1
 800280e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002814:	2b00      	cmp	r3, #0
 8002816:	d003      	beq.n	8002820 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	0018      	movs	r0, r3
 800281c:	f000 faea 	bl	8002df4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	0018      	movs	r0, r3
 8002824:	f000 f828 	bl	8002878 <UART_SetConfig>
 8002828:	0003      	movs	r3, r0
 800282a:	2b01      	cmp	r3, #1
 800282c:	d101      	bne.n	8002832 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e01c      	b.n	800286c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685a      	ldr	r2, [r3, #4]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	490d      	ldr	r1, [pc, #52]	@ (8002874 <HAL_UART_Init+0xa8>)
 800283e:	400a      	ands	r2, r1
 8002840:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	689a      	ldr	r2, [r3, #8]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	212a      	movs	r1, #42	@ 0x2a
 800284e:	438a      	bics	r2, r1
 8002850:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681a      	ldr	r2, [r3, #0]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	2101      	movs	r1, #1
 800285e:	430a      	orrs	r2, r1
 8002860:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	0018      	movs	r0, r3
 8002866:	f000 fb79 	bl	8002f5c <UART_CheckIdleState>
 800286a:	0003      	movs	r3, r0
}
 800286c:	0018      	movs	r0, r3
 800286e:	46bd      	mov	sp, r7
 8002870:	b002      	add	sp, #8
 8002872:	bd80      	pop	{r7, pc}
 8002874:	ffffb7ff 	.word	0xffffb7ff

08002878 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002878:	b5b0      	push	{r4, r5, r7, lr}
 800287a:	b090      	sub	sp, #64	@ 0x40
 800287c:	af00      	add	r7, sp, #0
 800287e:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002880:	231a      	movs	r3, #26
 8002882:	2220      	movs	r2, #32
 8002884:	189b      	adds	r3, r3, r2
 8002886:	19db      	adds	r3, r3, r7
 8002888:	2200      	movs	r2, #0
 800288a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800288c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800288e:	689a      	ldr	r2, [r3, #8]
 8002890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002892:	691b      	ldr	r3, [r3, #16]
 8002894:	431a      	orrs	r2, r3
 8002896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002898:	695b      	ldr	r3, [r3, #20]
 800289a:	431a      	orrs	r2, r3
 800289c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800289e:	69db      	ldr	r3, [r3, #28]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80028a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4aaf      	ldr	r2, [pc, #700]	@ (8002b68 <UART_SetConfig+0x2f0>)
 80028ac:	4013      	ands	r3, r2
 80028ae:	0019      	movs	r1, r3
 80028b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b2:	681a      	ldr	r2, [r3, #0]
 80028b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80028b6:	430b      	orrs	r3, r1
 80028b8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	4aaa      	ldr	r2, [pc, #680]	@ (8002b6c <UART_SetConfig+0x2f4>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	0018      	movs	r0, r3
 80028c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c8:	68d9      	ldr	r1, [r3, #12]
 80028ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	0003      	movs	r3, r0
 80028d0:	430b      	orrs	r3, r1
 80028d2:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80028d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80028da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4aa4      	ldr	r2, [pc, #656]	@ (8002b70 <UART_SetConfig+0x2f8>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d004      	beq.n	80028ee <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80028e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e6:	6a1b      	ldr	r3, [r3, #32]
 80028e8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80028ea:	4313      	orrs	r3, r2
 80028ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80028ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689b      	ldr	r3, [r3, #8]
 80028f4:	4a9f      	ldr	r2, [pc, #636]	@ (8002b74 <UART_SetConfig+0x2fc>)
 80028f6:	4013      	ands	r3, r2
 80028f8:	0019      	movs	r1, r3
 80028fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002900:	430b      	orrs	r3, r1
 8002902:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800290a:	220f      	movs	r2, #15
 800290c:	4393      	bics	r3, r2
 800290e:	0018      	movs	r0, r3
 8002910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002912:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8002914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002916:	681a      	ldr	r2, [r3, #0]
 8002918:	0003      	movs	r3, r0
 800291a:	430b      	orrs	r3, r1
 800291c:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800291e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a95      	ldr	r2, [pc, #596]	@ (8002b78 <UART_SetConfig+0x300>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d131      	bne.n	800298c <UART_SetConfig+0x114>
 8002928:	4b94      	ldr	r3, [pc, #592]	@ (8002b7c <UART_SetConfig+0x304>)
 800292a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800292c:	2203      	movs	r2, #3
 800292e:	4013      	ands	r3, r2
 8002930:	2b03      	cmp	r3, #3
 8002932:	d01d      	beq.n	8002970 <UART_SetConfig+0xf8>
 8002934:	d823      	bhi.n	800297e <UART_SetConfig+0x106>
 8002936:	2b02      	cmp	r3, #2
 8002938:	d00c      	beq.n	8002954 <UART_SetConfig+0xdc>
 800293a:	d820      	bhi.n	800297e <UART_SetConfig+0x106>
 800293c:	2b00      	cmp	r3, #0
 800293e:	d002      	beq.n	8002946 <UART_SetConfig+0xce>
 8002940:	2b01      	cmp	r3, #1
 8002942:	d00e      	beq.n	8002962 <UART_SetConfig+0xea>
 8002944:	e01b      	b.n	800297e <UART_SetConfig+0x106>
 8002946:	231b      	movs	r3, #27
 8002948:	2220      	movs	r2, #32
 800294a:	189b      	adds	r3, r3, r2
 800294c:	19db      	adds	r3, r3, r7
 800294e:	2200      	movs	r2, #0
 8002950:	701a      	strb	r2, [r3, #0]
 8002952:	e0b4      	b.n	8002abe <UART_SetConfig+0x246>
 8002954:	231b      	movs	r3, #27
 8002956:	2220      	movs	r2, #32
 8002958:	189b      	adds	r3, r3, r2
 800295a:	19db      	adds	r3, r3, r7
 800295c:	2202      	movs	r2, #2
 800295e:	701a      	strb	r2, [r3, #0]
 8002960:	e0ad      	b.n	8002abe <UART_SetConfig+0x246>
 8002962:	231b      	movs	r3, #27
 8002964:	2220      	movs	r2, #32
 8002966:	189b      	adds	r3, r3, r2
 8002968:	19db      	adds	r3, r3, r7
 800296a:	2204      	movs	r2, #4
 800296c:	701a      	strb	r2, [r3, #0]
 800296e:	e0a6      	b.n	8002abe <UART_SetConfig+0x246>
 8002970:	231b      	movs	r3, #27
 8002972:	2220      	movs	r2, #32
 8002974:	189b      	adds	r3, r3, r2
 8002976:	19db      	adds	r3, r3, r7
 8002978:	2208      	movs	r2, #8
 800297a:	701a      	strb	r2, [r3, #0]
 800297c:	e09f      	b.n	8002abe <UART_SetConfig+0x246>
 800297e:	231b      	movs	r3, #27
 8002980:	2220      	movs	r2, #32
 8002982:	189b      	adds	r3, r3, r2
 8002984:	19db      	adds	r3, r3, r7
 8002986:	2210      	movs	r2, #16
 8002988:	701a      	strb	r2, [r3, #0]
 800298a:	e098      	b.n	8002abe <UART_SetConfig+0x246>
 800298c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	4a7b      	ldr	r2, [pc, #492]	@ (8002b80 <UART_SetConfig+0x308>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d131      	bne.n	80029fa <UART_SetConfig+0x182>
 8002996:	4b79      	ldr	r3, [pc, #484]	@ (8002b7c <UART_SetConfig+0x304>)
 8002998:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800299a:	220c      	movs	r2, #12
 800299c:	4013      	ands	r3, r2
 800299e:	2b0c      	cmp	r3, #12
 80029a0:	d01d      	beq.n	80029de <UART_SetConfig+0x166>
 80029a2:	d823      	bhi.n	80029ec <UART_SetConfig+0x174>
 80029a4:	2b08      	cmp	r3, #8
 80029a6:	d00c      	beq.n	80029c2 <UART_SetConfig+0x14a>
 80029a8:	d820      	bhi.n	80029ec <UART_SetConfig+0x174>
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d002      	beq.n	80029b4 <UART_SetConfig+0x13c>
 80029ae:	2b04      	cmp	r3, #4
 80029b0:	d00e      	beq.n	80029d0 <UART_SetConfig+0x158>
 80029b2:	e01b      	b.n	80029ec <UART_SetConfig+0x174>
 80029b4:	231b      	movs	r3, #27
 80029b6:	2220      	movs	r2, #32
 80029b8:	189b      	adds	r3, r3, r2
 80029ba:	19db      	adds	r3, r3, r7
 80029bc:	2200      	movs	r2, #0
 80029be:	701a      	strb	r2, [r3, #0]
 80029c0:	e07d      	b.n	8002abe <UART_SetConfig+0x246>
 80029c2:	231b      	movs	r3, #27
 80029c4:	2220      	movs	r2, #32
 80029c6:	189b      	adds	r3, r3, r2
 80029c8:	19db      	adds	r3, r3, r7
 80029ca:	2202      	movs	r2, #2
 80029cc:	701a      	strb	r2, [r3, #0]
 80029ce:	e076      	b.n	8002abe <UART_SetConfig+0x246>
 80029d0:	231b      	movs	r3, #27
 80029d2:	2220      	movs	r2, #32
 80029d4:	189b      	adds	r3, r3, r2
 80029d6:	19db      	adds	r3, r3, r7
 80029d8:	2204      	movs	r2, #4
 80029da:	701a      	strb	r2, [r3, #0]
 80029dc:	e06f      	b.n	8002abe <UART_SetConfig+0x246>
 80029de:	231b      	movs	r3, #27
 80029e0:	2220      	movs	r2, #32
 80029e2:	189b      	adds	r3, r3, r2
 80029e4:	19db      	adds	r3, r3, r7
 80029e6:	2208      	movs	r2, #8
 80029e8:	701a      	strb	r2, [r3, #0]
 80029ea:	e068      	b.n	8002abe <UART_SetConfig+0x246>
 80029ec:	231b      	movs	r3, #27
 80029ee:	2220      	movs	r2, #32
 80029f0:	189b      	adds	r3, r3, r2
 80029f2:	19db      	adds	r3, r3, r7
 80029f4:	2210      	movs	r2, #16
 80029f6:	701a      	strb	r2, [r3, #0]
 80029f8:	e061      	b.n	8002abe <UART_SetConfig+0x246>
 80029fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a61      	ldr	r2, [pc, #388]	@ (8002b84 <UART_SetConfig+0x30c>)
 8002a00:	4293      	cmp	r3, r2
 8002a02:	d106      	bne.n	8002a12 <UART_SetConfig+0x19a>
 8002a04:	231b      	movs	r3, #27
 8002a06:	2220      	movs	r2, #32
 8002a08:	189b      	adds	r3, r3, r2
 8002a0a:	19db      	adds	r3, r3, r7
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	701a      	strb	r2, [r3, #0]
 8002a10:	e055      	b.n	8002abe <UART_SetConfig+0x246>
 8002a12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a5c      	ldr	r2, [pc, #368]	@ (8002b88 <UART_SetConfig+0x310>)
 8002a18:	4293      	cmp	r3, r2
 8002a1a:	d106      	bne.n	8002a2a <UART_SetConfig+0x1b2>
 8002a1c:	231b      	movs	r3, #27
 8002a1e:	2220      	movs	r2, #32
 8002a20:	189b      	adds	r3, r3, r2
 8002a22:	19db      	adds	r3, r3, r7
 8002a24:	2200      	movs	r2, #0
 8002a26:	701a      	strb	r2, [r3, #0]
 8002a28:	e049      	b.n	8002abe <UART_SetConfig+0x246>
 8002a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a50      	ldr	r2, [pc, #320]	@ (8002b70 <UART_SetConfig+0x2f8>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d13e      	bne.n	8002ab2 <UART_SetConfig+0x23a>
 8002a34:	4b51      	ldr	r3, [pc, #324]	@ (8002b7c <UART_SetConfig+0x304>)
 8002a36:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002a38:	23c0      	movs	r3, #192	@ 0xc0
 8002a3a:	011b      	lsls	r3, r3, #4
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	22c0      	movs	r2, #192	@ 0xc0
 8002a40:	0112      	lsls	r2, r2, #4
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d027      	beq.n	8002a96 <UART_SetConfig+0x21e>
 8002a46:	22c0      	movs	r2, #192	@ 0xc0
 8002a48:	0112      	lsls	r2, r2, #4
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d82a      	bhi.n	8002aa4 <UART_SetConfig+0x22c>
 8002a4e:	2280      	movs	r2, #128	@ 0x80
 8002a50:	0112      	lsls	r2, r2, #4
 8002a52:	4293      	cmp	r3, r2
 8002a54:	d011      	beq.n	8002a7a <UART_SetConfig+0x202>
 8002a56:	2280      	movs	r2, #128	@ 0x80
 8002a58:	0112      	lsls	r2, r2, #4
 8002a5a:	4293      	cmp	r3, r2
 8002a5c:	d822      	bhi.n	8002aa4 <UART_SetConfig+0x22c>
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d004      	beq.n	8002a6c <UART_SetConfig+0x1f4>
 8002a62:	2280      	movs	r2, #128	@ 0x80
 8002a64:	00d2      	lsls	r2, r2, #3
 8002a66:	4293      	cmp	r3, r2
 8002a68:	d00e      	beq.n	8002a88 <UART_SetConfig+0x210>
 8002a6a:	e01b      	b.n	8002aa4 <UART_SetConfig+0x22c>
 8002a6c:	231b      	movs	r3, #27
 8002a6e:	2220      	movs	r2, #32
 8002a70:	189b      	adds	r3, r3, r2
 8002a72:	19db      	adds	r3, r3, r7
 8002a74:	2200      	movs	r2, #0
 8002a76:	701a      	strb	r2, [r3, #0]
 8002a78:	e021      	b.n	8002abe <UART_SetConfig+0x246>
 8002a7a:	231b      	movs	r3, #27
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	189b      	adds	r3, r3, r2
 8002a80:	19db      	adds	r3, r3, r7
 8002a82:	2202      	movs	r2, #2
 8002a84:	701a      	strb	r2, [r3, #0]
 8002a86:	e01a      	b.n	8002abe <UART_SetConfig+0x246>
 8002a88:	231b      	movs	r3, #27
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	189b      	adds	r3, r3, r2
 8002a8e:	19db      	adds	r3, r3, r7
 8002a90:	2204      	movs	r2, #4
 8002a92:	701a      	strb	r2, [r3, #0]
 8002a94:	e013      	b.n	8002abe <UART_SetConfig+0x246>
 8002a96:	231b      	movs	r3, #27
 8002a98:	2220      	movs	r2, #32
 8002a9a:	189b      	adds	r3, r3, r2
 8002a9c:	19db      	adds	r3, r3, r7
 8002a9e:	2208      	movs	r2, #8
 8002aa0:	701a      	strb	r2, [r3, #0]
 8002aa2:	e00c      	b.n	8002abe <UART_SetConfig+0x246>
 8002aa4:	231b      	movs	r3, #27
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	189b      	adds	r3, r3, r2
 8002aaa:	19db      	adds	r3, r3, r7
 8002aac:	2210      	movs	r2, #16
 8002aae:	701a      	strb	r2, [r3, #0]
 8002ab0:	e005      	b.n	8002abe <UART_SetConfig+0x246>
 8002ab2:	231b      	movs	r3, #27
 8002ab4:	2220      	movs	r2, #32
 8002ab6:	189b      	adds	r3, r3, r2
 8002ab8:	19db      	adds	r3, r3, r7
 8002aba:	2210      	movs	r2, #16
 8002abc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a2b      	ldr	r2, [pc, #172]	@ (8002b70 <UART_SetConfig+0x2f8>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d000      	beq.n	8002aca <UART_SetConfig+0x252>
 8002ac8:	e0a9      	b.n	8002c1e <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002aca:	231b      	movs	r3, #27
 8002acc:	2220      	movs	r2, #32
 8002ace:	189b      	adds	r3, r3, r2
 8002ad0:	19db      	adds	r3, r3, r7
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b08      	cmp	r3, #8
 8002ad6:	d015      	beq.n	8002b04 <UART_SetConfig+0x28c>
 8002ad8:	dc18      	bgt.n	8002b0c <UART_SetConfig+0x294>
 8002ada:	2b04      	cmp	r3, #4
 8002adc:	d00d      	beq.n	8002afa <UART_SetConfig+0x282>
 8002ade:	dc15      	bgt.n	8002b0c <UART_SetConfig+0x294>
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d002      	beq.n	8002aea <UART_SetConfig+0x272>
 8002ae4:	2b02      	cmp	r3, #2
 8002ae6:	d005      	beq.n	8002af4 <UART_SetConfig+0x27c>
 8002ae8:	e010      	b.n	8002b0c <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002aea:	f7ff f987 	bl	8001dfc <HAL_RCC_GetPCLK1Freq>
 8002aee:	0003      	movs	r3, r0
 8002af0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002af2:	e014      	b.n	8002b1e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002af4:	4b25      	ldr	r3, [pc, #148]	@ (8002b8c <UART_SetConfig+0x314>)
 8002af6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002af8:	e011      	b.n	8002b1e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002afa:	f7ff f8f3 	bl	8001ce4 <HAL_RCC_GetSysClockFreq>
 8002afe:	0003      	movs	r3, r0
 8002b00:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b02:	e00c      	b.n	8002b1e <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002b04:	2380      	movs	r3, #128	@ 0x80
 8002b06:	021b      	lsls	r3, r3, #8
 8002b08:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002b0a:	e008      	b.n	8002b1e <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002b0c:	2300      	movs	r3, #0
 8002b0e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002b10:	231a      	movs	r3, #26
 8002b12:	2220      	movs	r2, #32
 8002b14:	189b      	adds	r3, r3, r2
 8002b16:	19db      	adds	r3, r3, r7
 8002b18:	2201      	movs	r2, #1
 8002b1a:	701a      	strb	r2, [r3, #0]
        break;
 8002b1c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d100      	bne.n	8002b26 <UART_SetConfig+0x2ae>
 8002b24:	e14b      	b.n	8002dbe <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8002b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b28:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002b2a:	4b19      	ldr	r3, [pc, #100]	@ (8002b90 <UART_SetConfig+0x318>)
 8002b2c:	0052      	lsls	r2, r2, #1
 8002b2e:	5ad3      	ldrh	r3, [r2, r3]
 8002b30:	0019      	movs	r1, r3
 8002b32:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002b34:	f7fd fae6 	bl	8000104 <__udivsi3>
 8002b38:	0003      	movs	r3, r0
 8002b3a:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	0013      	movs	r3, r2
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	189b      	adds	r3, r3, r2
 8002b46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d305      	bcc.n	8002b58 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8002b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8002b52:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d91d      	bls.n	8002b94 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8002b58:	231a      	movs	r3, #26
 8002b5a:	2220      	movs	r2, #32
 8002b5c:	189b      	adds	r3, r3, r2
 8002b5e:	19db      	adds	r3, r3, r7
 8002b60:	2201      	movs	r2, #1
 8002b62:	701a      	strb	r2, [r3, #0]
 8002b64:	e12b      	b.n	8002dbe <UART_SetConfig+0x546>
 8002b66:	46c0      	nop			@ (mov r8, r8)
 8002b68:	cfff69f3 	.word	0xcfff69f3
 8002b6c:	ffffcfff 	.word	0xffffcfff
 8002b70:	40008000 	.word	0x40008000
 8002b74:	11fff4ff 	.word	0x11fff4ff
 8002b78:	40013800 	.word	0x40013800
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	40004400 	.word	0x40004400
 8002b84:	40004800 	.word	0x40004800
 8002b88:	40004c00 	.word	0x40004c00
 8002b8c:	00f42400 	.word	0x00f42400
 8002b90:	08003598 	.word	0x08003598
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002b94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b96:	61bb      	str	r3, [r7, #24]
 8002b98:	2300      	movs	r3, #0
 8002b9a:	61fb      	str	r3, [r7, #28]
 8002b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b9e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002ba0:	4b92      	ldr	r3, [pc, #584]	@ (8002dec <UART_SetConfig+0x574>)
 8002ba2:	0052      	lsls	r2, r2, #1
 8002ba4:	5ad3      	ldrh	r3, [r2, r3]
 8002ba6:	613b      	str	r3, [r7, #16]
 8002ba8:	2300      	movs	r3, #0
 8002baa:	617b      	str	r3, [r7, #20]
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	69b8      	ldr	r0, [r7, #24]
 8002bb2:	69f9      	ldr	r1, [r7, #28]
 8002bb4:	f7fd fc1c 	bl	80003f0 <__aeabi_uldivmod>
 8002bb8:	0002      	movs	r2, r0
 8002bba:	000b      	movs	r3, r1
 8002bbc:	0e11      	lsrs	r1, r2, #24
 8002bbe:	021d      	lsls	r5, r3, #8
 8002bc0:	430d      	orrs	r5, r1
 8002bc2:	0214      	lsls	r4, r2, #8
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	085b      	lsrs	r3, r3, #1
 8002bca:	60bb      	str	r3, [r7, #8]
 8002bcc:	2300      	movs	r3, #0
 8002bce:	60fb      	str	r3, [r7, #12]
 8002bd0:	68b8      	ldr	r0, [r7, #8]
 8002bd2:	68f9      	ldr	r1, [r7, #12]
 8002bd4:	1900      	adds	r0, r0, r4
 8002bd6:	4169      	adcs	r1, r5
 8002bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	603b      	str	r3, [r7, #0]
 8002bde:	2300      	movs	r3, #0
 8002be0:	607b      	str	r3, [r7, #4]
 8002be2:	683a      	ldr	r2, [r7, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	f7fd fc03 	bl	80003f0 <__aeabi_uldivmod>
 8002bea:	0002      	movs	r2, r0
 8002bec:	000b      	movs	r3, r1
 8002bee:	0013      	movs	r3, r2
 8002bf0:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002bf2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bf4:	23c0      	movs	r3, #192	@ 0xc0
 8002bf6:	009b      	lsls	r3, r3, #2
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d309      	bcc.n	8002c10 <UART_SetConfig+0x398>
 8002bfc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bfe:	2380      	movs	r3, #128	@ 0x80
 8002c00:	035b      	lsls	r3, r3, #13
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d204      	bcs.n	8002c10 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8002c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002c0c:	60da      	str	r2, [r3, #12]
 8002c0e:	e0d6      	b.n	8002dbe <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002c10:	231a      	movs	r3, #26
 8002c12:	2220      	movs	r2, #32
 8002c14:	189b      	adds	r3, r3, r2
 8002c16:	19db      	adds	r3, r3, r7
 8002c18:	2201      	movs	r2, #1
 8002c1a:	701a      	strb	r2, [r3, #0]
 8002c1c:	e0cf      	b.n	8002dbe <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c20:	69da      	ldr	r2, [r3, #28]
 8002c22:	2380      	movs	r3, #128	@ 0x80
 8002c24:	021b      	lsls	r3, r3, #8
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d000      	beq.n	8002c2c <UART_SetConfig+0x3b4>
 8002c2a:	e070      	b.n	8002d0e <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8002c2c:	231b      	movs	r3, #27
 8002c2e:	2220      	movs	r2, #32
 8002c30:	189b      	adds	r3, r3, r2
 8002c32:	19db      	adds	r3, r3, r7
 8002c34:	781b      	ldrb	r3, [r3, #0]
 8002c36:	2b08      	cmp	r3, #8
 8002c38:	d015      	beq.n	8002c66 <UART_SetConfig+0x3ee>
 8002c3a:	dc18      	bgt.n	8002c6e <UART_SetConfig+0x3f6>
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d00d      	beq.n	8002c5c <UART_SetConfig+0x3e4>
 8002c40:	dc15      	bgt.n	8002c6e <UART_SetConfig+0x3f6>
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d002      	beq.n	8002c4c <UART_SetConfig+0x3d4>
 8002c46:	2b02      	cmp	r3, #2
 8002c48:	d005      	beq.n	8002c56 <UART_SetConfig+0x3de>
 8002c4a:	e010      	b.n	8002c6e <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c4c:	f7ff f8d6 	bl	8001dfc <HAL_RCC_GetPCLK1Freq>
 8002c50:	0003      	movs	r3, r0
 8002c52:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c54:	e014      	b.n	8002c80 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002c56:	4b66      	ldr	r3, [pc, #408]	@ (8002df0 <UART_SetConfig+0x578>)
 8002c58:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c5a:	e011      	b.n	8002c80 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002c5c:	f7ff f842 	bl	8001ce4 <HAL_RCC_GetSysClockFreq>
 8002c60:	0003      	movs	r3, r0
 8002c62:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c64:	e00c      	b.n	8002c80 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002c66:	2380      	movs	r3, #128	@ 0x80
 8002c68:	021b      	lsls	r3, r3, #8
 8002c6a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002c6c:	e008      	b.n	8002c80 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002c72:	231a      	movs	r3, #26
 8002c74:	2220      	movs	r2, #32
 8002c76:	189b      	adds	r3, r3, r2
 8002c78:	19db      	adds	r3, r3, r7
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	701a      	strb	r2, [r3, #0]
        break;
 8002c7e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d100      	bne.n	8002c88 <UART_SetConfig+0x410>
 8002c86:	e09a      	b.n	8002dbe <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002c88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c8a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c8c:	4b57      	ldr	r3, [pc, #348]	@ (8002dec <UART_SetConfig+0x574>)
 8002c8e:	0052      	lsls	r2, r2, #1
 8002c90:	5ad3      	ldrh	r3, [r2, r3]
 8002c92:	0019      	movs	r1, r3
 8002c94:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002c96:	f7fd fa35 	bl	8000104 <__udivsi3>
 8002c9a:	0003      	movs	r3, r0
 8002c9c:	005a      	lsls	r2, r3, #1
 8002c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	085b      	lsrs	r3, r3, #1
 8002ca4:	18d2      	adds	r2, r2, r3
 8002ca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	0019      	movs	r1, r3
 8002cac:	0010      	movs	r0, r2
 8002cae:	f7fd fa29 	bl	8000104 <__udivsi3>
 8002cb2:	0003      	movs	r3, r0
 8002cb4:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cb8:	2b0f      	cmp	r3, #15
 8002cba:	d921      	bls.n	8002d00 <UART_SetConfig+0x488>
 8002cbc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002cbe:	2380      	movs	r3, #128	@ 0x80
 8002cc0:	025b      	lsls	r3, r3, #9
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d21c      	bcs.n	8002d00 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc8:	b29a      	uxth	r2, r3
 8002cca:	200e      	movs	r0, #14
 8002ccc:	2420      	movs	r4, #32
 8002cce:	1903      	adds	r3, r0, r4
 8002cd0:	19db      	adds	r3, r3, r7
 8002cd2:	210f      	movs	r1, #15
 8002cd4:	438a      	bics	r2, r1
 8002cd6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002cd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cda:	085b      	lsrs	r3, r3, #1
 8002cdc:	b29b      	uxth	r3, r3
 8002cde:	2207      	movs	r2, #7
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	b299      	uxth	r1, r3
 8002ce4:	1903      	adds	r3, r0, r4
 8002ce6:	19db      	adds	r3, r3, r7
 8002ce8:	1902      	adds	r2, r0, r4
 8002cea:	19d2      	adds	r2, r2, r7
 8002cec:	8812      	ldrh	r2, [r2, #0]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	1902      	adds	r2, r0, r4
 8002cf8:	19d2      	adds	r2, r2, r7
 8002cfa:	8812      	ldrh	r2, [r2, #0]
 8002cfc:	60da      	str	r2, [r3, #12]
 8002cfe:	e05e      	b.n	8002dbe <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002d00:	231a      	movs	r3, #26
 8002d02:	2220      	movs	r2, #32
 8002d04:	189b      	adds	r3, r3, r2
 8002d06:	19db      	adds	r3, r3, r7
 8002d08:	2201      	movs	r2, #1
 8002d0a:	701a      	strb	r2, [r3, #0]
 8002d0c:	e057      	b.n	8002dbe <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002d0e:	231b      	movs	r3, #27
 8002d10:	2220      	movs	r2, #32
 8002d12:	189b      	adds	r3, r3, r2
 8002d14:	19db      	adds	r3, r3, r7
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d015      	beq.n	8002d48 <UART_SetConfig+0x4d0>
 8002d1c:	dc18      	bgt.n	8002d50 <UART_SetConfig+0x4d8>
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	d00d      	beq.n	8002d3e <UART_SetConfig+0x4c6>
 8002d22:	dc15      	bgt.n	8002d50 <UART_SetConfig+0x4d8>
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d002      	beq.n	8002d2e <UART_SetConfig+0x4b6>
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	d005      	beq.n	8002d38 <UART_SetConfig+0x4c0>
 8002d2c:	e010      	b.n	8002d50 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d2e:	f7ff f865 	bl	8001dfc <HAL_RCC_GetPCLK1Freq>
 8002d32:	0003      	movs	r3, r0
 8002d34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d36:	e014      	b.n	8002d62 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d38:	4b2d      	ldr	r3, [pc, #180]	@ (8002df0 <UART_SetConfig+0x578>)
 8002d3a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d3c:	e011      	b.n	8002d62 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d3e:	f7fe ffd1 	bl	8001ce4 <HAL_RCC_GetSysClockFreq>
 8002d42:	0003      	movs	r3, r0
 8002d44:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d46:	e00c      	b.n	8002d62 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d48:	2380      	movs	r3, #128	@ 0x80
 8002d4a:	021b      	lsls	r3, r3, #8
 8002d4c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8002d4e:	e008      	b.n	8002d62 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8002d50:	2300      	movs	r3, #0
 8002d52:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8002d54:	231a      	movs	r3, #26
 8002d56:	2220      	movs	r2, #32
 8002d58:	189b      	adds	r3, r3, r2
 8002d5a:	19db      	adds	r3, r3, r7
 8002d5c:	2201      	movs	r2, #1
 8002d5e:	701a      	strb	r2, [r3, #0]
        break;
 8002d60:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8002d62:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d02a      	beq.n	8002dbe <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002d68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d6c:	4b1f      	ldr	r3, [pc, #124]	@ (8002dec <UART_SetConfig+0x574>)
 8002d6e:	0052      	lsls	r2, r2, #1
 8002d70:	5ad3      	ldrh	r3, [r2, r3]
 8002d72:	0019      	movs	r1, r3
 8002d74:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8002d76:	f7fd f9c5 	bl	8000104 <__udivsi3>
 8002d7a:	0003      	movs	r3, r0
 8002d7c:	001a      	movs	r2, r3
 8002d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	085b      	lsrs	r3, r3, #1
 8002d84:	18d2      	adds	r2, r2, r3
 8002d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	0019      	movs	r1, r3
 8002d8c:	0010      	movs	r0, r2
 8002d8e:	f7fd f9b9 	bl	8000104 <__udivsi3>
 8002d92:	0003      	movs	r3, r0
 8002d94:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d98:	2b0f      	cmp	r3, #15
 8002d9a:	d90a      	bls.n	8002db2 <UART_SetConfig+0x53a>
 8002d9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d9e:	2380      	movs	r3, #128	@ 0x80
 8002da0:	025b      	lsls	r3, r3, #9
 8002da2:	429a      	cmp	r2, r3
 8002da4:	d205      	bcs.n	8002db2 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002da8:	b29a      	uxth	r2, r3
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	60da      	str	r2, [r3, #12]
 8002db0:	e005      	b.n	8002dbe <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002db2:	231a      	movs	r3, #26
 8002db4:	2220      	movs	r2, #32
 8002db6:	189b      	adds	r3, r3, r2
 8002db8:	19db      	adds	r3, r3, r7
 8002dba:	2201      	movs	r2, #1
 8002dbc:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc0:	226a      	movs	r2, #106	@ 0x6a
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc8:	2268      	movs	r2, #104	@ 0x68
 8002dca:	2101      	movs	r1, #1
 8002dcc:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8002dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8002dda:	231a      	movs	r3, #26
 8002ddc:	2220      	movs	r2, #32
 8002dde:	189b      	adds	r3, r3, r2
 8002de0:	19db      	adds	r3, r3, r7
 8002de2:	781b      	ldrb	r3, [r3, #0]
}
 8002de4:	0018      	movs	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	b010      	add	sp, #64	@ 0x40
 8002dea:	bdb0      	pop	{r4, r5, r7, pc}
 8002dec:	08003598 	.word	0x08003598
 8002df0:	00f42400 	.word	0x00f42400

08002df4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b082      	sub	sp, #8
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e00:	2208      	movs	r2, #8
 8002e02:	4013      	ands	r3, r2
 8002e04:	d00b      	beq.n	8002e1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	4a4a      	ldr	r2, [pc, #296]	@ (8002f38 <UART_AdvFeatureConfig+0x144>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	0019      	movs	r1, r3
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	430a      	orrs	r2, r1
 8002e1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e22:	2201      	movs	r2, #1
 8002e24:	4013      	ands	r3, r2
 8002e26:	d00b      	beq.n	8002e40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	4a43      	ldr	r2, [pc, #268]	@ (8002f3c <UART_AdvFeatureConfig+0x148>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	0019      	movs	r1, r3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e44:	2202      	movs	r2, #2
 8002e46:	4013      	ands	r3, r2
 8002e48:	d00b      	beq.n	8002e62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	4a3b      	ldr	r2, [pc, #236]	@ (8002f40 <UART_AdvFeatureConfig+0x14c>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	0019      	movs	r1, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e66:	2204      	movs	r2, #4
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d00b      	beq.n	8002e84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	4a34      	ldr	r2, [pc, #208]	@ (8002f44 <UART_AdvFeatureConfig+0x150>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	0019      	movs	r1, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	430a      	orrs	r2, r1
 8002e82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e88:	2210      	movs	r2, #16
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	d00b      	beq.n	8002ea6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	4a2c      	ldr	r2, [pc, #176]	@ (8002f48 <UART_AdvFeatureConfig+0x154>)
 8002e96:	4013      	ands	r3, r2
 8002e98:	0019      	movs	r1, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	430a      	orrs	r2, r1
 8002ea4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eaa:	2220      	movs	r2, #32
 8002eac:	4013      	ands	r3, r2
 8002eae:	d00b      	beq.n	8002ec8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	4a25      	ldr	r2, [pc, #148]	@ (8002f4c <UART_AdvFeatureConfig+0x158>)
 8002eb8:	4013      	ands	r3, r2
 8002eba:	0019      	movs	r1, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ecc:	2240      	movs	r2, #64	@ 0x40
 8002ece:	4013      	ands	r3, r2
 8002ed0:	d01d      	beq.n	8002f0e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	4a1d      	ldr	r2, [pc, #116]	@ (8002f50 <UART_AdvFeatureConfig+0x15c>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	0019      	movs	r1, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	430a      	orrs	r2, r1
 8002ee8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002eee:	2380      	movs	r3, #128	@ 0x80
 8002ef0:	035b      	lsls	r3, r3, #13
 8002ef2:	429a      	cmp	r2, r3
 8002ef4:	d10b      	bne.n	8002f0e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	4a15      	ldr	r2, [pc, #84]	@ (8002f54 <UART_AdvFeatureConfig+0x160>)
 8002efe:	4013      	ands	r3, r2
 8002f00:	0019      	movs	r1, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	430a      	orrs	r2, r1
 8002f0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f12:	2280      	movs	r2, #128	@ 0x80
 8002f14:	4013      	ands	r3, r2
 8002f16:	d00b      	beq.n	8002f30 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	4a0e      	ldr	r2, [pc, #56]	@ (8002f58 <UART_AdvFeatureConfig+0x164>)
 8002f20:	4013      	ands	r3, r2
 8002f22:	0019      	movs	r1, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	430a      	orrs	r2, r1
 8002f2e:	605a      	str	r2, [r3, #4]
  }
}
 8002f30:	46c0      	nop			@ (mov r8, r8)
 8002f32:	46bd      	mov	sp, r7
 8002f34:	b002      	add	sp, #8
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	ffff7fff 	.word	0xffff7fff
 8002f3c:	fffdffff 	.word	0xfffdffff
 8002f40:	fffeffff 	.word	0xfffeffff
 8002f44:	fffbffff 	.word	0xfffbffff
 8002f48:	ffffefff 	.word	0xffffefff
 8002f4c:	ffffdfff 	.word	0xffffdfff
 8002f50:	ffefffff 	.word	0xffefffff
 8002f54:	ff9fffff 	.word	0xff9fffff
 8002f58:	fff7ffff 	.word	0xfff7ffff

08002f5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b092      	sub	sp, #72	@ 0x48
 8002f60:	af02      	add	r7, sp, #8
 8002f62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2290      	movs	r2, #144	@ 0x90
 8002f68:	2100      	movs	r1, #0
 8002f6a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002f6c:	f7fd ffd2 	bl	8000f14 <HAL_GetTick>
 8002f70:	0003      	movs	r3, r0
 8002f72:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2208      	movs	r2, #8
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	2b08      	cmp	r3, #8
 8002f80:	d12d      	bne.n	8002fde <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f84:	2280      	movs	r2, #128	@ 0x80
 8002f86:	0391      	lsls	r1, r2, #14
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	4a47      	ldr	r2, [pc, #284]	@ (80030a8 <UART_CheckIdleState+0x14c>)
 8002f8c:	9200      	str	r2, [sp, #0]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f000 f88e 	bl	80030b0 <UART_WaitOnFlagUntilTimeout>
 8002f94:	1e03      	subs	r3, r0, #0
 8002f96:	d022      	beq.n	8002fde <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f98:	f3ef 8310 	mrs	r3, PRIMASK
 8002f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8002fa0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fa8:	f383 8810 	msr	PRIMASK, r3
}
 8002fac:	46c0      	nop			@ (mov r8, r8)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	681a      	ldr	r2, [r3, #0]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2180      	movs	r1, #128	@ 0x80
 8002fba:	438a      	bics	r2, r1
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fc4:	f383 8810 	msr	PRIMASK, r3
}
 8002fc8:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2288      	movs	r2, #136	@ 0x88
 8002fce:	2120      	movs	r1, #32
 8002fd0:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2284      	movs	r2, #132	@ 0x84
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e060      	b.n	80030a0 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	2204      	movs	r2, #4
 8002fe6:	4013      	ands	r3, r2
 8002fe8:	2b04      	cmp	r3, #4
 8002fea:	d146      	bne.n	800307a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002fec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002fee:	2280      	movs	r2, #128	@ 0x80
 8002ff0:	03d1      	lsls	r1, r2, #15
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	4a2c      	ldr	r2, [pc, #176]	@ (80030a8 <UART_CheckIdleState+0x14c>)
 8002ff6:	9200      	str	r2, [sp, #0]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	f000 f859 	bl	80030b0 <UART_WaitOnFlagUntilTimeout>
 8002ffe:	1e03      	subs	r3, r0, #0
 8003000:	d03b      	beq.n	800307a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003002:	f3ef 8310 	mrs	r3, PRIMASK
 8003006:	60fb      	str	r3, [r7, #12]
  return(result);
 8003008:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800300a:	637b      	str	r3, [r7, #52]	@ 0x34
 800300c:	2301      	movs	r3, #1
 800300e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	f383 8810 	msr	PRIMASK, r3
}
 8003016:	46c0      	nop			@ (mov r8, r8)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	4922      	ldr	r1, [pc, #136]	@ (80030ac <UART_CheckIdleState+0x150>)
 8003024:	400a      	ands	r2, r1
 8003026:	601a      	str	r2, [r3, #0]
 8003028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800302a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	f383 8810 	msr	PRIMASK, r3
}
 8003032:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003034:	f3ef 8310 	mrs	r3, PRIMASK
 8003038:	61bb      	str	r3, [r7, #24]
  return(result);
 800303a:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800303c:	633b      	str	r3, [r7, #48]	@ 0x30
 800303e:	2301      	movs	r3, #1
 8003040:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	f383 8810 	msr	PRIMASK, r3
}
 8003048:	46c0      	nop			@ (mov r8, r8)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	689a      	ldr	r2, [r3, #8]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2101      	movs	r1, #1
 8003056:	438a      	bics	r2, r1
 8003058:	609a      	str	r2, [r3, #8]
 800305a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800305c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800305e:	6a3b      	ldr	r3, [r7, #32]
 8003060:	f383 8810 	msr	PRIMASK, r3
}
 8003064:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	228c      	movs	r2, #140	@ 0x8c
 800306a:	2120      	movs	r1, #32
 800306c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2284      	movs	r2, #132	@ 0x84
 8003072:	2100      	movs	r1, #0
 8003074:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003076:	2303      	movs	r3, #3
 8003078:	e012      	b.n	80030a0 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	2288      	movs	r2, #136	@ 0x88
 800307e:	2120      	movs	r1, #32
 8003080:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	228c      	movs	r2, #140	@ 0x8c
 8003086:	2120      	movs	r1, #32
 8003088:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2200      	movs	r2, #0
 8003094:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2284      	movs	r2, #132	@ 0x84
 800309a:	2100      	movs	r1, #0
 800309c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800309e:	2300      	movs	r3, #0
}
 80030a0:	0018      	movs	r0, r3
 80030a2:	46bd      	mov	sp, r7
 80030a4:	b010      	add	sp, #64	@ 0x40
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	01ffffff 	.word	0x01ffffff
 80030ac:	fffffedf 	.word	0xfffffedf

080030b0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b084      	sub	sp, #16
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	60f8      	str	r0, [r7, #12]
 80030b8:	60b9      	str	r1, [r7, #8]
 80030ba:	603b      	str	r3, [r7, #0]
 80030bc:	1dfb      	adds	r3, r7, #7
 80030be:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030c0:	e051      	b.n	8003166 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030c2:	69bb      	ldr	r3, [r7, #24]
 80030c4:	3301      	adds	r3, #1
 80030c6:	d04e      	beq.n	8003166 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030c8:	f7fd ff24 	bl	8000f14 <HAL_GetTick>
 80030cc:	0002      	movs	r2, r0
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	69ba      	ldr	r2, [r7, #24]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d302      	bcc.n	80030de <UART_WaitOnFlagUntilTimeout+0x2e>
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d101      	bne.n	80030e2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e051      	b.n	8003186 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	2204      	movs	r2, #4
 80030ea:	4013      	ands	r3, r2
 80030ec:	d03b      	beq.n	8003166 <UART_WaitOnFlagUntilTimeout+0xb6>
 80030ee:	68bb      	ldr	r3, [r7, #8]
 80030f0:	2b80      	cmp	r3, #128	@ 0x80
 80030f2:	d038      	beq.n	8003166 <UART_WaitOnFlagUntilTimeout+0xb6>
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	2b40      	cmp	r3, #64	@ 0x40
 80030f8:	d035      	beq.n	8003166 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	69db      	ldr	r3, [r3, #28]
 8003100:	2208      	movs	r2, #8
 8003102:	4013      	ands	r3, r2
 8003104:	2b08      	cmp	r3, #8
 8003106:	d111      	bne.n	800312c <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	2208      	movs	r2, #8
 800310e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	0018      	movs	r0, r3
 8003114:	f000 f83c 	bl	8003190 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	2290      	movs	r2, #144	@ 0x90
 800311c:	2108      	movs	r1, #8
 800311e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2284      	movs	r2, #132	@ 0x84
 8003124:	2100      	movs	r1, #0
 8003126:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e02c      	b.n	8003186 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	69da      	ldr	r2, [r3, #28]
 8003132:	2380      	movs	r3, #128	@ 0x80
 8003134:	011b      	lsls	r3, r3, #4
 8003136:	401a      	ands	r2, r3
 8003138:	2380      	movs	r3, #128	@ 0x80
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	429a      	cmp	r2, r3
 800313e:	d112      	bne.n	8003166 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2280      	movs	r2, #128	@ 0x80
 8003146:	0112      	lsls	r2, r2, #4
 8003148:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	0018      	movs	r0, r3
 800314e:	f000 f81f 	bl	8003190 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2290      	movs	r2, #144	@ 0x90
 8003156:	2120      	movs	r1, #32
 8003158:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	2284      	movs	r2, #132	@ 0x84
 800315e:	2100      	movs	r1, #0
 8003160:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e00f      	b.n	8003186 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	69db      	ldr	r3, [r3, #28]
 800316c:	68ba      	ldr	r2, [r7, #8]
 800316e:	4013      	ands	r3, r2
 8003170:	68ba      	ldr	r2, [r7, #8]
 8003172:	1ad3      	subs	r3, r2, r3
 8003174:	425a      	negs	r2, r3
 8003176:	4153      	adcs	r3, r2
 8003178:	b2db      	uxtb	r3, r3
 800317a:	001a      	movs	r2, r3
 800317c:	1dfb      	adds	r3, r7, #7
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	429a      	cmp	r2, r3
 8003182:	d09e      	beq.n	80030c2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}
 8003186:	0018      	movs	r0, r3
 8003188:	46bd      	mov	sp, r7
 800318a:	b004      	add	sp, #16
 800318c:	bd80      	pop	{r7, pc}
	...

08003190 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b08e      	sub	sp, #56	@ 0x38
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003198:	f3ef 8310 	mrs	r3, PRIMASK
 800319c:	617b      	str	r3, [r7, #20]
  return(result);
 800319e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80031a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80031a2:	2301      	movs	r3, #1
 80031a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031a6:	69bb      	ldr	r3, [r7, #24]
 80031a8:	f383 8810 	msr	PRIMASK, r3
}
 80031ac:	46c0      	nop			@ (mov r8, r8)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4926      	ldr	r1, [pc, #152]	@ (8003254 <UART_EndRxTransfer+0xc4>)
 80031ba:	400a      	ands	r2, r1
 80031bc:	601a      	str	r2, [r3, #0]
 80031be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031c2:	69fb      	ldr	r3, [r7, #28]
 80031c4:	f383 8810 	msr	PRIMASK, r3
}
 80031c8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031ca:	f3ef 8310 	mrs	r3, PRIMASK
 80031ce:	623b      	str	r3, [r7, #32]
  return(result);
 80031d0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80031d2:	633b      	str	r3, [r7, #48]	@ 0x30
 80031d4:	2301      	movs	r3, #1
 80031d6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031da:	f383 8810 	msr	PRIMASK, r3
}
 80031de:	46c0      	nop			@ (mov r8, r8)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	689a      	ldr	r2, [r3, #8]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	491b      	ldr	r1, [pc, #108]	@ (8003258 <UART_EndRxTransfer+0xc8>)
 80031ec:	400a      	ands	r2, r1
 80031ee:	609a      	str	r2, [r3, #8]
 80031f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031f6:	f383 8810 	msr	PRIMASK, r3
}
 80031fa:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003200:	2b01      	cmp	r3, #1
 8003202:	d118      	bne.n	8003236 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003204:	f3ef 8310 	mrs	r3, PRIMASK
 8003208:	60bb      	str	r3, [r7, #8]
  return(result);
 800320a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800320c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800320e:	2301      	movs	r3, #1
 8003210:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	f383 8810 	msr	PRIMASK, r3
}
 8003218:	46c0      	nop			@ (mov r8, r8)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	2110      	movs	r1, #16
 8003226:	438a      	bics	r2, r1
 8003228:	601a      	str	r2, [r3, #0]
 800322a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800322c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	f383 8810 	msr	PRIMASK, r3
}
 8003234:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	228c      	movs	r2, #140	@ 0x8c
 800323a:	2120      	movs	r1, #32
 800323c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2200      	movs	r2, #0
 8003242:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2200      	movs	r2, #0
 8003248:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800324a:	46c0      	nop			@ (mov r8, r8)
 800324c:	46bd      	mov	sp, r7
 800324e:	b00e      	add	sp, #56	@ 0x38
 8003250:	bd80      	pop	{r7, pc}
 8003252:	46c0      	nop			@ (mov r8, r8)
 8003254:	fffffedf 	.word	0xfffffedf
 8003258:	effffffe 	.word	0xeffffffe

0800325c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2284      	movs	r2, #132	@ 0x84
 8003268:	5c9b      	ldrb	r3, [r3, r2]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d101      	bne.n	8003272 <HAL_UARTEx_DisableFifoMode+0x16>
 800326e:	2302      	movs	r3, #2
 8003270:	e027      	b.n	80032c2 <HAL_UARTEx_DisableFifoMode+0x66>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2284      	movs	r2, #132	@ 0x84
 8003276:	2101      	movs	r1, #1
 8003278:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2288      	movs	r2, #136	@ 0x88
 800327e:	2124      	movs	r1, #36	@ 0x24
 8003280:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2101      	movs	r1, #1
 8003296:	438a      	bics	r2, r1
 8003298:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	4a0b      	ldr	r2, [pc, #44]	@ (80032cc <HAL_UARTEx_DisableFifoMode+0x70>)
 800329e:	4013      	ands	r3, r2
 80032a0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	68fa      	ldr	r2, [r7, #12]
 80032ae:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2288      	movs	r2, #136	@ 0x88
 80032b4:	2120      	movs	r1, #32
 80032b6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2284      	movs	r2, #132	@ 0x84
 80032bc:	2100      	movs	r1, #0
 80032be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032c0:	2300      	movs	r3, #0
}
 80032c2:	0018      	movs	r0, r3
 80032c4:	46bd      	mov	sp, r7
 80032c6:	b004      	add	sp, #16
 80032c8:	bd80      	pop	{r7, pc}
 80032ca:	46c0      	nop			@ (mov r8, r8)
 80032cc:	dfffffff 	.word	0xdfffffff

080032d0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b084      	sub	sp, #16
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2284      	movs	r2, #132	@ 0x84
 80032de:	5c9b      	ldrb	r3, [r3, r2]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d101      	bne.n	80032e8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80032e4:	2302      	movs	r3, #2
 80032e6:	e02e      	b.n	8003346 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2284      	movs	r2, #132	@ 0x84
 80032ec:	2101      	movs	r1, #1
 80032ee:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2288      	movs	r2, #136	@ 0x88
 80032f4:	2124      	movs	r1, #36	@ 0x24
 80032f6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681a      	ldr	r2, [r3, #0]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	2101      	movs	r1, #1
 800330c:	438a      	bics	r2, r1
 800330e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	08d9      	lsrs	r1, r3, #3
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	683a      	ldr	r2, [r7, #0]
 8003320:	430a      	orrs	r2, r1
 8003322:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	0018      	movs	r0, r3
 8003328:	f000 f854 	bl	80033d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	68fa      	ldr	r2, [r7, #12]
 8003332:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2288      	movs	r2, #136	@ 0x88
 8003338:	2120      	movs	r1, #32
 800333a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2284      	movs	r2, #132	@ 0x84
 8003340:	2100      	movs	r1, #0
 8003342:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	0018      	movs	r0, r3
 8003348:	46bd      	mov	sp, r7
 800334a:	b004      	add	sp, #16
 800334c:	bd80      	pop	{r7, pc}
	...

08003350 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
 8003358:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2284      	movs	r2, #132	@ 0x84
 800335e:	5c9b      	ldrb	r3, [r3, r2]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d101      	bne.n	8003368 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003364:	2302      	movs	r3, #2
 8003366:	e02f      	b.n	80033c8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2284      	movs	r2, #132	@ 0x84
 800336c:	2101      	movs	r1, #1
 800336e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2288      	movs	r2, #136	@ 0x88
 8003374:	2124      	movs	r1, #36	@ 0x24
 8003376:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	2101      	movs	r1, #1
 800338c:	438a      	bics	r2, r1
 800338e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	4a0e      	ldr	r2, [pc, #56]	@ (80033d0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8003398:	4013      	ands	r3, r2
 800339a:	0019      	movs	r1, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	683a      	ldr	r2, [r7, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	0018      	movs	r0, r3
 80033aa:	f000 f813 	bl	80033d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2288      	movs	r2, #136	@ 0x88
 80033ba:	2120      	movs	r1, #32
 80033bc:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2284      	movs	r2, #132	@ 0x84
 80033c2:	2100      	movs	r1, #0
 80033c4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	0018      	movs	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	b004      	add	sp, #16
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	f1ffffff 	.word	0xf1ffffff

080033d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80033d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80033d6:	b085      	sub	sp, #20
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d108      	bne.n	80033f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	226a      	movs	r2, #106	@ 0x6a
 80033e8:	2101      	movs	r1, #1
 80033ea:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2268      	movs	r2, #104	@ 0x68
 80033f0:	2101      	movs	r1, #1
 80033f2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80033f4:	e043      	b.n	800347e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80033f6:	260f      	movs	r6, #15
 80033f8:	19bb      	adds	r3, r7, r6
 80033fa:	2208      	movs	r2, #8
 80033fc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80033fe:	200e      	movs	r0, #14
 8003400:	183b      	adds	r3, r7, r0
 8003402:	2208      	movs	r2, #8
 8003404:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	0e5b      	lsrs	r3, r3, #25
 800340e:	b2da      	uxtb	r2, r3
 8003410:	240d      	movs	r4, #13
 8003412:	193b      	adds	r3, r7, r4
 8003414:	2107      	movs	r1, #7
 8003416:	400a      	ands	r2, r1
 8003418:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	0f5b      	lsrs	r3, r3, #29
 8003422:	b2da      	uxtb	r2, r3
 8003424:	250c      	movs	r5, #12
 8003426:	197b      	adds	r3, r7, r5
 8003428:	2107      	movs	r1, #7
 800342a:	400a      	ands	r2, r1
 800342c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800342e:	183b      	adds	r3, r7, r0
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	197a      	adds	r2, r7, r5
 8003434:	7812      	ldrb	r2, [r2, #0]
 8003436:	4914      	ldr	r1, [pc, #80]	@ (8003488 <UARTEx_SetNbDataToProcess+0xb4>)
 8003438:	5c8a      	ldrb	r2, [r1, r2]
 800343a:	435a      	muls	r2, r3
 800343c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 800343e:	197b      	adds	r3, r7, r5
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	4a12      	ldr	r2, [pc, #72]	@ (800348c <UARTEx_SetNbDataToProcess+0xb8>)
 8003444:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003446:	0019      	movs	r1, r3
 8003448:	f7fc fee6 	bl	8000218 <__divsi3>
 800344c:	0003      	movs	r3, r0
 800344e:	b299      	uxth	r1, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	226a      	movs	r2, #106	@ 0x6a
 8003454:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003456:	19bb      	adds	r3, r7, r6
 8003458:	781b      	ldrb	r3, [r3, #0]
 800345a:	193a      	adds	r2, r7, r4
 800345c:	7812      	ldrb	r2, [r2, #0]
 800345e:	490a      	ldr	r1, [pc, #40]	@ (8003488 <UARTEx_SetNbDataToProcess+0xb4>)
 8003460:	5c8a      	ldrb	r2, [r1, r2]
 8003462:	435a      	muls	r2, r3
 8003464:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8003466:	193b      	adds	r3, r7, r4
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	4a08      	ldr	r2, [pc, #32]	@ (800348c <UARTEx_SetNbDataToProcess+0xb8>)
 800346c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800346e:	0019      	movs	r1, r3
 8003470:	f7fc fed2 	bl	8000218 <__divsi3>
 8003474:	0003      	movs	r3, r0
 8003476:	b299      	uxth	r1, r3
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2268      	movs	r2, #104	@ 0x68
 800347c:	5299      	strh	r1, [r3, r2]
}
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	46bd      	mov	sp, r7
 8003482:	b005      	add	sp, #20
 8003484:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003486:	46c0      	nop			@ (mov r8, r8)
 8003488:	080035b0 	.word	0x080035b0
 800348c:	080035b8 	.word	0x080035b8

08003490 <memset>:
 8003490:	0003      	movs	r3, r0
 8003492:	1882      	adds	r2, r0, r2
 8003494:	4293      	cmp	r3, r2
 8003496:	d100      	bne.n	800349a <memset+0xa>
 8003498:	4770      	bx	lr
 800349a:	7019      	strb	r1, [r3, #0]
 800349c:	3301      	adds	r3, #1
 800349e:	e7f9      	b.n	8003494 <memset+0x4>

080034a0 <__libc_init_array>:
 80034a0:	b570      	push	{r4, r5, r6, lr}
 80034a2:	2600      	movs	r6, #0
 80034a4:	4c0c      	ldr	r4, [pc, #48]	@ (80034d8 <__libc_init_array+0x38>)
 80034a6:	4d0d      	ldr	r5, [pc, #52]	@ (80034dc <__libc_init_array+0x3c>)
 80034a8:	1b64      	subs	r4, r4, r5
 80034aa:	10a4      	asrs	r4, r4, #2
 80034ac:	42a6      	cmp	r6, r4
 80034ae:	d109      	bne.n	80034c4 <__libc_init_array+0x24>
 80034b0:	2600      	movs	r6, #0
 80034b2:	f000 f819 	bl	80034e8 <_init>
 80034b6:	4c0a      	ldr	r4, [pc, #40]	@ (80034e0 <__libc_init_array+0x40>)
 80034b8:	4d0a      	ldr	r5, [pc, #40]	@ (80034e4 <__libc_init_array+0x44>)
 80034ba:	1b64      	subs	r4, r4, r5
 80034bc:	10a4      	asrs	r4, r4, #2
 80034be:	42a6      	cmp	r6, r4
 80034c0:	d105      	bne.n	80034ce <__libc_init_array+0x2e>
 80034c2:	bd70      	pop	{r4, r5, r6, pc}
 80034c4:	00b3      	lsls	r3, r6, #2
 80034c6:	58eb      	ldr	r3, [r5, r3]
 80034c8:	4798      	blx	r3
 80034ca:	3601      	adds	r6, #1
 80034cc:	e7ee      	b.n	80034ac <__libc_init_array+0xc>
 80034ce:	00b3      	lsls	r3, r6, #2
 80034d0:	58eb      	ldr	r3, [r5, r3]
 80034d2:	4798      	blx	r3
 80034d4:	3601      	adds	r6, #1
 80034d6:	e7f2      	b.n	80034be <__libc_init_array+0x1e>
 80034d8:	080035c8 	.word	0x080035c8
 80034dc:	080035c8 	.word	0x080035c8
 80034e0:	080035cc 	.word	0x080035cc
 80034e4:	080035c8 	.word	0x080035c8

080034e8 <_init>:
 80034e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034ea:	46c0      	nop			@ (mov r8, r8)
 80034ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034ee:	bc08      	pop	{r3}
 80034f0:	469e      	mov	lr, r3
 80034f2:	4770      	bx	lr

080034f4 <_fini>:
 80034f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034f6:	46c0      	nop			@ (mov r8, r8)
 80034f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034fa:	bc08      	pop	{r3}
 80034fc:	469e      	mov	lr, r3
 80034fe:	4770      	bx	lr
