<stg><name>mul_matrix</name>


<trans_list>

<trans id="4476" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4477" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5775" from="3" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5776" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5759" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5760" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5761" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5762" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5763" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5764" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5765" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5766" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5767" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5768" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5769" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5770" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5771" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5772" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5773" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5774" from="19" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4497" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4498" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5789" from="22" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5790" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5778" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5779" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5780" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5781" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5782" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5783" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5784" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5785" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5786" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5787" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5788" from="33" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4513" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4514" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4515" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4516" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4517" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5808" from="39" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5809" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5792" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5793" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5794" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5795" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5796" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5797" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5798" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5799" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5800" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5801" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5802" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5803" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5804" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5805" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5806" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5807" from="55" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4537" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4538" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5822" from="58" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5823" from="58" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5811" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5812" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5813" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5814" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5815" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5816" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5817" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5818" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5819" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5820" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5821" from="69" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4553" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4554" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4555" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4556" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4557" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5841" from="75" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5842" from="75" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5825" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5826" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5827" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5828" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5829" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5830" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5831" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5832" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5833" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5834" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5835" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5836" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5837" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5838" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5839" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5840" from="91" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4577" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4578" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5855" from="94" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5856" from="94" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5844" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5845" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5846" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5847" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5848" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5849" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5850" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5851" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5852" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5853" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5854" from="105" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4593" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4594" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4595" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4596" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4597" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5874" from="111" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5875" from="111" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5858" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5859" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5860" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5861" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5862" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5863" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5864" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5865" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5866" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5867" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5868" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5869" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5870" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5871" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5872" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5873" from="127" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4617" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4618" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5888" from="130" to="142">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5889" from="130" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5877" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5878" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5879" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5880" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5881" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5882" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5883" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5884" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5885" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5886" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5887" from="141" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4633" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4634" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4635" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4636" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4637" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5907" from="147" to="164">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5908" from="147" to="148">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5891" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5892" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5893" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5894" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5895" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5896" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5897" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5898" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5899" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5900" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5901" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5902" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5903" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5904" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5905" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5906" from="163" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4657" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4658" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5921" from="166" to="178">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5922" from="166" to="167">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5910" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5911" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5912" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5913" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5914" from="171" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5915" from="172" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5916" from="173" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5917" from="174" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5918" from="175" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5919" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5920" from="177" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4673" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4674" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4675" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4676" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4677" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5940" from="183" to="200">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5941" from="183" to="184">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5924" from="184" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5925" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5926" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5927" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5928" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5929" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5930" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5931" from="191" to="192">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5932" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5933" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5934" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5935" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5936" from="196" to="197">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5937" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5938" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5939" from="199" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4697" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4698" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5954" from="202" to="214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5955" from="202" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5943" from="203" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5944" from="204" to="205">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5945" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5946" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5947" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5948" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5949" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5950" from="210" to="211">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5951" from="211" to="212">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5952" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5953" from="213" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4713" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4714" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4715" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4716" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4717" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5973" from="219" to="236">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5974" from="219" to="220">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5957" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5958" from="221" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5959" from="222" to="223">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5960" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5961" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5962" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5963" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5964" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5965" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5966" from="229" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5967" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5968" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5969" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5970" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5971" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5972" from="235" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4737" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4738" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5987" from="238" to="250">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5988" from="238" to="239">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5976" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5977" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5978" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5979" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5980" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5981" from="244" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5982" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5983" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5984" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5985" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5986" from="249" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4753" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4754" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4755" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4756" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4757" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6006" from="255" to="272">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6007" from="255" to="256">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="5990" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5991" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5992" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5993" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5994" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5995" from="261" to="262">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5996" from="262" to="263">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5997" from="263" to="264">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5998" from="264" to="265">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5999" from="265" to="266">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6000" from="266" to="267">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6001" from="267" to="268">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6002" from="268" to="269">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6003" from="269" to="270">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6004" from="270" to="271">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6005" from="271" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4777" from="272" to="273">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4778" from="273" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6020" from="274" to="286">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6021" from="274" to="275">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6009" from="275" to="276">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6010" from="276" to="277">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6011" from="277" to="278">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6012" from="278" to="279">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6013" from="279" to="280">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6014" from="280" to="281">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6015" from="281" to="282">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6016" from="282" to="283">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6017" from="283" to="284">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6018" from="284" to="285">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6019" from="285" to="274">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4793" from="286" to="287">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4794" from="287" to="288">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4795" from="288" to="289">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4796" from="289" to="290">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4797" from="290" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6039" from="291" to="308">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6040" from="291" to="292">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6023" from="292" to="293">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6024" from="293" to="294">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6025" from="294" to="295">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6026" from="295" to="296">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6027" from="296" to="297">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6028" from="297" to="298">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6029" from="298" to="299">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6030" from="299" to="300">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6031" from="300" to="301">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6032" from="301" to="302">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6033" from="302" to="303">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6034" from="303" to="304">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6035" from="304" to="305">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6036" from="305" to="306">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6037" from="306" to="307">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6038" from="307" to="291">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4817" from="308" to="309">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4818" from="309" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6053" from="310" to="322">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6054" from="310" to="311">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6042" from="311" to="312">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6043" from="312" to="313">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6044" from="313" to="314">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6045" from="314" to="315">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6046" from="315" to="316">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6047" from="316" to="317">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6048" from="317" to="318">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6049" from="318" to="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6050" from="319" to="320">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6051" from="320" to="321">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6052" from="321" to="310">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4833" from="322" to="323">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4834" from="323" to="324">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4835" from="324" to="325">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4836" from="325" to="326">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4837" from="326" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6072" from="327" to="344">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6073" from="327" to="328">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6056" from="328" to="329">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6057" from="329" to="330">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6058" from="330" to="331">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6059" from="331" to="332">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6060" from="332" to="333">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6061" from="333" to="334">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6062" from="334" to="335">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6063" from="335" to="336">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6064" from="336" to="337">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6065" from="337" to="338">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6066" from="338" to="339">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6067" from="339" to="340">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6068" from="340" to="341">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6069" from="341" to="342">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6070" from="342" to="343">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6071" from="343" to="327">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4857" from="344" to="345">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4858" from="345" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6086" from="346" to="358">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6087" from="346" to="347">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6075" from="347" to="348">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6076" from="348" to="349">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6077" from="349" to="350">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6078" from="350" to="351">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6079" from="351" to="352">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6080" from="352" to="353">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6081" from="353" to="354">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6082" from="354" to="355">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6083" from="355" to="356">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6084" from="356" to="357">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6085" from="357" to="346">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4873" from="358" to="359">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4874" from="359" to="360">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4875" from="360" to="361">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4876" from="361" to="362">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4877" from="362" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6105" from="363" to="380">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6106" from="363" to="364">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6089" from="364" to="365">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6090" from="365" to="366">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6091" from="366" to="367">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6092" from="367" to="368">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6093" from="368" to="369">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6094" from="369" to="370">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6095" from="370" to="371">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6096" from="371" to="372">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6097" from="372" to="373">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6098" from="373" to="374">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6099" from="374" to="375">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6100" from="375" to="376">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6101" from="376" to="377">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6102" from="377" to="378">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6103" from="378" to="379">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6104" from="379" to="363">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4897" from="380" to="381">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4898" from="381" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6119" from="382" to="394">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6120" from="382" to="383">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6108" from="383" to="384">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6109" from="384" to="385">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6110" from="385" to="386">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6111" from="386" to="387">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6112" from="387" to="388">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6113" from="388" to="389">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6114" from="389" to="390">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6115" from="390" to="391">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6116" from="391" to="392">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6117" from="392" to="393">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6118" from="393" to="382">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4913" from="394" to="395">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4914" from="395" to="396">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4915" from="396" to="397">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4916" from="397" to="398">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4917" from="398" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6138" from="399" to="416">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6139" from="399" to="400">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6122" from="400" to="401">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6123" from="401" to="402">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6124" from="402" to="403">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6125" from="403" to="404">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6126" from="404" to="405">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6127" from="405" to="406">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6128" from="406" to="407">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6129" from="407" to="408">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6130" from="408" to="409">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6131" from="409" to="410">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6132" from="410" to="411">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6133" from="411" to="412">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6134" from="412" to="413">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6135" from="413" to="414">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6136" from="414" to="415">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6137" from="415" to="399">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4937" from="416" to="417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4938" from="417" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6152" from="418" to="430">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6153" from="418" to="419">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6141" from="419" to="420">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6142" from="420" to="421">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6143" from="421" to="422">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6144" from="422" to="423">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6145" from="423" to="424">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6146" from="424" to="425">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6147" from="425" to="426">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6148" from="426" to="427">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6149" from="427" to="428">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6150" from="428" to="429">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6151" from="429" to="418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4953" from="430" to="431">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4954" from="431" to="432">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4955" from="432" to="433">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4956" from="433" to="434">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4957" from="434" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6171" from="435" to="452">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6172" from="435" to="436">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6155" from="436" to="437">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6156" from="437" to="438">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6157" from="438" to="439">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6158" from="439" to="440">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6159" from="440" to="441">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6160" from="441" to="442">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6161" from="442" to="443">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6162" from="443" to="444">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6163" from="444" to="445">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6164" from="445" to="446">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6165" from="446" to="447">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6166" from="447" to="448">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6167" from="448" to="449">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6168" from="449" to="450">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6169" from="450" to="451">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6170" from="451" to="435">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4977" from="452" to="453">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4978" from="453" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6185" from="454" to="466">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6186" from="454" to="455">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6174" from="455" to="456">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6175" from="456" to="457">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6176" from="457" to="458">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6177" from="458" to="459">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6178" from="459" to="460">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6179" from="460" to="461">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6180" from="461" to="462">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6181" from="462" to="463">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6182" from="463" to="464">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6183" from="464" to="465">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6184" from="465" to="454">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4993" from="466" to="467">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4994" from="467" to="468">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4995" from="468" to="469">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4996" from="469" to="470">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="4997" from="470" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6204" from="471" to="488">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6205" from="471" to="472">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6188" from="472" to="473">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6189" from="473" to="474">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6190" from="474" to="475">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6191" from="475" to="476">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6192" from="476" to="477">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6193" from="477" to="478">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6194" from="478" to="479">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6195" from="479" to="480">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6196" from="480" to="481">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6197" from="481" to="482">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6198" from="482" to="483">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6199" from="483" to="484">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6200" from="484" to="485">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6201" from="485" to="486">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6202" from="486" to="487">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6203" from="487" to="471">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5017" from="488" to="489">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5018" from="489" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6218" from="490" to="502">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6219" from="490" to="491">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6207" from="491" to="492">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6208" from="492" to="493">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6209" from="493" to="494">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6210" from="494" to="495">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6211" from="495" to="496">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6212" from="496" to="497">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6213" from="497" to="498">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6214" from="498" to="499">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6215" from="499" to="500">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6216" from="500" to="501">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6217" from="501" to="490">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5033" from="502" to="503">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5034" from="503" to="504">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5035" from="504" to="505">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5036" from="505" to="506">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5037" from="506" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6237" from="507" to="524">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6238" from="507" to="508">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6221" from="508" to="509">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6222" from="509" to="510">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6223" from="510" to="511">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6224" from="511" to="512">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6225" from="512" to="513">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6226" from="513" to="514">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6227" from="514" to="515">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6228" from="515" to="516">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6229" from="516" to="517">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6230" from="517" to="518">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6231" from="518" to="519">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6232" from="519" to="520">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6233" from="520" to="521">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6234" from="521" to="522">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6235" from="522" to="523">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6236" from="523" to="507">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5057" from="524" to="525">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5058" from="525" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6251" from="526" to="538">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6252" from="526" to="527">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6240" from="527" to="528">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6241" from="528" to="529">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6242" from="529" to="530">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6243" from="530" to="531">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6244" from="531" to="532">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6245" from="532" to="533">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6246" from="533" to="534">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6247" from="534" to="535">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6248" from="535" to="536">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6249" from="536" to="537">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6250" from="537" to="526">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5073" from="538" to="539">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5074" from="539" to="540">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5075" from="540" to="541">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5076" from="541" to="542">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5077" from="542" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6270" from="543" to="560">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6271" from="543" to="544">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6254" from="544" to="545">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6255" from="545" to="546">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6256" from="546" to="547">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6257" from="547" to="548">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6258" from="548" to="549">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6259" from="549" to="550">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6260" from="550" to="551">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6261" from="551" to="552">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6262" from="552" to="553">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6263" from="553" to="554">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6264" from="554" to="555">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6265" from="555" to="556">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6266" from="556" to="557">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6267" from="557" to="558">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6268" from="558" to="559">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6269" from="559" to="543">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5097" from="560" to="561">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5098" from="561" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6284" from="562" to="574">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6285" from="562" to="563">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6273" from="563" to="564">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6274" from="564" to="565">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6275" from="565" to="566">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6276" from="566" to="567">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6277" from="567" to="568">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6278" from="568" to="569">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6279" from="569" to="570">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6280" from="570" to="571">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6281" from="571" to="572">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6282" from="572" to="573">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6283" from="573" to="562">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5113" from="574" to="575">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5114" from="575" to="576">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5115" from="576" to="577">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5116" from="577" to="578">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5117" from="578" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6303" from="579" to="596">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6304" from="579" to="580">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6287" from="580" to="581">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6288" from="581" to="582">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6289" from="582" to="583">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6290" from="583" to="584">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6291" from="584" to="585">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6292" from="585" to="586">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6293" from="586" to="587">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6294" from="587" to="588">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6295" from="588" to="589">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6296" from="589" to="590">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6297" from="590" to="591">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6298" from="591" to="592">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6299" from="592" to="593">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6300" from="593" to="594">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6301" from="594" to="595">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6302" from="595" to="579">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5137" from="596" to="597">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5138" from="597" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6317" from="598" to="610">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6318" from="598" to="599">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6306" from="599" to="600">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6307" from="600" to="601">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6308" from="601" to="602">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6309" from="602" to="603">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6310" from="603" to="604">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6311" from="604" to="605">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6312" from="605" to="606">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6313" from="606" to="607">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6314" from="607" to="608">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6315" from="608" to="609">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6316" from="609" to="598">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5153" from="610" to="611">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5154" from="611" to="612">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5155" from="612" to="613">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5156" from="613" to="614">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5157" from="614" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6336" from="615" to="632">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6337" from="615" to="616">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6320" from="616" to="617">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6321" from="617" to="618">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6322" from="618" to="619">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6323" from="619" to="620">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6324" from="620" to="621">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6325" from="621" to="622">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6326" from="622" to="623">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6327" from="623" to="624">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6328" from="624" to="625">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6329" from="625" to="626">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6330" from="626" to="627">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6331" from="627" to="628">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6332" from="628" to="629">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6333" from="629" to="630">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6334" from="630" to="631">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6335" from="631" to="615">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5177" from="632" to="633">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5178" from="633" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6350" from="634" to="646">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6351" from="634" to="635">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6339" from="635" to="636">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6340" from="636" to="637">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6341" from="637" to="638">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6342" from="638" to="639">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6343" from="639" to="640">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6344" from="640" to="641">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6345" from="641" to="642">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6346" from="642" to="643">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6347" from="643" to="644">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6348" from="644" to="645">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6349" from="645" to="634">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5193" from="646" to="647">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5194" from="647" to="648">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5195" from="648" to="649">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5196" from="649" to="650">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5197" from="650" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6369" from="651" to="668">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6370" from="651" to="652">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6353" from="652" to="653">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6354" from="653" to="654">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6355" from="654" to="655">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6356" from="655" to="656">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6357" from="656" to="657">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6358" from="657" to="658">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6359" from="658" to="659">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6360" from="659" to="660">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6361" from="660" to="661">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6362" from="661" to="662">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6363" from="662" to="663">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6364" from="663" to="664">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6365" from="664" to="665">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6366" from="665" to="666">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6367" from="666" to="667">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6368" from="667" to="651">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5217" from="668" to="669">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5218" from="669" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6383" from="670" to="682">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6384" from="670" to="671">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6372" from="671" to="672">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6373" from="672" to="673">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6374" from="673" to="674">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6375" from="674" to="675">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6376" from="675" to="676">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6377" from="676" to="677">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6378" from="677" to="678">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6379" from="678" to="679">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6380" from="679" to="680">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6381" from="680" to="681">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6382" from="681" to="670">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5233" from="682" to="683">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5234" from="683" to="684">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5235" from="684" to="685">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5236" from="685" to="686">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5237" from="686" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6402" from="687" to="704">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6403" from="687" to="688">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6386" from="688" to="689">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6387" from="689" to="690">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6388" from="690" to="691">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6389" from="691" to="692">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6390" from="692" to="693">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6391" from="693" to="694">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6392" from="694" to="695">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6393" from="695" to="696">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6394" from="696" to="697">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6395" from="697" to="698">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6396" from="698" to="699">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6397" from="699" to="700">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6398" from="700" to="701">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6399" from="701" to="702">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6400" from="702" to="703">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6401" from="703" to="687">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5257" from="704" to="705">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5258" from="705" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6416" from="706" to="718">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6417" from="706" to="707">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6405" from="707" to="708">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6406" from="708" to="709">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6407" from="709" to="710">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6408" from="710" to="711">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6409" from="711" to="712">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6410" from="712" to="713">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6411" from="713" to="714">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6412" from="714" to="715">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6413" from="715" to="716">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6414" from="716" to="717">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6415" from="717" to="706">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5273" from="718" to="719">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5274" from="719" to="720">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5275" from="720" to="721">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5276" from="721" to="722">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5277" from="722" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6435" from="723" to="740">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6436" from="723" to="724">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6419" from="724" to="725">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6420" from="725" to="726">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6421" from="726" to="727">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6422" from="727" to="728">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6423" from="728" to="729">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6424" from="729" to="730">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6425" from="730" to="731">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6426" from="731" to="732">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6427" from="732" to="733">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6428" from="733" to="734">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6429" from="734" to="735">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6430" from="735" to="736">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6431" from="736" to="737">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6432" from="737" to="738">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6433" from="738" to="739">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6434" from="739" to="723">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5297" from="740" to="741">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5298" from="741" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6449" from="742" to="754">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6450" from="742" to="743">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6438" from="743" to="744">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6439" from="744" to="745">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6440" from="745" to="746">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6441" from="746" to="747">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6442" from="747" to="748">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6443" from="748" to="749">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6444" from="749" to="750">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6445" from="750" to="751">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6446" from="751" to="752">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6447" from="752" to="753">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6448" from="753" to="742">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5313" from="754" to="755">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5314" from="755" to="756">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5315" from="756" to="757">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5316" from="757" to="758">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5317" from="758" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6468" from="759" to="776">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6469" from="759" to="760">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6452" from="760" to="761">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6453" from="761" to="762">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6454" from="762" to="763">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6455" from="763" to="764">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6456" from="764" to="765">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6457" from="765" to="766">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6458" from="766" to="767">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6459" from="767" to="768">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6460" from="768" to="769">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6461" from="769" to="770">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6462" from="770" to="771">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6463" from="771" to="772">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6464" from="772" to="773">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6465" from="773" to="774">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6466" from="774" to="775">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6467" from="775" to="759">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5337" from="776" to="777">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5338" from="777" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6482" from="778" to="790">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6483" from="778" to="779">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6471" from="779" to="780">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6472" from="780" to="781">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6473" from="781" to="782">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6474" from="782" to="783">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6475" from="783" to="784">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6476" from="784" to="785">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6477" from="785" to="786">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6478" from="786" to="787">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6479" from="787" to="788">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6480" from="788" to="789">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6481" from="789" to="778">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5353" from="790" to="791">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5354" from="791" to="792">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5355" from="792" to="793">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5356" from="793" to="794">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5357" from="794" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6501" from="795" to="812">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6502" from="795" to="796">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6485" from="796" to="797">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6486" from="797" to="798">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6487" from="798" to="799">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6488" from="799" to="800">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6489" from="800" to="801">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6490" from="801" to="802">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6491" from="802" to="803">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6492" from="803" to="804">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6493" from="804" to="805">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6494" from="805" to="806">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6495" from="806" to="807">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6496" from="807" to="808">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6497" from="808" to="809">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6498" from="809" to="810">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6499" from="810" to="811">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6500" from="811" to="795">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5377" from="812" to="813">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5378" from="813" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6515" from="814" to="826">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6516" from="814" to="815">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6504" from="815" to="816">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6505" from="816" to="817">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6506" from="817" to="818">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6507" from="818" to="819">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6508" from="819" to="820">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6509" from="820" to="821">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6510" from="821" to="822">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6511" from="822" to="823">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6512" from="823" to="824">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6513" from="824" to="825">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6514" from="825" to="814">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5393" from="826" to="827">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5394" from="827" to="828">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5395" from="828" to="829">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5396" from="829" to="830">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5397" from="830" to="831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6534" from="831" to="848">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6535" from="831" to="832">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6518" from="832" to="833">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6519" from="833" to="834">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6520" from="834" to="835">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6521" from="835" to="836">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6522" from="836" to="837">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6523" from="837" to="838">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6524" from="838" to="839">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6525" from="839" to="840">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6526" from="840" to="841">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6527" from="841" to="842">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6528" from="842" to="843">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6529" from="843" to="844">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6530" from="844" to="845">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6531" from="845" to="846">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6532" from="846" to="847">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6533" from="847" to="831">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5417" from="848" to="849">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5418" from="849" to="850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6548" from="850" to="862">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6549" from="850" to="851">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6537" from="851" to="852">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6538" from="852" to="853">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6539" from="853" to="854">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6540" from="854" to="855">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6541" from="855" to="856">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6542" from="856" to="857">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6543" from="857" to="858">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6544" from="858" to="859">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6545" from="859" to="860">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6546" from="860" to="861">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6547" from="861" to="850">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5433" from="862" to="863">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5434" from="863" to="864">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5435" from="864" to="865">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5436" from="865" to="866">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5437" from="866" to="867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6567" from="867" to="884">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6568" from="867" to="868">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6551" from="868" to="869">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6552" from="869" to="870">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6553" from="870" to="871">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6554" from="871" to="872">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6555" from="872" to="873">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6556" from="873" to="874">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6557" from="874" to="875">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6558" from="875" to="876">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6559" from="876" to="877">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6560" from="877" to="878">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6561" from="878" to="879">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6562" from="879" to="880">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6563" from="880" to="881">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6564" from="881" to="882">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6565" from="882" to="883">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6566" from="883" to="867">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5457" from="884" to="885">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5458" from="885" to="886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6581" from="886" to="898">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6582" from="886" to="887">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6570" from="887" to="888">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6571" from="888" to="889">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6572" from="889" to="890">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6573" from="890" to="891">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6574" from="891" to="892">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6575" from="892" to="893">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6576" from="893" to="894">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6577" from="894" to="895">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6578" from="895" to="896">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6579" from="896" to="897">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6580" from="897" to="886">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5473" from="898" to="899">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5474" from="899" to="900">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5475" from="900" to="901">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5476" from="901" to="902">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5477" from="902" to="903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6600" from="903" to="920">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6601" from="903" to="904">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6584" from="904" to="905">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6585" from="905" to="906">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6586" from="906" to="907">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6587" from="907" to="908">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6588" from="908" to="909">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6589" from="909" to="910">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6590" from="910" to="911">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6591" from="911" to="912">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6592" from="912" to="913">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6593" from="913" to="914">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6594" from="914" to="915">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6595" from="915" to="916">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6596" from="916" to="917">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6597" from="917" to="918">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6598" from="918" to="919">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6599" from="919" to="903">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5497" from="920" to="921">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5498" from="921" to="922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6614" from="922" to="934">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6615" from="922" to="923">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6603" from="923" to="924">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6604" from="924" to="925">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6605" from="925" to="926">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6606" from="926" to="927">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6607" from="927" to="928">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6608" from="928" to="929">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6609" from="929" to="930">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6610" from="930" to="931">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6611" from="931" to="932">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6612" from="932" to="933">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6613" from="933" to="922">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5513" from="934" to="935">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5514" from="935" to="936">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5515" from="936" to="937">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5516" from="937" to="938">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5517" from="938" to="939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6633" from="939" to="956">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6634" from="939" to="940">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6617" from="940" to="941">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6618" from="941" to="942">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6619" from="942" to="943">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6620" from="943" to="944">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6621" from="944" to="945">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6622" from="945" to="946">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6623" from="946" to="947">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6624" from="947" to="948">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6625" from="948" to="949">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6626" from="949" to="950">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6627" from="950" to="951">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6628" from="951" to="952">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6629" from="952" to="953">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6630" from="953" to="954">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6631" from="954" to="955">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6632" from="955" to="939">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5537" from="956" to="957">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5538" from="957" to="958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6647" from="958" to="970">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6648" from="958" to="959">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6636" from="959" to="960">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6637" from="960" to="961">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6638" from="961" to="962">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6639" from="962" to="963">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6640" from="963" to="964">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6641" from="964" to="965">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6642" from="965" to="966">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6643" from="966" to="967">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6644" from="967" to="968">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6645" from="968" to="969">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6646" from="969" to="958">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5553" from="970" to="971">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5554" from="971" to="972">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5555" from="972" to="973">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5556" from="973" to="974">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5557" from="974" to="975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6666" from="975" to="992">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6667" from="975" to="976">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6650" from="976" to="977">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6651" from="977" to="978">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6652" from="978" to="979">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6653" from="979" to="980">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6654" from="980" to="981">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6655" from="981" to="982">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6656" from="982" to="983">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6657" from="983" to="984">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6658" from="984" to="985">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6659" from="985" to="986">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6660" from="986" to="987">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6661" from="987" to="988">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6662" from="988" to="989">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6663" from="989" to="990">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6664" from="990" to="991">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6665" from="991" to="975">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5577" from="992" to="993">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5578" from="993" to="994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6680" from="994" to="1006">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6681" from="994" to="995">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6669" from="995" to="996">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6670" from="996" to="997">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6671" from="997" to="998">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6672" from="998" to="999">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6673" from="999" to="1000">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6674" from="1000" to="1001">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6675" from="1001" to="1002">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6676" from="1002" to="1003">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6677" from="1003" to="1004">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6678" from="1004" to="1005">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6679" from="1005" to="994">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5593" from="1006" to="1007">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5594" from="1007" to="1008">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5595" from="1008" to="1009">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5596" from="1009" to="1010">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5597" from="1010" to="1011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6699" from="1011" to="1028">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6700" from="1011" to="1012">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6683" from="1012" to="1013">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6684" from="1013" to="1014">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6685" from="1014" to="1015">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6686" from="1015" to="1016">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6687" from="1016" to="1017">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6688" from="1017" to="1018">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6689" from="1018" to="1019">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6690" from="1019" to="1020">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6691" from="1020" to="1021">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6692" from="1021" to="1022">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6693" from="1022" to="1023">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6694" from="1023" to="1024">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6695" from="1024" to="1025">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6696" from="1025" to="1026">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6697" from="1026" to="1027">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6698" from="1027" to="1011">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5617" from="1028" to="1029">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5618" from="1029" to="1030">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6713" from="1030" to="1042">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6714" from="1030" to="1031">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6702" from="1031" to="1032">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6703" from="1032" to="1033">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6704" from="1033" to="1034">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6705" from="1034" to="1035">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6706" from="1035" to="1036">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6707" from="1036" to="1037">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6708" from="1037" to="1038">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6709" from="1038" to="1039">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6710" from="1039" to="1040">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6711" from="1040" to="1041">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6712" from="1041" to="1030">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5633" from="1042" to="1043">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5634" from="1043" to="1044">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5635" from="1044" to="1045">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5636" from="1045" to="1046">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5637" from="1046" to="1047">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6732" from="1047" to="1064">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6733" from="1047" to="1048">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6716" from="1048" to="1049">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6717" from="1049" to="1050">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6718" from="1050" to="1051">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6719" from="1051" to="1052">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6720" from="1052" to="1053">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6721" from="1053" to="1054">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6722" from="1054" to="1055">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6723" from="1055" to="1056">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6724" from="1056" to="1057">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6725" from="1057" to="1058">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6726" from="1058" to="1059">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6727" from="1059" to="1060">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6728" from="1060" to="1061">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6729" from="1061" to="1062">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6730" from="1062" to="1063">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6731" from="1063" to="1047">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5657" from="1064" to="1065">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5658" from="1065" to="1066">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6746" from="1066" to="1078">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6747" from="1066" to="1067">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6735" from="1067" to="1068">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6736" from="1068" to="1069">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6737" from="1069" to="1070">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6738" from="1070" to="1071">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6739" from="1071" to="1072">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6740" from="1072" to="1073">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6741" from="1073" to="1074">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6742" from="1074" to="1075">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6743" from="1075" to="1076">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6744" from="1076" to="1077">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6745" from="1077" to="1066">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5673" from="1078" to="1079">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5674" from="1079" to="1080">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5675" from="1080" to="1081">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5676" from="1081" to="1082">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5677" from="1082" to="1083">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6765" from="1083" to="1100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6766" from="1083" to="1084">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6749" from="1084" to="1085">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6750" from="1085" to="1086">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6751" from="1086" to="1087">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6752" from="1087" to="1088">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6753" from="1088" to="1089">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6754" from="1089" to="1090">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6755" from="1090" to="1091">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6756" from="1091" to="1092">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6757" from="1092" to="1093">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6758" from="1093" to="1094">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6759" from="1094" to="1095">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6760" from="1095" to="1096">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6761" from="1096" to="1097">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6762" from="1097" to="1098">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6763" from="1098" to="1099">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6764" from="1099" to="1083">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5697" from="1100" to="1101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5698" from="1101" to="1102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6779" from="1102" to="1114">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6780" from="1102" to="1103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6768" from="1103" to="1104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6769" from="1104" to="1105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6770" from="1105" to="1106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6771" from="1106" to="1107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6772" from="1107" to="1108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6773" from="1108" to="1109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6774" from="1109" to="1110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6775" from="1110" to="1111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6776" from="1111" to="1112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6777" from="1112" to="1113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6778" from="1113" to="1102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5713" from="1114" to="1115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5714" from="1115" to="1116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5715" from="1116" to="1117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5716" from="1117" to="1118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5717" from="1118" to="1119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6798" from="1119" to="1136">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6799" from="1119" to="1120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6782" from="1120" to="1121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6783" from="1121" to="1122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6784" from="1122" to="1123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6785" from="1123" to="1124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6786" from="1124" to="1125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6787" from="1125" to="1126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6788" from="1126" to="1127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6789" from="1127" to="1128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6790" from="1128" to="1129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6791" from="1129" to="1130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6792" from="1130" to="1131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6793" from="1131" to="1132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6794" from="1132" to="1133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6795" from="1133" to="1134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6796" from="1134" to="1135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6797" from="1135" to="1119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5737" from="1136" to="1137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5738" from="1137" to="1138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6812" from="1138" to="1150">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6813" from="1138" to="1139">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6801" from="1139" to="1140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6802" from="1140" to="1141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6803" from="1141" to="1142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6804" from="1142" to="1143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6805" from="1143" to="1144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6806" from="1144" to="1145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6807" from="1145" to="1146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6808" from="1146" to="1147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6809" from="1147" to="1148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6810" from="1148" to="1149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6811" from="1149" to="1138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5753" from="1150" to="1151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5754" from="1151" to="1152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5755" from="1152" to="1153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5756" from="1153" to="1154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="5757" from="1154" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="1155" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %c_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %c)

]]></Node>
<StgValue><ssdm name="c_read"/></StgValue>
</operation>

<operation id="1156" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %b_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %b)

]]></Node>
<StgValue><ssdm name="b_read"/></StgValue>
</operation>

<operation id="1157" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %a_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %a)

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="1158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_128 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %c_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="30">
<![CDATA[
:4  %p_cast197 = zext i30 %tmp_128 to i31

]]></Node>
<StgValue><ssdm name="p_cast197"/></StgValue>
</operation>

<operation id="1160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_132 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %b_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="30">
<![CDATA[
:6  %p_cast196 = zext i30 %tmp_132 to i31

]]></Node>
<StgValue><ssdm name="p_cast196"/></StgValue>
</operation>

<operation id="1162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_136 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %a_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="30">
<![CDATA[
:8  %p_cast = zext i30 %tmp_136 to i31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="1164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @mul_matrix_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln4"/></StgValue>
</operation>

<operation id="1167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 2048, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln5"/></StgValue>
</operation>

<operation id="1168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 %a, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln8"/></StgValue>
</operation>

<operation id="1169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %b, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln9"/></StgValue>
</operation>

<operation id="1170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecInterface(i32 %c, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [8 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="1171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="1172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %i_0_0 = phi i12 [ 0, %0 ], [ %add_ln22, %i_cycle_end ]

]]></Node>
<StgValue><ssdm name="i_0_0"/></StgValue>
</operation>

<operation id="1173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1174" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %icmp_ln22 = icmp eq i12 %i_0_0, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="1175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln22, label %66, label %i_cycle_begin

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="1176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="11" op_0_bw="12">
<![CDATA[
i_cycle_begin:0  %empty_10 = trunc i12 %i_0_0 to i11

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="1177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i_cycle_begin:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln22"/></StgValue>
</operation>

<operation id="1178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle_begin:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
i_cycle_begin:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="1181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_0 = phi i12 [ 0, %i_cycle_begin ], [ %add_ln25, %j_cycle ]

]]></Node>
<StgValue><ssdm name="j_0_0"/></StgValue>
</operation>

<operation id="1182" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25 = icmp eq i12 %j_0_0, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="1183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="1184" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25 = add i12 %j_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="1185" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25, label %i_cycle, label %j_cycle

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1186" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle:3  %tmp_129 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %i_0_0, i32 1, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1187" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="23" op_0_bw="23" op_1_bw="11" op_2_bw="12">
<![CDATA[
j_cycle:4  %tmp_130 = call i23 @_ssdm_op_BitConcatenate.i23.i11.i12(i11 %tmp_129, i12 %j_0_0)

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1188" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="23">
<![CDATA[
j_cycle:5  %zext_ln27_1 = zext i23 %tmp_130 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="1189" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle:6  %add_ln27 = add i31 %zext_ln27_1, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="1190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="31">
<![CDATA[
j_cycle:7  %zext_ln27_2 = zext i31 %add_ln27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="1191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle:8  %gmem_addr = getelementptr i32* %gmem, i64 %zext_ln27_2

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="1192" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle:9  %add_ln28 = add i31 %zext_ln27_1, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="1193" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="1194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="31">
<![CDATA[
j_cycle:10  %zext_ln28 = zext i31 %add_ln28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="1195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle:11  %gmem_addr_1 = getelementptr i32* %gmem, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="gmem_addr_1"/></StgValue>
</operation>

<operation id="1196" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1197" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1198" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1199" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1200" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1201" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1202" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1203" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1204" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1205" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1206" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle:15  %gmem_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>

<operation id="1207" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1208" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle:16  %gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>

<operation id="1209" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle:17  %gmem_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_1_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1210" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle:12  %add_ln32 = add i31 %zext_ln27_1, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="1211" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle:18  %gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)

]]></Node>
<StgValue><ssdm name="gmem_addr_1_read"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="31">
<![CDATA[
j_cycle:13  %zext_ln32_1 = zext i31 %add_ln32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="1213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle:14  %gmem_addr_2 = getelementptr i32* %gmem, i64 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="gmem_addr_2"/></StgValue>
</operation>

<operation id="1214" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle:19  %mul_ln30 = mul nsw i32 %gmem_addr_read, %gmem_addr_1_read

]]></Node>
<StgValue><ssdm name="mul_ln30"/></StgValue>
</operation>

<operation id="1215" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle:20  %gmem_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1216" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
j_cycle:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %mul_ln30, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1217" st_id="15" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
j_cycle:22  %gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1218" st_id="16" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
j_cycle:22  %gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1219" st_id="17" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
j_cycle:22  %gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="1220" st_id="18" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
j_cycle:22  %gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="1221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1222" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1224" st_id="19" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
j_cycle:22  %gmem_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)

]]></Node>
<StgValue><ssdm name="gmem_addr_2_resp"/></StgValue>
</operation>

<operation id="1225" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle:23  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="1226" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
j_cycle:24  br label %2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1227" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle:1  %or_ln22 = or i11 %empty_10, 1

]]></Node>
<StgValue><ssdm name="or_ln22"/></StgValue>
</operation>

<operation id="1228" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle:3  %tmp_127 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1230" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="31" op_0_bw="22">
<![CDATA[
i_cycle:5  %zext_ln27 = zext i22 %tmp_127 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="1231" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle:6  %add_ln32_1 = add i31 %zext_ln27, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1232" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="1233" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="23" op_0_bw="22">
<![CDATA[
i_cycle:4  %zext_ln25 = zext i22 %tmp_127 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="1234" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="31">
<![CDATA[
i_cycle:7  %zext_ln32 = zext i31 %add_ln32_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="1235" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle:8  %gmem_addr_5 = getelementptr i32* %gmem, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="gmem_addr_5"/></StgValue>
</operation>

<operation id="1236" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
i_cycle:9  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_5, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req"/></StgValue>
</operation>

<operation id="1237" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
i_cycle:10  br label %3

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1238" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_1 = phi i12 [ 0, %i_cycle ], [ %add_ln25_1, %j_cycle1 ]

]]></Node>
<StgValue><ssdm name="j_0_1"/></StgValue>
</operation>

<operation id="1239" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_1 = icmp eq i12 %j_0_1, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_1"/></StgValue>
</operation>

<operation id="1240" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="1241" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_1 = add i12 %j_0_1, 1

]]></Node>
<StgValue><ssdm name="add_ln25_1"/></StgValue>
</operation>

<operation id="1242" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_1, label %i_cycle1, label %j_cycle1

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1243" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="12">
<![CDATA[
j_cycle1:3  %zext_ln27_3 = zext i12 %j_0_1 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="1244" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle1:4  %add_ln27_1 = add i23 %zext_ln25, %zext_ln27_3

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="1245" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="23">
<![CDATA[
j_cycle1:5  %zext_ln27_4 = zext i23 %add_ln27_1 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="1246" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle1:6  %add_ln27_2 = add i31 %zext_ln27_4, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="1247" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle1:9  %add_ln28_1 = add i31 %zext_ln27_4, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1248" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="31">
<![CDATA[
j_cycle1:7  %zext_ln27_5 = zext i31 %add_ln27_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="1249" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle1:8  %gmem_addr_3 = getelementptr i32* %gmem, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="gmem_addr_3"/></StgValue>
</operation>

<operation id="1250" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle1:12  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1251" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="31">
<![CDATA[
j_cycle1:10  %zext_ln28_1 = zext i31 %add_ln28_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="1252" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle1:11  %gmem_addr_4 = getelementptr i32* %gmem, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="gmem_addr_4"/></StgValue>
</operation>

<operation id="1253" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle1:12  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1254" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle1:14  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1255" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle1:12  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1256" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle1:14  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1257" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle1:12  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1258" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle1:14  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1259" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle1:12  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1260" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle1:14  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1261" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle1:12  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1262" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle1:14  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1263" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
j_cycle1:12  %gmem_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_2_req"/></StgValue>
</operation>

<operation id="1264" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle1:14  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1265" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle1:13  %gmem_addr_3_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_3)

]]></Node>
<StgValue><ssdm name="gmem_addr_3_read"/></StgValue>
</operation>

<operation id="1266" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle1:14  %gmem_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_3_req"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1267" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle1:15  %gmem_addr_4_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_4)

]]></Node>
<StgValue><ssdm name="gmem_addr_4_read"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1268" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle1:16  %mul_ln30_1 = mul nsw i32 %gmem_addr_4_read, %gmem_addr_3_read

]]></Node>
<StgValue><ssdm name="mul_ln30_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1269" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle1:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1270" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle1:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1271" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle1:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1272" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
j_cycle1:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_5, i32 %mul_ln30_1, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="1273" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle1:18  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="1274" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
j_cycle1:19  br label %3

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1275" st_id="34" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle1:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="1276" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle1:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1277" st_id="35" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle1:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1278" st_id="36" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle1:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1279" st_id="37" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle1:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1280" st_id="38" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
i_cycle1:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_5)

]]></Node>
<StgValue><ssdm name="p_wr_resp"/></StgValue>
</operation>

<operation id="1281" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle1:1  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="1282" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle1:2  %or_ln22_1 = or i11 %empty_10, 2

]]></Node>
<StgValue><ssdm name="or_ln22_1"/></StgValue>
</operation>

<operation id="1283" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
i_cycle1:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1284" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_2 = phi i12 [ 0, %i_cycle1 ], [ %add_ln25_2, %j_cycle2 ]

]]></Node>
<StgValue><ssdm name="j_0_2"/></StgValue>
</operation>

<operation id="1285" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_2 = icmp eq i12 %j_0_2, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_2"/></StgValue>
</operation>

<operation id="1286" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="1287" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_2 = add i12 %j_0_2, 1

]]></Node>
<StgValue><ssdm name="add_ln25_2"/></StgValue>
</operation>

<operation id="1288" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_2, label %i_cycle2, label %j_cycle2

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1289" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle2:3  %tmp_133 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_1, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1290" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle2:4  %tmp_134 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_133, i12 %j_0_2)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="1291" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="22">
<![CDATA[
j_cycle2:5  %zext_ln27_7 = zext i22 %tmp_134 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_7"/></StgValue>
</operation>

<operation id="1292" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle2:6  %add_ln27_3 = add i31 %zext_ln27_7, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1293" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="31">
<![CDATA[
j_cycle2:7  %zext_ln27_8 = zext i31 %add_ln27_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_8"/></StgValue>
</operation>

<operation id="1294" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle2:8  %gmem_addr_6 = getelementptr i32* %gmem, i64 %zext_ln27_8

]]></Node>
<StgValue><ssdm name="gmem_addr_6"/></StgValue>
</operation>

<operation id="1295" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle2:9  %add_ln28_2 = add i31 %zext_ln27_7, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="1296" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1297" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="31">
<![CDATA[
j_cycle2:10  %zext_ln28_2 = zext i31 %add_ln28_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_2"/></StgValue>
</operation>

<operation id="1298" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle2:11  %gmem_addr_7 = getelementptr i32* %gmem, i64 %zext_ln28_2

]]></Node>
<StgValue><ssdm name="gmem_addr_7"/></StgValue>
</operation>

<operation id="1299" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1300" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1301" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1302" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1303" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1304" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1305" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1306" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1307" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1308" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1309" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle2:15  %gmem_load_4_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_4_req"/></StgValue>
</operation>

<operation id="1310" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1311" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle2:16  %gmem_addr_6_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_6)

]]></Node>
<StgValue><ssdm name="gmem_addr_6_read"/></StgValue>
</operation>

<operation id="1312" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle2:17  %gmem_load_5_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_5_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1313" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle2:12  %add_ln32_2 = add i31 %zext_ln27_7, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_2"/></StgValue>
</operation>

<operation id="1314" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle2:18  %gmem_addr_7_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_7)

]]></Node>
<StgValue><ssdm name="gmem_addr_7_read"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1315" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="31">
<![CDATA[
j_cycle2:13  %zext_ln32_3 = zext i31 %add_ln32_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_3"/></StgValue>
</operation>

<operation id="1316" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle2:14  %gmem_addr_8 = getelementptr i32* %gmem, i64 %zext_ln32_3

]]></Node>
<StgValue><ssdm name="gmem_addr_8"/></StgValue>
</operation>

<operation id="1317" st_id="49" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle2:19  %mul_ln30_2 = mul nsw i32 %gmem_addr_6_read, %gmem_addr_7_read

]]></Node>
<StgValue><ssdm name="mul_ln30_2"/></StgValue>
</operation>

<operation id="1318" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle2:20  %gmem_addr_8_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1319" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle2:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_8, i32 %mul_ln30_2, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1320" st_id="51" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
j_cycle2:22  %gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1321" st_id="52" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
j_cycle2:22  %gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1322" st_id="53" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
j_cycle2:22  %gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1323" st_id="54" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
j_cycle2:22  %gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1324" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle2:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1325" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle2:1  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="1326" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle2:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1327" st_id="55" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
j_cycle2:22  %gmem_addr_8_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_8)

]]></Node>
<StgValue><ssdm name="gmem_addr_8_resp"/></StgValue>
</operation>

<operation id="1328" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle2:23  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_6) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="1329" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
j_cycle2:24  br label %4

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1330" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle2:1  %or_ln22_2 = or i11 %empty_10, 3

]]></Node>
<StgValue><ssdm name="or_ln22_2"/></StgValue>
</operation>

<operation id="1331" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle2:2  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="1332" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle2:3  %tmp_131 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_2, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="1333" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="31" op_0_bw="22">
<![CDATA[
i_cycle2:5  %zext_ln27_6 = zext i22 %tmp_131 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="1334" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle2:6  %add_ln32_3 = add i31 %zext_ln27_6, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1335" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle2:0  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1336" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="23" op_0_bw="22">
<![CDATA[
i_cycle2:4  %zext_ln25_1 = zext i22 %tmp_131 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_1"/></StgValue>
</operation>

<operation id="1337" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="31">
<![CDATA[
i_cycle2:7  %zext_ln32_2 = zext i31 %add_ln32_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_2"/></StgValue>
</operation>

<operation id="1338" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle2:8  %gmem_addr_11 = getelementptr i32* %gmem, i64 %zext_ln32_2

]]></Node>
<StgValue><ssdm name="gmem_addr_11"/></StgValue>
</operation>

<operation id="1339" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
i_cycle2:9  %p_wr_req198 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_11, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req198"/></StgValue>
</operation>

<operation id="1340" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
i_cycle2:10  br label %5

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1341" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_3 = phi i12 [ 0, %i_cycle2 ], [ %add_ln25_3, %j_cycle3 ]

]]></Node>
<StgValue><ssdm name="j_0_3"/></StgValue>
</operation>

<operation id="1342" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_3 = icmp eq i12 %j_0_3, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_3"/></StgValue>
</operation>

<operation id="1343" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1344" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_3 = add i12 %j_0_3, 1

]]></Node>
<StgValue><ssdm name="add_ln25_3"/></StgValue>
</operation>

<operation id="1345" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_3, label %i_cycle3, label %j_cycle3

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1346" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="23" op_0_bw="12">
<![CDATA[
j_cycle3:3  %zext_ln27_9 = zext i12 %j_0_3 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_9"/></StgValue>
</operation>

<operation id="1347" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle3:4  %add_ln27_4 = add i23 %zext_ln25_1, %zext_ln27_9

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="1348" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="31" op_0_bw="23">
<![CDATA[
j_cycle3:5  %zext_ln27_10 = zext i23 %add_ln27_4 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_10"/></StgValue>
</operation>

<operation id="1349" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle3:6  %add_ln27_5 = add i31 %zext_ln27_10, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1350" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="31">
<![CDATA[
j_cycle3:7  %zext_ln27_11 = zext i31 %add_ln27_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_11"/></StgValue>
</operation>

<operation id="1351" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle3:8  %gmem_addr_9 = getelementptr i32* %gmem, i64 %zext_ln27_11

]]></Node>
<StgValue><ssdm name="gmem_addr_9"/></StgValue>
</operation>

<operation id="1352" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle3:9  %add_ln28_3 = add i31 %zext_ln27_10, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_3"/></StgValue>
</operation>

<operation id="1353" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle3:12  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1354" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="31">
<![CDATA[
j_cycle3:10  %zext_ln28_3 = zext i31 %add_ln28_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_3"/></StgValue>
</operation>

<operation id="1355" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle3:11  %gmem_addr_10 = getelementptr i32* %gmem, i64 %zext_ln28_3

]]></Node>
<StgValue><ssdm name="gmem_addr_10"/></StgValue>
</operation>

<operation id="1356" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle3:12  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1357" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle3:14  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1358" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle3:12  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1359" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle3:14  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1360" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle3:12  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1361" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle3:14  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1362" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle3:12  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1363" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle3:14  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1364" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle3:12  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1365" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle3:14  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1366" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
j_cycle3:12  %gmem_load_6_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_6_req"/></StgValue>
</operation>

<operation id="1367" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle3:14  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1368" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle3:13  %gmem_addr_9_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_9)

]]></Node>
<StgValue><ssdm name="gmem_addr_9_read"/></StgValue>
</operation>

<operation id="1369" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle3:14  %gmem_load_7_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_7_req"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1370" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle3:15  %gmem_addr_10_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_10)

]]></Node>
<StgValue><ssdm name="gmem_addr_10_read"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1371" st_id="68" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle3:16  %mul_ln30_3 = mul nsw i32 %gmem_addr_10_read, %gmem_addr_9_read

]]></Node>
<StgValue><ssdm name="mul_ln30_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1372" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle3:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1373" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle3:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="1374" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle3:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1375" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle3:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_11, i32 %mul_ln30_3, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="1376" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle3:18  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_8) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1377" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
j_cycle3:19  br label %5

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1378" st_id="70" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)

]]></Node>
<StgValue><ssdm name="p_wr_resp199"/></StgValue>
</operation>

<operation id="1379" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle3:3  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1380" st_id="71" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)

]]></Node>
<StgValue><ssdm name="p_wr_resp199"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1381" st_id="72" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)

]]></Node>
<StgValue><ssdm name="p_wr_resp199"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1382" st_id="73" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)

]]></Node>
<StgValue><ssdm name="p_wr_resp199"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1383" st_id="74" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1">
<![CDATA[
i_cycle3:0  %p_wr_resp199 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_11)

]]></Node>
<StgValue><ssdm name="p_wr_resp199"/></StgValue>
</operation>

<operation id="1384" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle3:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_5) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1385" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle3:2  %or_ln22_3 = or i11 %empty_10, 4

]]></Node>
<StgValue><ssdm name="or_ln22_3"/></StgValue>
</operation>

<operation id="1386" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
i_cycle3:4  br label %6

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1387" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_4 = phi i12 [ 0, %i_cycle3 ], [ %add_ln25_4, %j_cycle4 ]

]]></Node>
<StgValue><ssdm name="j_0_4"/></StgValue>
</operation>

<operation id="1388" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_4 = icmp eq i12 %j_0_4, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_4"/></StgValue>
</operation>

<operation id="1389" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1390" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_4 = add i12 %j_0_4, 1

]]></Node>
<StgValue><ssdm name="add_ln25_4"/></StgValue>
</operation>

<operation id="1391" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_4, label %i_cycle4, label %j_cycle4

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1392" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle4:3  %tmp_137 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_3, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1393" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle4:4  %tmp_138 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_137, i12 %j_0_4)

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1394" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="31" op_0_bw="22">
<![CDATA[
j_cycle4:5  %zext_ln27_13 = zext i22 %tmp_138 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_13"/></StgValue>
</operation>

<operation id="1395" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle4:6  %add_ln27_6 = add i31 %zext_ln27_13, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1396" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="31">
<![CDATA[
j_cycle4:7  %zext_ln27_14 = zext i31 %add_ln27_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_14"/></StgValue>
</operation>

<operation id="1397" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle4:8  %gmem_addr_12 = getelementptr i32* %gmem, i64 %zext_ln27_14

]]></Node>
<StgValue><ssdm name="gmem_addr_12"/></StgValue>
</operation>

<operation id="1398" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle4:9  %add_ln28_4 = add i31 %zext_ln27_13, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_4"/></StgValue>
</operation>

<operation id="1399" st_id="76" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1400" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="31">
<![CDATA[
j_cycle4:10  %zext_ln28_4 = zext i31 %add_ln28_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_4"/></StgValue>
</operation>

<operation id="1401" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle4:11  %gmem_addr_13 = getelementptr i32* %gmem, i64 %zext_ln28_4

]]></Node>
<StgValue><ssdm name="gmem_addr_13"/></StgValue>
</operation>

<operation id="1402" st_id="77" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1403" st_id="77" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1404" st_id="78" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1405" st_id="78" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1406" st_id="79" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1407" st_id="79" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1408" st_id="80" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1409" st_id="80" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1410" st_id="81" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1411" st_id="81" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1412" st_id="82" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:15  %gmem_load_8_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_8_req"/></StgValue>
</operation>

<operation id="1413" st_id="82" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1414" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle4:16  %gmem_addr_12_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_12)

]]></Node>
<StgValue><ssdm name="gmem_addr_12_read"/></StgValue>
</operation>

<operation id="1415" st_id="83" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle4:17  %gmem_load_9_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_9_req"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1416" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle4:12  %add_ln32_4 = add i31 %zext_ln27_13, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_4"/></StgValue>
</operation>

<operation id="1417" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle4:18  %gmem_addr_13_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_13)

]]></Node>
<StgValue><ssdm name="gmem_addr_13_read"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1418" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="31">
<![CDATA[
j_cycle4:13  %zext_ln32_5 = zext i31 %add_ln32_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_5"/></StgValue>
</operation>

<operation id="1419" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle4:14  %gmem_addr_14 = getelementptr i32* %gmem, i64 %zext_ln32_5

]]></Node>
<StgValue><ssdm name="gmem_addr_14"/></StgValue>
</operation>

<operation id="1420" st_id="85" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle4:19  %mul_ln30_4 = mul nsw i32 %gmem_addr_12_read, %gmem_addr_13_read

]]></Node>
<StgValue><ssdm name="mul_ln30_4"/></StgValue>
</operation>

<operation id="1421" st_id="85" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:20  %gmem_addr_14_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_req"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1422" st_id="86" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle4:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_14, i32 %mul_ln30_4, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1423" st_id="87" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:22  %gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1424" st_id="88" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:22  %gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1425" st_id="89" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:22  %gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1426" st_id="90" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:22  %gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1427" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle4:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1428" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle4:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1429" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1430" st_id="91" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle4:22  %gmem_addr_14_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_14)

]]></Node>
<StgValue><ssdm name="gmem_addr_14_resp"/></StgValue>
</operation>

<operation id="1431" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle4:23  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1432" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
j_cycle4:24  br label %6

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1433" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle4:1  %or_ln22_4 = or i11 %empty_10, 5

]]></Node>
<StgValue><ssdm name="or_ln22_4"/></StgValue>
</operation>

<operation id="1434" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle4:2  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="1435" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle4:3  %tmp_135 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_4, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="1436" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="31" op_0_bw="22">
<![CDATA[
i_cycle4:5  %zext_ln27_12 = zext i22 %tmp_135 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_12"/></StgValue>
</operation>

<operation id="1437" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle4:6  %add_ln32_5 = add i31 %zext_ln27_12, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_5"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1438" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle4:0  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_7) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1439" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="23" op_0_bw="22">
<![CDATA[
i_cycle4:4  %zext_ln25_2 = zext i22 %tmp_135 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_2"/></StgValue>
</operation>

<operation id="1440" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="31">
<![CDATA[
i_cycle4:7  %zext_ln32_4 = zext i31 %add_ln32_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_4"/></StgValue>
</operation>

<operation id="1441" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle4:8  %gmem_addr_17 = getelementptr i32* %gmem, i64 %zext_ln32_4

]]></Node>
<StgValue><ssdm name="gmem_addr_17"/></StgValue>
</operation>

<operation id="1442" st_id="93" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle4:9  %p_wr_req200 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_17, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req200"/></StgValue>
</operation>

<operation id="1443" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
i_cycle4:10  br label %7

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1444" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_5 = phi i12 [ 0, %i_cycle4 ], [ %add_ln25_5, %j_cycle5 ]

]]></Node>
<StgValue><ssdm name="j_0_5"/></StgValue>
</operation>

<operation id="1445" st_id="94" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_5 = icmp eq i12 %j_0_5, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_5"/></StgValue>
</operation>

<operation id="1446" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1447" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_5 = add i12 %j_0_5, 1

]]></Node>
<StgValue><ssdm name="add_ln25_5"/></StgValue>
</operation>

<operation id="1448" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_5, label %i_cycle5, label %j_cycle5

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1449" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="23" op_0_bw="12">
<![CDATA[
j_cycle5:3  %zext_ln27_15 = zext i12 %j_0_5 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_15"/></StgValue>
</operation>

<operation id="1450" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle5:4  %add_ln27_7 = add i23 %zext_ln25_2, %zext_ln27_15

]]></Node>
<StgValue><ssdm name="add_ln27_7"/></StgValue>
</operation>

<operation id="1451" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="31" op_0_bw="23">
<![CDATA[
j_cycle5:5  %zext_ln27_16 = zext i23 %add_ln27_7 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_16"/></StgValue>
</operation>

<operation id="1452" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle5:6  %add_ln27_8 = add i31 %zext_ln27_16, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_8"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1453" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="31">
<![CDATA[
j_cycle5:7  %zext_ln27_17 = zext i31 %add_ln27_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_17"/></StgValue>
</operation>

<operation id="1454" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle5:8  %gmem_addr_15 = getelementptr i32* %gmem, i64 %zext_ln27_17

]]></Node>
<StgValue><ssdm name="gmem_addr_15"/></StgValue>
</operation>

<operation id="1455" st_id="95" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle5:9  %add_ln28_5 = add i31 %zext_ln27_16, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_5"/></StgValue>
</operation>

<operation id="1456" st_id="95" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle5:12  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1457" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="31">
<![CDATA[
j_cycle5:10  %zext_ln28_5 = zext i31 %add_ln28_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_5"/></StgValue>
</operation>

<operation id="1458" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle5:11  %gmem_addr_16 = getelementptr i32* %gmem, i64 %zext_ln28_5

]]></Node>
<StgValue><ssdm name="gmem_addr_16"/></StgValue>
</operation>

<operation id="1459" st_id="96" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle5:12  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1460" st_id="96" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle5:14  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1461" st_id="97" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle5:12  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1462" st_id="97" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle5:14  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1463" st_id="98" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle5:12  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1464" st_id="98" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle5:14  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1465" st_id="99" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle5:12  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1466" st_id="99" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle5:14  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1467" st_id="100" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle5:12  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1468" st_id="100" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle5:14  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1469" st_id="101" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1">
<![CDATA[
j_cycle5:12  %gmem_load_10_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_10_req"/></StgValue>
</operation>

<operation id="1470" st_id="101" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle5:14  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1471" st_id="102" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle5:13  %gmem_addr_15_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_15)

]]></Node>
<StgValue><ssdm name="gmem_addr_15_read"/></StgValue>
</operation>

<operation id="1472" st_id="102" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle5:14  %gmem_load_11_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_11_req"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1473" st_id="103" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle5:15  %gmem_addr_16_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_16)

]]></Node>
<StgValue><ssdm name="gmem_addr_16_read"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1474" st_id="104" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle5:16  %mul_ln30_5 = mul nsw i32 %gmem_addr_16_read, %gmem_addr_15_read

]]></Node>
<StgValue><ssdm name="mul_ln30_5"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1475" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle5:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1476" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle5:1  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="1477" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle5:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1478" st_id="105" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle5:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_17, i32 %mul_ln30_5, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="1479" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle5:18  %empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_11) nounwind

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="1480" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0">
<![CDATA[
j_cycle5:19  br label %7

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1481" st_id="106" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)

]]></Node>
<StgValue><ssdm name="p_wr_resp201"/></StgValue>
</operation>

<operation id="1482" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle5:3  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1483" st_id="107" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)

]]></Node>
<StgValue><ssdm name="p_wr_resp201"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1484" st_id="108" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)

]]></Node>
<StgValue><ssdm name="p_wr_resp201"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1485" st_id="109" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)

]]></Node>
<StgValue><ssdm name="p_wr_resp201"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1486" st_id="110" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1">
<![CDATA[
i_cycle5:0  %p_wr_resp201 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_17)

]]></Node>
<StgValue><ssdm name="p_wr_resp201"/></StgValue>
</operation>

<operation id="1487" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle5:1  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_9) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1488" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle5:2  %or_ln22_5 = or i11 %empty_10, 6

]]></Node>
<StgValue><ssdm name="or_ln22_5"/></StgValue>
</operation>

<operation id="1489" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
i_cycle5:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1490" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_6 = phi i12 [ 0, %i_cycle5 ], [ %add_ln25_6, %j_cycle6 ]

]]></Node>
<StgValue><ssdm name="j_0_6"/></StgValue>
</operation>

<operation id="1491" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_6 = icmp eq i12 %j_0_6, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_6"/></StgValue>
</operation>

<operation id="1492" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="1493" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_6 = add i12 %j_0_6, 1

]]></Node>
<StgValue><ssdm name="add_ln25_6"/></StgValue>
</operation>

<operation id="1494" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_6, label %i_cycle6, label %j_cycle6

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1495" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle6:3  %tmp_140 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_5, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1496" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle6:4  %tmp_141 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_140, i12 %j_0_6)

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1497" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="31" op_0_bw="22">
<![CDATA[
j_cycle6:5  %zext_ln27_19 = zext i22 %tmp_141 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_19"/></StgValue>
</operation>

<operation id="1498" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle6:6  %add_ln27_9 = add i31 %zext_ln27_19, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_9"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1499" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="31">
<![CDATA[
j_cycle6:7  %zext_ln27_20 = zext i31 %add_ln27_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_20"/></StgValue>
</operation>

<operation id="1500" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle6:8  %gmem_addr_18 = getelementptr i32* %gmem, i64 %zext_ln27_20

]]></Node>
<StgValue><ssdm name="gmem_addr_18"/></StgValue>
</operation>

<operation id="1501" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle6:9  %add_ln28_6 = add i31 %zext_ln27_19, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_6"/></StgValue>
</operation>

<operation id="1502" st_id="112" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1503" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="31">
<![CDATA[
j_cycle6:10  %zext_ln28_6 = zext i31 %add_ln28_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_6"/></StgValue>
</operation>

<operation id="1504" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle6:11  %gmem_addr_19 = getelementptr i32* %gmem, i64 %zext_ln28_6

]]></Node>
<StgValue><ssdm name="gmem_addr_19"/></StgValue>
</operation>

<operation id="1505" st_id="113" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1506" st_id="113" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1507" st_id="114" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1508" st_id="114" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1509" st_id="115" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1510" st_id="115" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1511" st_id="116" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1512" st_id="116" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1513" st_id="117" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1514" st_id="117" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1515" st_id="118" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:15  %gmem_load_12_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_12_req"/></StgValue>
</operation>

<operation id="1516" st_id="118" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1517" st_id="119" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle6:16  %gmem_addr_18_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_18)

]]></Node>
<StgValue><ssdm name="gmem_addr_18_read"/></StgValue>
</operation>

<operation id="1518" st_id="119" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle6:17  %gmem_load_13_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_13_req"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1519" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle6:12  %add_ln32_6 = add i31 %zext_ln27_19, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_6"/></StgValue>
</operation>

<operation id="1520" st_id="120" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle6:18  %gmem_addr_19_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_19)

]]></Node>
<StgValue><ssdm name="gmem_addr_19_read"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1521" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="31">
<![CDATA[
j_cycle6:13  %zext_ln32_7 = zext i31 %add_ln32_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_7"/></StgValue>
</operation>

<operation id="1522" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle6:14  %gmem_addr_20 = getelementptr i32* %gmem, i64 %zext_ln32_7

]]></Node>
<StgValue><ssdm name="gmem_addr_20"/></StgValue>
</operation>

<operation id="1523" st_id="121" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle6:19  %mul_ln30_6 = mul nsw i32 %gmem_addr_18_read, %gmem_addr_19_read

]]></Node>
<StgValue><ssdm name="mul_ln30_6"/></StgValue>
</operation>

<operation id="1524" st_id="121" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:20  %gmem_addr_20_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_req"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1525" st_id="122" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle6:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_20, i32 %mul_ln30_6, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1526" st_id="123" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:22  %gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1527" st_id="124" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:22  %gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1528" st_id="125" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:22  %gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1529" st_id="126" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:22  %gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1530" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle6:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1531" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle6:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="1532" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle6:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1533" st_id="127" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle6:22  %gmem_addr_20_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_20)

]]></Node>
<StgValue><ssdm name="gmem_addr_20_resp"/></StgValue>
</operation>

<operation id="1534" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle6:23  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_13) nounwind

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="1535" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
j_cycle6:24  br label %8

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1536" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle6:1  %or_ln22_6 = or i11 %empty_10, 7

]]></Node>
<StgValue><ssdm name="or_ln22_6"/></StgValue>
</operation>

<operation id="1537" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle6:2  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="1538" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle6:3  %tmp_139 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_6, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="1539" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="31" op_0_bw="22">
<![CDATA[
i_cycle6:5  %zext_ln27_18 = zext i22 %tmp_139 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_18"/></StgValue>
</operation>

<operation id="1540" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle6:6  %add_ln32_7 = add i31 %zext_ln27_18, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_7"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1541" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle6:0  %empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_10) nounwind

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="1542" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="23" op_0_bw="22">
<![CDATA[
i_cycle6:4  %zext_ln25_3 = zext i22 %tmp_139 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_3"/></StgValue>
</operation>

<operation id="1543" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="31">
<![CDATA[
i_cycle6:7  %zext_ln32_6 = zext i31 %add_ln32_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_6"/></StgValue>
</operation>

<operation id="1544" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle6:8  %gmem_addr_23 = getelementptr i32* %gmem, i64 %zext_ln32_6

]]></Node>
<StgValue><ssdm name="gmem_addr_23"/></StgValue>
</operation>

<operation id="1545" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle6:9  %p_wr_req202 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_23, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req202"/></StgValue>
</operation>

<operation id="1546" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
i_cycle6:10  br label %9

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1547" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_7 = phi i12 [ 0, %i_cycle6 ], [ %add_ln25_7, %j_cycle7 ]

]]></Node>
<StgValue><ssdm name="j_0_7"/></StgValue>
</operation>

<operation id="1548" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_7 = icmp eq i12 %j_0_7, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_7"/></StgValue>
</operation>

<operation id="1549" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="1550" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_7 = add i12 %j_0_7, 1

]]></Node>
<StgValue><ssdm name="add_ln25_7"/></StgValue>
</operation>

<operation id="1551" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_7, label %i_cycle7, label %j_cycle7

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1552" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="23" op_0_bw="12">
<![CDATA[
j_cycle7:3  %zext_ln27_21 = zext i12 %j_0_7 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_21"/></StgValue>
</operation>

<operation id="1553" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle7:4  %add_ln27_10 = add i23 %zext_ln25_3, %zext_ln27_21

]]></Node>
<StgValue><ssdm name="add_ln27_10"/></StgValue>
</operation>

<operation id="1554" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="31" op_0_bw="23">
<![CDATA[
j_cycle7:5  %zext_ln27_22 = zext i23 %add_ln27_10 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_22"/></StgValue>
</operation>

<operation id="1555" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle7:6  %add_ln27_11 = add i31 %zext_ln27_22, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_11"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1556" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="31">
<![CDATA[
j_cycle7:7  %zext_ln27_23 = zext i31 %add_ln27_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_23"/></StgValue>
</operation>

<operation id="1557" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle7:8  %gmem_addr_21 = getelementptr i32* %gmem, i64 %zext_ln27_23

]]></Node>
<StgValue><ssdm name="gmem_addr_21"/></StgValue>
</operation>

<operation id="1558" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle7:9  %add_ln28_7 = add i31 %zext_ln27_22, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_7"/></StgValue>
</operation>

<operation id="1559" st_id="131" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle7:12  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1560" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="31">
<![CDATA[
j_cycle7:10  %zext_ln28_7 = zext i31 %add_ln28_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_7"/></StgValue>
</operation>

<operation id="1561" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle7:11  %gmem_addr_22 = getelementptr i32* %gmem, i64 %zext_ln28_7

]]></Node>
<StgValue><ssdm name="gmem_addr_22"/></StgValue>
</operation>

<operation id="1562" st_id="132" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle7:12  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1563" st_id="132" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle7:14  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1564" st_id="133" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle7:12  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1565" st_id="133" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle7:14  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1566" st_id="134" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle7:12  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1567" st_id="134" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle7:14  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1568" st_id="135" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle7:12  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1569" st_id="135" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle7:14  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1570" st_id="136" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle7:12  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1571" st_id="136" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle7:14  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1572" st_id="137" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
j_cycle7:12  %gmem_load_14_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_14_req"/></StgValue>
</operation>

<operation id="1573" st_id="137" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle7:14  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1574" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle7:13  %gmem_addr_21_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_21)

]]></Node>
<StgValue><ssdm name="gmem_addr_21_read"/></StgValue>
</operation>

<operation id="1575" st_id="138" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle7:14  %gmem_load_15_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_15_req"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1576" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle7:15  %gmem_addr_22_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_22)

]]></Node>
<StgValue><ssdm name="gmem_addr_22_read"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1577" st_id="140" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle7:16  %mul_ln30_7 = mul nsw i32 %gmem_addr_22_read, %gmem_addr_21_read

]]></Node>
<StgValue><ssdm name="mul_ln30_7"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1578" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle7:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1579" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle7:1  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1580" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle7:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1581" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle7:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_23, i32 %mul_ln30_7, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="1582" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle7:18  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_15) nounwind

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="1583" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
j_cycle7:19  br label %9

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1584" st_id="142" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)

]]></Node>
<StgValue><ssdm name="p_wr_resp203"/></StgValue>
</operation>

<operation id="1585" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle7:3  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1586" st_id="143" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)

]]></Node>
<StgValue><ssdm name="p_wr_resp203"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1587" st_id="144" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)

]]></Node>
<StgValue><ssdm name="p_wr_resp203"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1588" st_id="145" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)

]]></Node>
<StgValue><ssdm name="p_wr_resp203"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1589" st_id="146" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1">
<![CDATA[
i_cycle7:0  %p_wr_resp203 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_23)

]]></Node>
<StgValue><ssdm name="p_wr_resp203"/></StgValue>
</operation>

<operation id="1590" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle7:1  %empty_30 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_12) nounwind

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="1591" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle7:2  %or_ln22_7 = or i11 %empty_10, 8

]]></Node>
<StgValue><ssdm name="or_ln22_7"/></StgValue>
</operation>

<operation id="1592" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0">
<![CDATA[
i_cycle7:4  br label %10

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1593" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_8 = phi i12 [ 0, %i_cycle7 ], [ %add_ln25_8, %j_cycle8 ]

]]></Node>
<StgValue><ssdm name="j_0_8"/></StgValue>
</operation>

<operation id="1594" st_id="147" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_8 = icmp eq i12 %j_0_8, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_8"/></StgValue>
</operation>

<operation id="1595" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="1596" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_8 = add i12 %j_0_8, 1

]]></Node>
<StgValue><ssdm name="add_ln25_8"/></StgValue>
</operation>

<operation id="1597" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_8, label %i_cycle8, label %j_cycle8

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1598" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle8:3  %tmp_143 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_7, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="1599" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle8:4  %tmp_144 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_143, i12 %j_0_8)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1600" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="31" op_0_bw="22">
<![CDATA[
j_cycle8:5  %zext_ln27_25 = zext i22 %tmp_144 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_25"/></StgValue>
</operation>

<operation id="1601" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle8:6  %add_ln27_12 = add i31 %zext_ln27_25, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_12"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1602" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="31">
<![CDATA[
j_cycle8:7  %zext_ln27_26 = zext i31 %add_ln27_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_26"/></StgValue>
</operation>

<operation id="1603" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle8:8  %gmem_addr_24 = getelementptr i32* %gmem, i64 %zext_ln27_26

]]></Node>
<StgValue><ssdm name="gmem_addr_24"/></StgValue>
</operation>

<operation id="1604" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle8:9  %add_ln28_8 = add i31 %zext_ln27_25, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_8"/></StgValue>
</operation>

<operation id="1605" st_id="148" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1606" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="31">
<![CDATA[
j_cycle8:10  %zext_ln28_8 = zext i31 %add_ln28_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_8"/></StgValue>
</operation>

<operation id="1607" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle8:11  %gmem_addr_25 = getelementptr i32* %gmem, i64 %zext_ln28_8

]]></Node>
<StgValue><ssdm name="gmem_addr_25"/></StgValue>
</operation>

<operation id="1608" st_id="149" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1609" st_id="149" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1610" st_id="150" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1611" st_id="150" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1612" st_id="151" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1613" st_id="151" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1614" st_id="152" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1615" st_id="152" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1616" st_id="153" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1617" st_id="153" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="1618" st_id="154" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:15  %gmem_load_16_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_16_req"/></StgValue>
</operation>

<operation id="1619" st_id="154" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="1620" st_id="155" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle8:16  %gmem_addr_24_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_24)

]]></Node>
<StgValue><ssdm name="gmem_addr_24_read"/></StgValue>
</operation>

<operation id="1621" st_id="155" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle8:17  %gmem_load_17_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_17_req"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="1622" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle8:12  %add_ln32_8 = add i31 %zext_ln27_25, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_8"/></StgValue>
</operation>

<operation id="1623" st_id="156" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle8:18  %gmem_addr_25_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_25)

]]></Node>
<StgValue><ssdm name="gmem_addr_25_read"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="1624" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="31">
<![CDATA[
j_cycle8:13  %zext_ln32_9 = zext i31 %add_ln32_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_9"/></StgValue>
</operation>

<operation id="1625" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle8:14  %gmem_addr_26 = getelementptr i32* %gmem, i64 %zext_ln32_9

]]></Node>
<StgValue><ssdm name="gmem_addr_26"/></StgValue>
</operation>

<operation id="1626" st_id="157" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle8:19  %mul_ln30_8 = mul nsw i32 %gmem_addr_24_read, %gmem_addr_25_read

]]></Node>
<StgValue><ssdm name="mul_ln30_8"/></StgValue>
</operation>

<operation id="1627" st_id="157" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:20  %gmem_addr_26_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_26_req"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1628" st_id="158" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle8:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_26, i32 %mul_ln30_8, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1629" st_id="159" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:22  %gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1630" st_id="160" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:22  %gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1631" st_id="161" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:22  %gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1632" st_id="162" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:22  %gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1633" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle8:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1634" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle8:1  %tmp_17 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1635" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle8:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1636" st_id="163" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle8:22  %gmem_addr_26_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_26)

]]></Node>
<StgValue><ssdm name="gmem_addr_26_resp"/></StgValue>
</operation>

<operation id="1637" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle8:23  %empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_17) nounwind

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="1638" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
j_cycle8:24  br label %10

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1639" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle8:1  %or_ln22_8 = or i11 %empty_10, 9

]]></Node>
<StgValue><ssdm name="or_ln22_8"/></StgValue>
</operation>

<operation id="1640" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle8:2  %tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1641" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle8:3  %tmp_142 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_8, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1642" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="31" op_0_bw="22">
<![CDATA[
i_cycle8:5  %zext_ln27_24 = zext i22 %tmp_142 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_24"/></StgValue>
</operation>

<operation id="1643" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle8:6  %add_ln32_9 = add i31 %zext_ln27_24, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_9"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1644" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle8:0  %empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_14) nounwind

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="1645" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="23" op_0_bw="22">
<![CDATA[
i_cycle8:4  %zext_ln25_4 = zext i22 %tmp_142 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_4"/></StgValue>
</operation>

<operation id="1646" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="31">
<![CDATA[
i_cycle8:7  %zext_ln32_8 = zext i31 %add_ln32_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_8"/></StgValue>
</operation>

<operation id="1647" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle8:8  %gmem_addr_29 = getelementptr i32* %gmem, i64 %zext_ln32_8

]]></Node>
<StgValue><ssdm name="gmem_addr_29"/></StgValue>
</operation>

<operation id="1648" st_id="165" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle8:9  %p_wr_req204 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_29, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req204"/></StgValue>
</operation>

<operation id="1649" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0">
<![CDATA[
i_cycle8:10  br label %11

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1650" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_9 = phi i12 [ 0, %i_cycle8 ], [ %add_ln25_9, %j_cycle9 ]

]]></Node>
<StgValue><ssdm name="j_0_9"/></StgValue>
</operation>

<operation id="1651" st_id="166" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_9 = icmp eq i12 %j_0_9, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_9"/></StgValue>
</operation>

<operation id="1652" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="1653" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_9 = add i12 %j_0_9, 1

]]></Node>
<StgValue><ssdm name="add_ln25_9"/></StgValue>
</operation>

<operation id="1654" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_9, label %i_cycle9, label %j_cycle9

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1655" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="23" op_0_bw="12">
<![CDATA[
j_cycle9:3  %zext_ln27_27 = zext i12 %j_0_9 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_27"/></StgValue>
</operation>

<operation id="1656" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle9:4  %add_ln27_13 = add i23 %zext_ln25_4, %zext_ln27_27

]]></Node>
<StgValue><ssdm name="add_ln27_13"/></StgValue>
</operation>

<operation id="1657" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="31" op_0_bw="23">
<![CDATA[
j_cycle9:5  %zext_ln27_28 = zext i23 %add_ln27_13 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_28"/></StgValue>
</operation>

<operation id="1658" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle9:6  %add_ln27_14 = add i31 %zext_ln27_28, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_14"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1659" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="31">
<![CDATA[
j_cycle9:7  %zext_ln27_29 = zext i31 %add_ln27_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_29"/></StgValue>
</operation>

<operation id="1660" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle9:8  %gmem_addr_27 = getelementptr i32* %gmem, i64 %zext_ln27_29

]]></Node>
<StgValue><ssdm name="gmem_addr_27"/></StgValue>
</operation>

<operation id="1661" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle9:9  %add_ln28_9 = add i31 %zext_ln27_28, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_9"/></StgValue>
</operation>

<operation id="1662" st_id="167" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle9:12  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1663" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="31">
<![CDATA[
j_cycle9:10  %zext_ln28_9 = zext i31 %add_ln28_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_9"/></StgValue>
</operation>

<operation id="1664" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle9:11  %gmem_addr_28 = getelementptr i32* %gmem, i64 %zext_ln28_9

]]></Node>
<StgValue><ssdm name="gmem_addr_28"/></StgValue>
</operation>

<operation id="1665" st_id="168" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle9:12  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1666" st_id="168" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle9:14  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1667" st_id="169" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle9:12  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1668" st_id="169" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle9:14  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1669" st_id="170" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle9:12  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1670" st_id="170" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle9:14  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1671" st_id="171" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle9:12  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1672" st_id="171" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle9:14  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1673" st_id="172" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle9:12  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1674" st_id="172" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle9:14  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1675" st_id="173" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
j_cycle9:12  %gmem_load_18_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_18_req"/></StgValue>
</operation>

<operation id="1676" st_id="173" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle9:14  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1677" st_id="174" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle9:13  %gmem_addr_27_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_27)

]]></Node>
<StgValue><ssdm name="gmem_addr_27_read"/></StgValue>
</operation>

<operation id="1678" st_id="174" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle9:14  %gmem_load_19_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_19_req"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="1679" st_id="175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle9:15  %gmem_addr_28_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_28)

]]></Node>
<StgValue><ssdm name="gmem_addr_28_read"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="1680" st_id="176" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle9:16  %mul_ln30_9 = mul nsw i32 %gmem_addr_28_read, %gmem_addr_27_read

]]></Node>
<StgValue><ssdm name="mul_ln30_9"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1681" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle9:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1682" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle9:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1683" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle9:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1684" st_id="177" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle9:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_29, i32 %mul_ln30_9, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="1685" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle9:18  %empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_19) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="1686" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
j_cycle9:19  br label %11

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1687" st_id="178" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)

]]></Node>
<StgValue><ssdm name="p_wr_resp205"/></StgValue>
</operation>

<operation id="1688" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle9:3  %tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1689" st_id="179" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)

]]></Node>
<StgValue><ssdm name="p_wr_resp205"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1690" st_id="180" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)

]]></Node>
<StgValue><ssdm name="p_wr_resp205"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1691" st_id="181" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)

]]></Node>
<StgValue><ssdm name="p_wr_resp205"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1692" st_id="182" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1">
<![CDATA[
i_cycle9:0  %p_wr_resp205 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_29)

]]></Node>
<StgValue><ssdm name="p_wr_resp205"/></StgValue>
</operation>

<operation id="1693" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle9:1  %empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_16) nounwind

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="1694" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle9:2  %or_ln22_9 = or i11 %empty_10, 10

]]></Node>
<StgValue><ssdm name="or_ln22_9"/></StgValue>
</operation>

<operation id="1695" st_id="182" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0">
<![CDATA[
i_cycle9:4  br label %12

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1696" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_10 = phi i12 [ 0, %i_cycle9 ], [ %add_ln25_10, %j_cycle10 ]

]]></Node>
<StgValue><ssdm name="j_0_10"/></StgValue>
</operation>

<operation id="1697" st_id="183" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_10 = icmp eq i12 %j_0_10, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_10"/></StgValue>
</operation>

<operation id="1698" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="1699" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_10 = add i12 %j_0_10, 1

]]></Node>
<StgValue><ssdm name="add_ln25_10"/></StgValue>
</operation>

<operation id="1700" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_10, label %i_cycle10, label %j_cycle10

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1701" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle10:3  %tmp_146 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_9, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="1702" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle10:4  %tmp_147 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_146, i12 %j_0_10)

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="1703" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="31" op_0_bw="22">
<![CDATA[
j_cycle10:5  %zext_ln27_31 = zext i22 %tmp_147 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_31"/></StgValue>
</operation>

<operation id="1704" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle10:6  %add_ln27_15 = add i31 %zext_ln27_31, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_15"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1705" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="31">
<![CDATA[
j_cycle10:7  %zext_ln27_32 = zext i31 %add_ln27_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_32"/></StgValue>
</operation>

<operation id="1706" st_id="184" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle10:8  %gmem_addr_30 = getelementptr i32* %gmem, i64 %zext_ln27_32

]]></Node>
<StgValue><ssdm name="gmem_addr_30"/></StgValue>
</operation>

<operation id="1707" st_id="184" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle10:9  %add_ln28_10 = add i31 %zext_ln27_31, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_10"/></StgValue>
</operation>

<operation id="1708" st_id="184" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1709" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="31">
<![CDATA[
j_cycle10:10  %zext_ln28_10 = zext i31 %add_ln28_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_10"/></StgValue>
</operation>

<operation id="1710" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle10:11  %gmem_addr_31 = getelementptr i32* %gmem, i64 %zext_ln28_10

]]></Node>
<StgValue><ssdm name="gmem_addr_31"/></StgValue>
</operation>

<operation id="1711" st_id="185" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1712" st_id="185" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1713" st_id="186" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1714" st_id="186" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1715" st_id="187" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1716" st_id="187" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1717" st_id="188" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1718" st_id="188" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1719" st_id="189" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1720" st_id="189" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1721" st_id="190" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:15  %gmem_load_20_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_20_req"/></StgValue>
</operation>

<operation id="1722" st_id="190" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1723" st_id="191" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle10:16  %gmem_addr_30_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_30)

]]></Node>
<StgValue><ssdm name="gmem_addr_30_read"/></StgValue>
</operation>

<operation id="1724" st_id="191" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle10:17  %gmem_load_21_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_21_req"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1725" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle10:12  %add_ln32_10 = add i31 %zext_ln27_31, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_10"/></StgValue>
</operation>

<operation id="1726" st_id="192" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle10:18  %gmem_addr_31_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_31)

]]></Node>
<StgValue><ssdm name="gmem_addr_31_read"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1727" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="31">
<![CDATA[
j_cycle10:13  %zext_ln32_11 = zext i31 %add_ln32_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_11"/></StgValue>
</operation>

<operation id="1728" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle10:14  %gmem_addr_32 = getelementptr i32* %gmem, i64 %zext_ln32_11

]]></Node>
<StgValue><ssdm name="gmem_addr_32"/></StgValue>
</operation>

<operation id="1729" st_id="193" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle10:19  %mul_ln30_10 = mul nsw i32 %gmem_addr_30_read, %gmem_addr_31_read

]]></Node>
<StgValue><ssdm name="mul_ln30_10"/></StgValue>
</operation>

<operation id="1730" st_id="193" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:20  %gmem_addr_32_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_32_req"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1731" st_id="194" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle10:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_32, i32 %mul_ln30_10, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1732" st_id="195" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:22  %gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1733" st_id="196" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:22  %gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1734" st_id="197" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:22  %gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1735" st_id="198" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:22  %gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1736" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle10:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1737" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle10:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1738" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle10:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1739" st_id="199" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle10:22  %gmem_addr_32_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_32)

]]></Node>
<StgValue><ssdm name="gmem_addr_32_resp"/></StgValue>
</operation>

<operation id="1740" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle10:23  %empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_21) nounwind

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="1741" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0">
<![CDATA[
j_cycle10:24  br label %12

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1742" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle10:1  %or_ln22_10 = or i11 %empty_10, 11

]]></Node>
<StgValue><ssdm name="or_ln22_10"/></StgValue>
</operation>

<operation id="1743" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle10:2  %tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1744" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle10:3  %tmp_145 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_10, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1745" st_id="200" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="31" op_0_bw="22">
<![CDATA[
i_cycle10:5  %zext_ln27_30 = zext i22 %tmp_145 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_30"/></StgValue>
</operation>

<operation id="1746" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle10:6  %add_ln32_11 = add i31 %zext_ln27_30, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_11"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1747" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle10:0  %empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_18) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="1748" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="23" op_0_bw="22">
<![CDATA[
i_cycle10:4  %zext_ln25_5 = zext i22 %tmp_145 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_5"/></StgValue>
</operation>

<operation id="1749" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="31">
<![CDATA[
i_cycle10:7  %zext_ln32_10 = zext i31 %add_ln32_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_10"/></StgValue>
</operation>

<operation id="1750" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle10:8  %gmem_addr_35 = getelementptr i32* %gmem, i64 %zext_ln32_10

]]></Node>
<StgValue><ssdm name="gmem_addr_35"/></StgValue>
</operation>

<operation id="1751" st_id="201" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle10:9  %p_wr_req206 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_35, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req206"/></StgValue>
</operation>

<operation id="1752" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
i_cycle10:10  br label %13

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1753" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_11 = phi i12 [ 0, %i_cycle10 ], [ %add_ln25_11, %j_cycle11 ]

]]></Node>
<StgValue><ssdm name="j_0_11"/></StgValue>
</operation>

<operation id="1754" st_id="202" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_11 = icmp eq i12 %j_0_11, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_11"/></StgValue>
</operation>

<operation id="1755" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="1756" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_11 = add i12 %j_0_11, 1

]]></Node>
<StgValue><ssdm name="add_ln25_11"/></StgValue>
</operation>

<operation id="1757" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_11, label %i_cycle11, label %j_cycle11

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1758" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="23" op_0_bw="12">
<![CDATA[
j_cycle11:3  %zext_ln27_33 = zext i12 %j_0_11 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_33"/></StgValue>
</operation>

<operation id="1759" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle11:4  %add_ln27_16 = add i23 %zext_ln25_5, %zext_ln27_33

]]></Node>
<StgValue><ssdm name="add_ln27_16"/></StgValue>
</operation>

<operation id="1760" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="31" op_0_bw="23">
<![CDATA[
j_cycle11:5  %zext_ln27_34 = zext i23 %add_ln27_16 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_34"/></StgValue>
</operation>

<operation id="1761" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle11:6  %add_ln27_17 = add i31 %zext_ln27_34, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_17"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1762" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="31">
<![CDATA[
j_cycle11:7  %zext_ln27_35 = zext i31 %add_ln27_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_35"/></StgValue>
</operation>

<operation id="1763" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle11:8  %gmem_addr_33 = getelementptr i32* %gmem, i64 %zext_ln27_35

]]></Node>
<StgValue><ssdm name="gmem_addr_33"/></StgValue>
</operation>

<operation id="1764" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle11:9  %add_ln28_11 = add i31 %zext_ln27_34, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_11"/></StgValue>
</operation>

<operation id="1765" st_id="203" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle11:12  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1766" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="31">
<![CDATA[
j_cycle11:10  %zext_ln28_11 = zext i31 %add_ln28_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_11"/></StgValue>
</operation>

<operation id="1767" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle11:11  %gmem_addr_34 = getelementptr i32* %gmem, i64 %zext_ln28_11

]]></Node>
<StgValue><ssdm name="gmem_addr_34"/></StgValue>
</operation>

<operation id="1768" st_id="204" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle11:12  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1769" st_id="204" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle11:14  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1770" st_id="205" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle11:12  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1771" st_id="205" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle11:14  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1772" st_id="206" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle11:12  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1773" st_id="206" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle11:14  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1774" st_id="207" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle11:12  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1775" st_id="207" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle11:14  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1776" st_id="208" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle11:12  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1777" st_id="208" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle11:14  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1778" st_id="209" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
j_cycle11:12  %gmem_load_22_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_22_req"/></StgValue>
</operation>

<operation id="1779" st_id="209" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle11:14  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1780" st_id="210" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle11:13  %gmem_addr_33_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_33)

]]></Node>
<StgValue><ssdm name="gmem_addr_33_read"/></StgValue>
</operation>

<operation id="1781" st_id="210" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle11:14  %gmem_load_23_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_23_req"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1782" st_id="211" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle11:15  %gmem_addr_34_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_34)

]]></Node>
<StgValue><ssdm name="gmem_addr_34_read"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1783" st_id="212" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle11:16  %mul_ln30_11 = mul nsw i32 %gmem_addr_34_read, %gmem_addr_33_read

]]></Node>
<StgValue><ssdm name="mul_ln30_11"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1784" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle11:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1785" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle11:1  %tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="1786" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle11:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1787" st_id="213" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle11:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_35, i32 %mul_ln30_11, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="1788" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle11:18  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_23) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="1789" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="0">
<![CDATA[
j_cycle11:19  br label %13

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1790" st_id="214" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)

]]></Node>
<StgValue><ssdm name="p_wr_resp207"/></StgValue>
</operation>

<operation id="1791" st_id="214" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle11:3  %tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1792" st_id="215" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)

]]></Node>
<StgValue><ssdm name="p_wr_resp207"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1793" st_id="216" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)

]]></Node>
<StgValue><ssdm name="p_wr_resp207"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1794" st_id="217" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)

]]></Node>
<StgValue><ssdm name="p_wr_resp207"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1795" st_id="218" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
i_cycle11:0  %p_wr_resp207 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_35)

]]></Node>
<StgValue><ssdm name="p_wr_resp207"/></StgValue>
</operation>

<operation id="1796" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle11:1  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_20) nounwind

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="1797" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle11:2  %or_ln22_11 = or i11 %empty_10, 12

]]></Node>
<StgValue><ssdm name="or_ln22_11"/></StgValue>
</operation>

<operation id="1798" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0">
<![CDATA[
i_cycle11:4  br label %14

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1799" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_12 = phi i12 [ 0, %i_cycle11 ], [ %add_ln25_12, %j_cycle12 ]

]]></Node>
<StgValue><ssdm name="j_0_12"/></StgValue>
</operation>

<operation id="1800" st_id="219" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_12 = icmp eq i12 %j_0_12, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_12"/></StgValue>
</operation>

<operation id="1801" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="1802" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_12 = add i12 %j_0_12, 1

]]></Node>
<StgValue><ssdm name="add_ln25_12"/></StgValue>
</operation>

<operation id="1803" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_12, label %i_cycle12, label %j_cycle12

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1804" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle12:3  %tmp_149 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_11, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1805" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle12:4  %tmp_150 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_149, i12 %j_0_12)

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="1806" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="31" op_0_bw="22">
<![CDATA[
j_cycle12:5  %zext_ln27_37 = zext i22 %tmp_150 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_37"/></StgValue>
</operation>

<operation id="1807" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle12:6  %add_ln27_18 = add i31 %zext_ln27_37, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_18"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1808" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="31">
<![CDATA[
j_cycle12:7  %zext_ln27_38 = zext i31 %add_ln27_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_38"/></StgValue>
</operation>

<operation id="1809" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle12:8  %gmem_addr_36 = getelementptr i32* %gmem, i64 %zext_ln27_38

]]></Node>
<StgValue><ssdm name="gmem_addr_36"/></StgValue>
</operation>

<operation id="1810" st_id="220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle12:9  %add_ln28_12 = add i31 %zext_ln27_37, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_12"/></StgValue>
</operation>

<operation id="1811" st_id="220" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1812" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="31">
<![CDATA[
j_cycle12:10  %zext_ln28_12 = zext i31 %add_ln28_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_12"/></StgValue>
</operation>

<operation id="1813" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle12:11  %gmem_addr_37 = getelementptr i32* %gmem, i64 %zext_ln28_12

]]></Node>
<StgValue><ssdm name="gmem_addr_37"/></StgValue>
</operation>

<operation id="1814" st_id="221" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1815" st_id="221" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1816" st_id="222" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1817" st_id="222" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1818" st_id="223" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1819" st_id="223" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1820" st_id="224" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1821" st_id="224" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1822" st_id="225" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1823" st_id="225" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1824" st_id="226" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:15  %gmem_load_24_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_24_req"/></StgValue>
</operation>

<operation id="1825" st_id="226" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1826" st_id="227" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle12:16  %gmem_addr_36_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_36)

]]></Node>
<StgValue><ssdm name="gmem_addr_36_read"/></StgValue>
</operation>

<operation id="1827" st_id="227" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle12:17  %gmem_load_25_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_25_req"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1828" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle12:12  %add_ln32_12 = add i31 %zext_ln27_37, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_12"/></StgValue>
</operation>

<operation id="1829" st_id="228" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle12:18  %gmem_addr_37_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_37)

]]></Node>
<StgValue><ssdm name="gmem_addr_37_read"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1830" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="31">
<![CDATA[
j_cycle12:13  %zext_ln32_13 = zext i31 %add_ln32_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_13"/></StgValue>
</operation>

<operation id="1831" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle12:14  %gmem_addr_38 = getelementptr i32* %gmem, i64 %zext_ln32_13

]]></Node>
<StgValue><ssdm name="gmem_addr_38"/></StgValue>
</operation>

<operation id="1832" st_id="229" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle12:19  %mul_ln30_12 = mul nsw i32 %gmem_addr_36_read, %gmem_addr_37_read

]]></Node>
<StgValue><ssdm name="mul_ln30_12"/></StgValue>
</operation>

<operation id="1833" st_id="229" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:20  %gmem_addr_38_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_38_req"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="1834" st_id="230" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle12:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_38, i32 %mul_ln30_12, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="1835" st_id="231" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:22  %gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)

]]></Node>
<StgValue><ssdm name="gmem_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="1836" st_id="232" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:22  %gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)

]]></Node>
<StgValue><ssdm name="gmem_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="1837" st_id="233" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:22  %gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)

]]></Node>
<StgValue><ssdm name="gmem_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="1838" st_id="234" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:22  %gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)

]]></Node>
<StgValue><ssdm name="gmem_addr_38_resp"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="1839" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle12:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1840" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle12:1  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1841" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle12:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1842" st_id="235" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle12:22  %gmem_addr_38_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_38)

]]></Node>
<StgValue><ssdm name="gmem_addr_38_resp"/></StgValue>
</operation>

<operation id="1843" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle12:23  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_25) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="1844" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
j_cycle12:24  br label %14

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="1845" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle12:1  %or_ln22_12 = or i11 %empty_10, 13

]]></Node>
<StgValue><ssdm name="or_ln22_12"/></StgValue>
</operation>

<operation id="1846" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle12:2  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1847" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle12:3  %tmp_148 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_12, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1848" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="31" op_0_bw="22">
<![CDATA[
i_cycle12:5  %zext_ln27_36 = zext i22 %tmp_148 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_36"/></StgValue>
</operation>

<operation id="1849" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle12:6  %add_ln32_13 = add i31 %zext_ln27_36, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_13"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="1850" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle12:0  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_22) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="1851" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="23" op_0_bw="22">
<![CDATA[
i_cycle12:4  %zext_ln25_6 = zext i22 %tmp_148 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_6"/></StgValue>
</operation>

<operation id="1852" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="31">
<![CDATA[
i_cycle12:7  %zext_ln32_12 = zext i31 %add_ln32_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_12"/></StgValue>
</operation>

<operation id="1853" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle12:8  %gmem_addr_41 = getelementptr i32* %gmem, i64 %zext_ln32_12

]]></Node>
<StgValue><ssdm name="gmem_addr_41"/></StgValue>
</operation>

<operation id="1854" st_id="237" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle12:9  %p_wr_req208 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_41, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req208"/></StgValue>
</operation>

<operation id="1855" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
i_cycle12:10  br label %15

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="1856" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_13 = phi i12 [ 0, %i_cycle12 ], [ %add_ln25_13, %j_cycle13 ]

]]></Node>
<StgValue><ssdm name="j_0_13"/></StgValue>
</operation>

<operation id="1857" st_id="238" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_13 = icmp eq i12 %j_0_13, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_13"/></StgValue>
</operation>

<operation id="1858" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="1859" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_13 = add i12 %j_0_13, 1

]]></Node>
<StgValue><ssdm name="add_ln25_13"/></StgValue>
</operation>

<operation id="1860" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_13, label %i_cycle13, label %j_cycle13

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1861" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="23" op_0_bw="12">
<![CDATA[
j_cycle13:3  %zext_ln27_39 = zext i12 %j_0_13 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_39"/></StgValue>
</operation>

<operation id="1862" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle13:4  %add_ln27_19 = add i23 %zext_ln25_6, %zext_ln27_39

]]></Node>
<StgValue><ssdm name="add_ln27_19"/></StgValue>
</operation>

<operation id="1863" st_id="238" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="31" op_0_bw="23">
<![CDATA[
j_cycle13:5  %zext_ln27_40 = zext i23 %add_ln27_19 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_40"/></StgValue>
</operation>

<operation id="1864" st_id="238" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle13:6  %add_ln27_20 = add i31 %zext_ln27_40, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_20"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="1865" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="64" op_0_bw="31">
<![CDATA[
j_cycle13:7  %zext_ln27_41 = zext i31 %add_ln27_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_41"/></StgValue>
</operation>

<operation id="1866" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle13:8  %gmem_addr_39 = getelementptr i32* %gmem, i64 %zext_ln27_41

]]></Node>
<StgValue><ssdm name="gmem_addr_39"/></StgValue>
</operation>

<operation id="1867" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle13:9  %add_ln28_13 = add i31 %zext_ln27_40, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_13"/></StgValue>
</operation>

<operation id="1868" st_id="239" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle13:12  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="1869" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="31">
<![CDATA[
j_cycle13:10  %zext_ln28_13 = zext i31 %add_ln28_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_13"/></StgValue>
</operation>

<operation id="1870" st_id="240" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle13:11  %gmem_addr_40 = getelementptr i32* %gmem, i64 %zext_ln28_13

]]></Node>
<StgValue><ssdm name="gmem_addr_40"/></StgValue>
</operation>

<operation id="1871" st_id="240" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle13:12  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1872" st_id="240" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle13:14  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="1873" st_id="241" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle13:12  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1874" st_id="241" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle13:14  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="1875" st_id="242" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle13:12  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1876" st_id="242" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle13:14  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="1877" st_id="243" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle13:12  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1878" st_id="243" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle13:14  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="1879" st_id="244" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle13:12  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1880" st_id="244" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle13:14  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="1881" st_id="245" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
j_cycle13:12  %gmem_load_26_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_26_req"/></StgValue>
</operation>

<operation id="1882" st_id="245" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle13:14  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="1883" st_id="246" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle13:13  %gmem_addr_39_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_39)

]]></Node>
<StgValue><ssdm name="gmem_addr_39_read"/></StgValue>
</operation>

<operation id="1884" st_id="246" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle13:14  %gmem_load_27_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_27_req"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="1885" st_id="247" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle13:15  %gmem_addr_40_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_40)

]]></Node>
<StgValue><ssdm name="gmem_addr_40_read"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="1886" st_id="248" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle13:16  %mul_ln30_13 = mul nsw i32 %gmem_addr_40_read, %gmem_addr_39_read

]]></Node>
<StgValue><ssdm name="mul_ln30_13"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="1887" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle13:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1888" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle13:1  %tmp_27 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1889" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle13:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1890" st_id="249" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle13:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_41, i32 %mul_ln30_13, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="1891" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle13:18  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_27) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="1892" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0">
<![CDATA[
j_cycle13:19  br label %15

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="1893" st_id="250" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)

]]></Node>
<StgValue><ssdm name="p_wr_resp209"/></StgValue>
</operation>

<operation id="1894" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle13:3  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="1895" st_id="251" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)

]]></Node>
<StgValue><ssdm name="p_wr_resp209"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="1896" st_id="252" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)

]]></Node>
<StgValue><ssdm name="p_wr_resp209"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="1897" st_id="253" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)

]]></Node>
<StgValue><ssdm name="p_wr_resp209"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="1898" st_id="254" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
i_cycle13:0  %p_wr_resp209 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_41)

]]></Node>
<StgValue><ssdm name="p_wr_resp209"/></StgValue>
</operation>

<operation id="1899" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle13:1  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_24) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="1900" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle13:2  %or_ln22_13 = or i11 %empty_10, 14

]]></Node>
<StgValue><ssdm name="or_ln22_13"/></StgValue>
</operation>

<operation id="1901" st_id="254" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
i_cycle13:4  br label %16

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="1902" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_14 = phi i12 [ 0, %i_cycle13 ], [ %add_ln25_14, %j_cycle14 ]

]]></Node>
<StgValue><ssdm name="j_0_14"/></StgValue>
</operation>

<operation id="1903" st_id="255" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_14 = icmp eq i12 %j_0_14, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_14"/></StgValue>
</operation>

<operation id="1904" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="1905" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_14 = add i12 %j_0_14, 1

]]></Node>
<StgValue><ssdm name="add_ln25_14"/></StgValue>
</operation>

<operation id="1906" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_14, label %i_cycle14, label %j_cycle14

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1907" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle14:3  %tmp_152 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_13, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1908" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle14:4  %tmp_153 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_152, i12 %j_0_14)

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1909" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="31" op_0_bw="22">
<![CDATA[
j_cycle14:5  %zext_ln27_43 = zext i22 %tmp_153 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_43"/></StgValue>
</operation>

<operation id="1910" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle14:6  %add_ln27_21 = add i31 %zext_ln27_43, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_21"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="1911" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="64" op_0_bw="31">
<![CDATA[
j_cycle14:7  %zext_ln27_44 = zext i31 %add_ln27_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_44"/></StgValue>
</operation>

<operation id="1912" st_id="256" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle14:8  %gmem_addr_42 = getelementptr i32* %gmem, i64 %zext_ln27_44

]]></Node>
<StgValue><ssdm name="gmem_addr_42"/></StgValue>
</operation>

<operation id="1913" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle14:9  %add_ln28_14 = add i31 %zext_ln27_43, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_14"/></StgValue>
</operation>

<operation id="1914" st_id="256" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="1915" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="31">
<![CDATA[
j_cycle14:10  %zext_ln28_14 = zext i31 %add_ln28_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_14"/></StgValue>
</operation>

<operation id="1916" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle14:11  %gmem_addr_43 = getelementptr i32* %gmem, i64 %zext_ln28_14

]]></Node>
<StgValue><ssdm name="gmem_addr_43"/></StgValue>
</operation>

<operation id="1917" st_id="257" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1918" st_id="257" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="1919" st_id="258" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1920" st_id="258" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="1921" st_id="259" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1922" st_id="259" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="1923" st_id="260" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1924" st_id="260" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="1925" st_id="261" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1926" st_id="261" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="1927" st_id="262" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:15  %gmem_load_28_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_28_req"/></StgValue>
</operation>

<operation id="1928" st_id="262" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="1929" st_id="263" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle14:16  %gmem_addr_42_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_42)

]]></Node>
<StgValue><ssdm name="gmem_addr_42_read"/></StgValue>
</operation>

<operation id="1930" st_id="263" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle14:17  %gmem_load_29_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_29_req"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="1931" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle14:12  %add_ln32_14 = add i31 %zext_ln27_43, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_14"/></StgValue>
</operation>

<operation id="1932" st_id="264" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle14:18  %gmem_addr_43_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_43)

]]></Node>
<StgValue><ssdm name="gmem_addr_43_read"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="1933" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="31">
<![CDATA[
j_cycle14:13  %zext_ln32_15 = zext i31 %add_ln32_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_15"/></StgValue>
</operation>

<operation id="1934" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle14:14  %gmem_addr_44 = getelementptr i32* %gmem, i64 %zext_ln32_15

]]></Node>
<StgValue><ssdm name="gmem_addr_44"/></StgValue>
</operation>

<operation id="1935" st_id="265" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle14:19  %mul_ln30_14 = mul nsw i32 %gmem_addr_42_read, %gmem_addr_43_read

]]></Node>
<StgValue><ssdm name="mul_ln30_14"/></StgValue>
</operation>

<operation id="1936" st_id="265" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:20  %gmem_addr_44_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_44_req"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="1937" st_id="266" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle14:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_44, i32 %mul_ln30_14, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="1938" st_id="267" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:22  %gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)

]]></Node>
<StgValue><ssdm name="gmem_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="1939" st_id="268" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:22  %gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)

]]></Node>
<StgValue><ssdm name="gmem_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="1940" st_id="269" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:22  %gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)

]]></Node>
<StgValue><ssdm name="gmem_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="1941" st_id="270" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:22  %gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)

]]></Node>
<StgValue><ssdm name="gmem_addr_44_resp"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="1942" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle14:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1943" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle14:1  %tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1944" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle14:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1945" st_id="271" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle14:22  %gmem_addr_44_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_44)

]]></Node>
<StgValue><ssdm name="gmem_addr_44_resp"/></StgValue>
</operation>

<operation id="1946" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle14:23  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_29) nounwind

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="1947" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0">
<![CDATA[
j_cycle14:24  br label %16

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="1948" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle14:1  %or_ln22_14 = or i11 %empty_10, 15

]]></Node>
<StgValue><ssdm name="or_ln22_14"/></StgValue>
</operation>

<operation id="1949" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle14:2  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1950" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle14:3  %tmp_151 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_14, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="1951" st_id="272" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="31" op_0_bw="22">
<![CDATA[
i_cycle14:5  %zext_ln27_42 = zext i22 %tmp_151 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_42"/></StgValue>
</operation>

<operation id="1952" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle14:6  %add_ln32_15 = add i31 %zext_ln27_42, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_15"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="1953" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle14:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_26) nounwind

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="1954" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="23" op_0_bw="22">
<![CDATA[
i_cycle14:4  %zext_ln25_7 = zext i22 %tmp_151 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_7"/></StgValue>
</operation>

<operation id="1955" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="31">
<![CDATA[
i_cycle14:7  %zext_ln32_14 = zext i31 %add_ln32_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_14"/></StgValue>
</operation>

<operation id="1956" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle14:8  %gmem_addr_47 = getelementptr i32* %gmem, i64 %zext_ln32_14

]]></Node>
<StgValue><ssdm name="gmem_addr_47"/></StgValue>
</operation>

<operation id="1957" st_id="273" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle14:9  %p_wr_req210 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_47, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req210"/></StgValue>
</operation>

<operation id="1958" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
i_cycle14:10  br label %17

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="1959" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_15 = phi i12 [ 0, %i_cycle14 ], [ %add_ln25_15, %j_cycle15 ]

]]></Node>
<StgValue><ssdm name="j_0_15"/></StgValue>
</operation>

<operation id="1960" st_id="274" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_15 = icmp eq i12 %j_0_15, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_15"/></StgValue>
</operation>

<operation id="1961" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="1962" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_15 = add i12 %j_0_15, 1

]]></Node>
<StgValue><ssdm name="add_ln25_15"/></StgValue>
</operation>

<operation id="1963" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_15, label %i_cycle15, label %j_cycle15

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="1964" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="23" op_0_bw="12">
<![CDATA[
j_cycle15:3  %zext_ln27_45 = zext i12 %j_0_15 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_45"/></StgValue>
</operation>

<operation id="1965" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle15:4  %add_ln27_22 = add i23 %zext_ln25_7, %zext_ln27_45

]]></Node>
<StgValue><ssdm name="add_ln27_22"/></StgValue>
</operation>

<operation id="1966" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="31" op_0_bw="23">
<![CDATA[
j_cycle15:5  %zext_ln27_46 = zext i23 %add_ln27_22 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_46"/></StgValue>
</operation>

<operation id="1967" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle15:6  %add_ln27_23 = add i31 %zext_ln27_46, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_23"/></StgValue>
</operation>

<operation id="1968" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle15:9  %add_ln28_15 = add i31 %zext_ln27_46, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_15"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="1969" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="64" op_0_bw="31">
<![CDATA[
j_cycle15:7  %zext_ln27_47 = zext i31 %add_ln27_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_47"/></StgValue>
</operation>

<operation id="1970" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle15:8  %gmem_addr_45 = getelementptr i32* %gmem, i64 %zext_ln27_47

]]></Node>
<StgValue><ssdm name="gmem_addr_45"/></StgValue>
</operation>

<operation id="1971" st_id="275" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle15:12  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="1972" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="31">
<![CDATA[
j_cycle15:10  %zext_ln28_15 = zext i31 %add_ln28_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_15"/></StgValue>
</operation>

<operation id="1973" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle15:11  %gmem_addr_46 = getelementptr i32* %gmem, i64 %zext_ln28_15

]]></Node>
<StgValue><ssdm name="gmem_addr_46"/></StgValue>
</operation>

<operation id="1974" st_id="276" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle15:12  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1975" st_id="276" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle15:14  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="1976" st_id="277" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle15:12  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1977" st_id="277" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle15:14  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="1978" st_id="278" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle15:12  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1979" st_id="278" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle15:14  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="1980" st_id="279" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle15:12  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1981" st_id="279" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle15:14  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="1982" st_id="280" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle15:12  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1983" st_id="280" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle15:14  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="1984" st_id="281" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
j_cycle15:12  %gmem_load_30_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_30_req"/></StgValue>
</operation>

<operation id="1985" st_id="281" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle15:14  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="1986" st_id="282" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle15:13  %gmem_addr_45_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_45)

]]></Node>
<StgValue><ssdm name="gmem_addr_45_read"/></StgValue>
</operation>

<operation id="1987" st_id="282" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle15:14  %gmem_load_31_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_31_req"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="1988" st_id="283" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle15:15  %gmem_addr_46_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_46)

]]></Node>
<StgValue><ssdm name="gmem_addr_46_read"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="1989" st_id="284" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle15:16  %mul_ln30_15 = mul nsw i32 %gmem_addr_46_read, %gmem_addr_45_read

]]></Node>
<StgValue><ssdm name="mul_ln30_15"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="1990" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle15:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="1991" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle15:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1992" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle15:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="1993" st_id="285" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle15:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_47, i32 %mul_ln30_15, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="1994" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle15:18  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_31) nounwind

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1995" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="0">
<![CDATA[
j_cycle15:19  br label %17

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="1996" st_id="286" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)

]]></Node>
<StgValue><ssdm name="p_wr_resp211"/></StgValue>
</operation>

<operation id="1997" st_id="286" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle15:3  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="1998" st_id="287" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)

]]></Node>
<StgValue><ssdm name="p_wr_resp211"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="1999" st_id="288" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)

]]></Node>
<StgValue><ssdm name="p_wr_resp211"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="2000" st_id="289" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)

]]></Node>
<StgValue><ssdm name="p_wr_resp211"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="2001" st_id="290" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1">
<![CDATA[
i_cycle15:0  %p_wr_resp211 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_47)

]]></Node>
<StgValue><ssdm name="p_wr_resp211"/></StgValue>
</operation>

<operation id="2002" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle15:1  %empty_54 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_28) nounwind

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="2003" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle15:2  %or_ln22_15 = or i11 %empty_10, 16

]]></Node>
<StgValue><ssdm name="or_ln22_15"/></StgValue>
</operation>

<operation id="2004" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
i_cycle15:4  br label %18

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="2005" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_16 = phi i12 [ 0, %i_cycle15 ], [ %add_ln25_16, %j_cycle16 ]

]]></Node>
<StgValue><ssdm name="j_0_16"/></StgValue>
</operation>

<operation id="2006" st_id="291" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_16 = icmp eq i12 %j_0_16, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_16"/></StgValue>
</operation>

<operation id="2007" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="2008" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_16 = add i12 %j_0_16, 1

]]></Node>
<StgValue><ssdm name="add_ln25_16"/></StgValue>
</operation>

<operation id="2009" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_16, label %i_cycle16, label %j_cycle16

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2010" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle16:3  %tmp_155 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_15, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="2011" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle16:4  %tmp_156 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_155, i12 %j_0_16)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="2012" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="31" op_0_bw="22">
<![CDATA[
j_cycle16:5  %zext_ln27_49 = zext i22 %tmp_156 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_49"/></StgValue>
</operation>

<operation id="2013" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle16:6  %add_ln27_24 = add i31 %zext_ln27_49, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_24"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="2014" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="31">
<![CDATA[
j_cycle16:7  %zext_ln27_50 = zext i31 %add_ln27_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_50"/></StgValue>
</operation>

<operation id="2015" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle16:8  %gmem_addr_48 = getelementptr i32* %gmem, i64 %zext_ln27_50

]]></Node>
<StgValue><ssdm name="gmem_addr_48"/></StgValue>
</operation>

<operation id="2016" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle16:9  %add_ln28_16 = add i31 %zext_ln27_49, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_16"/></StgValue>
</operation>

<operation id="2017" st_id="292" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="2018" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="64" op_0_bw="31">
<![CDATA[
j_cycle16:10  %zext_ln28_16 = zext i31 %add_ln28_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_16"/></StgValue>
</operation>

<operation id="2019" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle16:11  %gmem_addr_49 = getelementptr i32* %gmem, i64 %zext_ln28_16

]]></Node>
<StgValue><ssdm name="gmem_addr_49"/></StgValue>
</operation>

<operation id="2020" st_id="293" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2021" st_id="293" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="2022" st_id="294" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2023" st_id="294" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="2024" st_id="295" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2025" st_id="295" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="2026" st_id="296" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2027" st_id="296" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="2028" st_id="297" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2029" st_id="297" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="2030" st_id="298" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:15  %gmem_load_32_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_32_req"/></StgValue>
</operation>

<operation id="2031" st_id="298" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="2032" st_id="299" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle16:16  %gmem_addr_48_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_48)

]]></Node>
<StgValue><ssdm name="gmem_addr_48_read"/></StgValue>
</operation>

<operation id="2033" st_id="299" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle16:17  %gmem_load_33_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_33_req"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="2034" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle16:12  %add_ln32_16 = add i31 %zext_ln27_49, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_16"/></StgValue>
</operation>

<operation id="2035" st_id="300" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle16:18  %gmem_addr_49_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_49)

]]></Node>
<StgValue><ssdm name="gmem_addr_49_read"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="2036" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="64" op_0_bw="31">
<![CDATA[
j_cycle16:13  %zext_ln32_17 = zext i31 %add_ln32_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_17"/></StgValue>
</operation>

<operation id="2037" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle16:14  %gmem_addr_50 = getelementptr i32* %gmem, i64 %zext_ln32_17

]]></Node>
<StgValue><ssdm name="gmem_addr_50"/></StgValue>
</operation>

<operation id="2038" st_id="301" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle16:19  %mul_ln30_16 = mul nsw i32 %gmem_addr_48_read, %gmem_addr_49_read

]]></Node>
<StgValue><ssdm name="mul_ln30_16"/></StgValue>
</operation>

<operation id="2039" st_id="301" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:20  %gmem_addr_50_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_50_req"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="2040" st_id="302" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle16:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_50, i32 %mul_ln30_16, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="2041" st_id="303" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:22  %gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="gmem_addr_50_resp"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="2042" st_id="304" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:22  %gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="gmem_addr_50_resp"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="2043" st_id="305" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:22  %gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="gmem_addr_50_resp"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="2044" st_id="306" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:22  %gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="gmem_addr_50_resp"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="2045" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle16:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2046" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle16:1  %tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="2047" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle16:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2048" st_id="307" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle16:22  %gmem_addr_50_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_50)

]]></Node>
<StgValue><ssdm name="gmem_addr_50_resp"/></StgValue>
</operation>

<operation id="2049" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle16:23  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_33) nounwind

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="2050" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="0" op_0_bw="0">
<![CDATA[
j_cycle16:24  br label %18

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="2051" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle16:1  %or_ln22_16 = or i11 %empty_10, 17

]]></Node>
<StgValue><ssdm name="or_ln22_16"/></StgValue>
</operation>

<operation id="2052" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle16:2  %tmp_32 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="2053" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle16:3  %tmp_154 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_16, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="2054" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="31" op_0_bw="22">
<![CDATA[
i_cycle16:5  %zext_ln27_48 = zext i22 %tmp_154 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_48"/></StgValue>
</operation>

<operation id="2055" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle16:6  %add_ln32_17 = add i31 %zext_ln27_48, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_17"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="2056" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle16:0  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_30) nounwind

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="2057" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="23" op_0_bw="22">
<![CDATA[
i_cycle16:4  %zext_ln25_8 = zext i22 %tmp_154 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_8"/></StgValue>
</operation>

<operation id="2058" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="31">
<![CDATA[
i_cycle16:7  %zext_ln32_16 = zext i31 %add_ln32_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_16"/></StgValue>
</operation>

<operation id="2059" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle16:8  %gmem_addr_53 = getelementptr i32* %gmem, i64 %zext_ln32_16

]]></Node>
<StgValue><ssdm name="gmem_addr_53"/></StgValue>
</operation>

<operation id="2060" st_id="309" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle16:9  %p_wr_req212 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_53, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req212"/></StgValue>
</operation>

<operation id="2061" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0">
<![CDATA[
i_cycle16:10  br label %19

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="2062" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_17 = phi i12 [ 0, %i_cycle16 ], [ %add_ln25_17, %j_cycle17 ]

]]></Node>
<StgValue><ssdm name="j_0_17"/></StgValue>
</operation>

<operation id="2063" st_id="310" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_17 = icmp eq i12 %j_0_17, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_17"/></StgValue>
</operation>

<operation id="2064" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="2065" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_17 = add i12 %j_0_17, 1

]]></Node>
<StgValue><ssdm name="add_ln25_17"/></StgValue>
</operation>

<operation id="2066" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_17, label %i_cycle17, label %j_cycle17

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2067" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="23" op_0_bw="12">
<![CDATA[
j_cycle17:3  %zext_ln27_51 = zext i12 %j_0_17 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_51"/></StgValue>
</operation>

<operation id="2068" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle17:4  %add_ln27_25 = add i23 %zext_ln25_8, %zext_ln27_51

]]></Node>
<StgValue><ssdm name="add_ln27_25"/></StgValue>
</operation>

<operation id="2069" st_id="310" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="31" op_0_bw="23">
<![CDATA[
j_cycle17:5  %zext_ln27_52 = zext i23 %add_ln27_25 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_52"/></StgValue>
</operation>

<operation id="2070" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle17:6  %add_ln27_26 = add i31 %zext_ln27_52, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_26"/></StgValue>
</operation>

<operation id="2071" st_id="310" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle17:9  %add_ln28_17 = add i31 %zext_ln27_52, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_17"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="2072" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="31">
<![CDATA[
j_cycle17:7  %zext_ln27_53 = zext i31 %add_ln27_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_53"/></StgValue>
</operation>

<operation id="2073" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle17:8  %gmem_addr_51 = getelementptr i32* %gmem, i64 %zext_ln27_53

]]></Node>
<StgValue><ssdm name="gmem_addr_51"/></StgValue>
</operation>

<operation id="2074" st_id="311" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle17:12  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="2075" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="31">
<![CDATA[
j_cycle17:10  %zext_ln28_17 = zext i31 %add_ln28_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_17"/></StgValue>
</operation>

<operation id="2076" st_id="312" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle17:11  %gmem_addr_52 = getelementptr i32* %gmem, i64 %zext_ln28_17

]]></Node>
<StgValue><ssdm name="gmem_addr_52"/></StgValue>
</operation>

<operation id="2077" st_id="312" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle17:12  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2078" st_id="312" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle17:14  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="2079" st_id="313" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle17:12  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2080" st_id="313" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle17:14  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="2081" st_id="314" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle17:12  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2082" st_id="314" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle17:14  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="2083" st_id="315" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle17:12  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2084" st_id="315" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle17:14  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="2085" st_id="316" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle17:12  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2086" st_id="316" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle17:14  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="2087" st_id="317" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
j_cycle17:12  %gmem_load_34_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_34_req"/></StgValue>
</operation>

<operation id="2088" st_id="317" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle17:14  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="2089" st_id="318" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle17:13  %gmem_addr_51_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_51)

]]></Node>
<StgValue><ssdm name="gmem_addr_51_read"/></StgValue>
</operation>

<operation id="2090" st_id="318" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle17:14  %gmem_load_35_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_35_req"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="2091" st_id="319" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle17:15  %gmem_addr_52_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_52)

]]></Node>
<StgValue><ssdm name="gmem_addr_52_read"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="2092" st_id="320" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle17:16  %mul_ln30_17 = mul nsw i32 %gmem_addr_52_read, %gmem_addr_51_read

]]></Node>
<StgValue><ssdm name="mul_ln30_17"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="2093" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle17:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2094" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle17:1  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="2095" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle17:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2096" st_id="321" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle17:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_53, i32 %mul_ln30_17, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="2097" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle17:18  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_35) nounwind

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="2098" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0">
<![CDATA[
j_cycle17:19  br label %19

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="2099" st_id="322" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="p_wr_resp213"/></StgValue>
</operation>

<operation id="2100" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle17:3  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="2101" st_id="323" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="p_wr_resp213"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="2102" st_id="324" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="p_wr_resp213"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="2103" st_id="325" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="p_wr_resp213"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="2104" st_id="326" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1">
<![CDATA[
i_cycle17:0  %p_wr_resp213 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_53)

]]></Node>
<StgValue><ssdm name="p_wr_resp213"/></StgValue>
</operation>

<operation id="2105" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle17:1  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_32) nounwind

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="2106" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle17:2  %or_ln22_17 = or i11 %empty_10, 18

]]></Node>
<StgValue><ssdm name="or_ln22_17"/></StgValue>
</operation>

<operation id="2107" st_id="326" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0">
<![CDATA[
i_cycle17:4  br label %20

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="2108" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_18 = phi i12 [ 0, %i_cycle17 ], [ %add_ln25_18, %j_cycle18 ]

]]></Node>
<StgValue><ssdm name="j_0_18"/></StgValue>
</operation>

<operation id="2109" st_id="327" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_18 = icmp eq i12 %j_0_18, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_18"/></StgValue>
</operation>

<operation id="2110" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="2111" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_18 = add i12 %j_0_18, 1

]]></Node>
<StgValue><ssdm name="add_ln25_18"/></StgValue>
</operation>

<operation id="2112" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_18, label %i_cycle18, label %j_cycle18

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2113" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle18:3  %tmp_158 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_17, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2114" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle18:4  %tmp_159 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_158, i12 %j_0_18)

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2115" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="31" op_0_bw="22">
<![CDATA[
j_cycle18:5  %zext_ln27_55 = zext i22 %tmp_159 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_55"/></StgValue>
</operation>

<operation id="2116" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle18:6  %add_ln27_27 = add i31 %zext_ln27_55, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_27"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="2117" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="64" op_0_bw="31">
<![CDATA[
j_cycle18:7  %zext_ln27_56 = zext i31 %add_ln27_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_56"/></StgValue>
</operation>

<operation id="2118" st_id="328" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle18:8  %gmem_addr_54 = getelementptr i32* %gmem, i64 %zext_ln27_56

]]></Node>
<StgValue><ssdm name="gmem_addr_54"/></StgValue>
</operation>

<operation id="2119" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle18:9  %add_ln28_18 = add i31 %zext_ln27_55, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_18"/></StgValue>
</operation>

<operation id="2120" st_id="328" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="2121" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="64" op_0_bw="31">
<![CDATA[
j_cycle18:10  %zext_ln28_18 = zext i31 %add_ln28_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_18"/></StgValue>
</operation>

<operation id="2122" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle18:11  %gmem_addr_55 = getelementptr i32* %gmem, i64 %zext_ln28_18

]]></Node>
<StgValue><ssdm name="gmem_addr_55"/></StgValue>
</operation>

<operation id="2123" st_id="329" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2124" st_id="329" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="2125" st_id="330" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2126" st_id="330" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="2127" st_id="331" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2128" st_id="331" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="2129" st_id="332" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2130" st_id="332" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="2131" st_id="333" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2132" st_id="333" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="2133" st_id="334" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:15  %gmem_load_36_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_36_req"/></StgValue>
</operation>

<operation id="2134" st_id="334" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="2135" st_id="335" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle18:16  %gmem_addr_54_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_54)

]]></Node>
<StgValue><ssdm name="gmem_addr_54_read"/></StgValue>
</operation>

<operation id="2136" st_id="335" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle18:17  %gmem_load_37_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_37_req"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="2137" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle18:12  %add_ln32_18 = add i31 %zext_ln27_55, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_18"/></StgValue>
</operation>

<operation id="2138" st_id="336" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle18:18  %gmem_addr_55_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_55)

]]></Node>
<StgValue><ssdm name="gmem_addr_55_read"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="2139" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="64" op_0_bw="31">
<![CDATA[
j_cycle18:13  %zext_ln32_19 = zext i31 %add_ln32_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_19"/></StgValue>
</operation>

<operation id="2140" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle18:14  %gmem_addr_56 = getelementptr i32* %gmem, i64 %zext_ln32_19

]]></Node>
<StgValue><ssdm name="gmem_addr_56"/></StgValue>
</operation>

<operation id="2141" st_id="337" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle18:19  %mul_ln30_18 = mul nsw i32 %gmem_addr_54_read, %gmem_addr_55_read

]]></Node>
<StgValue><ssdm name="mul_ln30_18"/></StgValue>
</operation>

<operation id="2142" st_id="337" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:20  %gmem_addr_56_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_req"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="2143" st_id="338" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle18:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_56, i32 %mul_ln30_18, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="2144" st_id="339" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:22  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="2145" st_id="340" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:22  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="2146" st_id="341" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:22  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="2147" st_id="342" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:22  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="2148" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle18:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2149" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle18:1  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="2150" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle18:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2151" st_id="343" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle18:22  %gmem_addr_56_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_56)

]]></Node>
<StgValue><ssdm name="gmem_addr_56_resp"/></StgValue>
</operation>

<operation id="2152" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle18:23  %empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_37) nounwind

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="2153" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0">
<![CDATA[
j_cycle18:24  br label %20

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="2154" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle18:1  %or_ln22_18 = or i11 %empty_10, 19

]]></Node>
<StgValue><ssdm name="or_ln22_18"/></StgValue>
</operation>

<operation id="2155" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle18:2  %tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="2156" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle18:3  %tmp_157 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_18, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="2157" st_id="344" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="31" op_0_bw="22">
<![CDATA[
i_cycle18:5  %zext_ln27_54 = zext i22 %tmp_157 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_54"/></StgValue>
</operation>

<operation id="2158" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle18:6  %add_ln32_19 = add i31 %zext_ln27_54, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_19"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="2159" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle18:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_34) nounwind

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="2160" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="23" op_0_bw="22">
<![CDATA[
i_cycle18:4  %zext_ln25_9 = zext i22 %tmp_157 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_9"/></StgValue>
</operation>

<operation id="2161" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="64" op_0_bw="31">
<![CDATA[
i_cycle18:7  %zext_ln32_18 = zext i31 %add_ln32_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_18"/></StgValue>
</operation>

<operation id="2162" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle18:8  %gmem_addr_59 = getelementptr i32* %gmem, i64 %zext_ln32_18

]]></Node>
<StgValue><ssdm name="gmem_addr_59"/></StgValue>
</operation>

<operation id="2163" st_id="345" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle18:9  %p_wr_req214 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_59, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req214"/></StgValue>
</operation>

<operation id="2164" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0">
<![CDATA[
i_cycle18:10  br label %21

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="2165" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_19 = phi i12 [ 0, %i_cycle18 ], [ %add_ln25_19, %j_cycle19 ]

]]></Node>
<StgValue><ssdm name="j_0_19"/></StgValue>
</operation>

<operation id="2166" st_id="346" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_19 = icmp eq i12 %j_0_19, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_19"/></StgValue>
</operation>

<operation id="2167" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="2168" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_19 = add i12 %j_0_19, 1

]]></Node>
<StgValue><ssdm name="add_ln25_19"/></StgValue>
</operation>

<operation id="2169" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_19, label %i_cycle19, label %j_cycle19

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2170" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="23" op_0_bw="12">
<![CDATA[
j_cycle19:3  %zext_ln27_57 = zext i12 %j_0_19 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_57"/></StgValue>
</operation>

<operation id="2171" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle19:4  %add_ln27_28 = add i23 %zext_ln25_9, %zext_ln27_57

]]></Node>
<StgValue><ssdm name="add_ln27_28"/></StgValue>
</operation>

<operation id="2172" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="31" op_0_bw="23">
<![CDATA[
j_cycle19:5  %zext_ln27_58 = zext i23 %add_ln27_28 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_58"/></StgValue>
</operation>

<operation id="2173" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle19:6  %add_ln27_29 = add i31 %zext_ln27_58, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_29"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="2174" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="31">
<![CDATA[
j_cycle19:7  %zext_ln27_59 = zext i31 %add_ln27_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_59"/></StgValue>
</operation>

<operation id="2175" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle19:8  %gmem_addr_57 = getelementptr i32* %gmem, i64 %zext_ln27_59

]]></Node>
<StgValue><ssdm name="gmem_addr_57"/></StgValue>
</operation>

<operation id="2176" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle19:9  %add_ln28_19 = add i31 %zext_ln27_58, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_19"/></StgValue>
</operation>

<operation id="2177" st_id="347" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle19:12  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="2178" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="64" op_0_bw="31">
<![CDATA[
j_cycle19:10  %zext_ln28_19 = zext i31 %add_ln28_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_19"/></StgValue>
</operation>

<operation id="2179" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle19:11  %gmem_addr_58 = getelementptr i32* %gmem, i64 %zext_ln28_19

]]></Node>
<StgValue><ssdm name="gmem_addr_58"/></StgValue>
</operation>

<operation id="2180" st_id="348" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle19:12  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2181" st_id="348" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle19:14  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="2182" st_id="349" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle19:12  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2183" st_id="349" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle19:14  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="2184" st_id="350" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle19:12  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2185" st_id="350" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle19:14  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="2186" st_id="351" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle19:12  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2187" st_id="351" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle19:14  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="2188" st_id="352" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle19:12  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2189" st_id="352" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle19:14  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="2190" st_id="353" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
j_cycle19:12  %gmem_load_38_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_38_req"/></StgValue>
</operation>

<operation id="2191" st_id="353" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle19:14  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="2192" st_id="354" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle19:13  %gmem_addr_57_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_57)

]]></Node>
<StgValue><ssdm name="gmem_addr_57_read"/></StgValue>
</operation>

<operation id="2193" st_id="354" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle19:14  %gmem_load_39_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_39_req"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="2194" st_id="355" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle19:15  %gmem_addr_58_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_58)

]]></Node>
<StgValue><ssdm name="gmem_addr_58_read"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="2195" st_id="356" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle19:16  %mul_ln30_19 = mul nsw i32 %gmem_addr_58_read, %gmem_addr_57_read

]]></Node>
<StgValue><ssdm name="mul_ln30_19"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="2196" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle19:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2197" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle19:1  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="2198" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle19:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2199" st_id="357" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle19:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_59, i32 %mul_ln30_19, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="2200" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle19:18  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_39) nounwind

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="2201" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="0" op_0_bw="0">
<![CDATA[
j_cycle19:19  br label %21

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="2202" st_id="358" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="p_wr_resp215"/></StgValue>
</operation>

<operation id="2203" st_id="358" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle19:3  %tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="2204" st_id="359" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="p_wr_resp215"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="2205" st_id="360" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="p_wr_resp215"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="2206" st_id="361" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="p_wr_resp215"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="2207" st_id="362" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1">
<![CDATA[
i_cycle19:0  %p_wr_resp215 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_59)

]]></Node>
<StgValue><ssdm name="p_wr_resp215"/></StgValue>
</operation>

<operation id="2208" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle19:1  %empty_66 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_36) nounwind

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="2209" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle19:2  %or_ln22_19 = or i11 %empty_10, 20

]]></Node>
<StgValue><ssdm name="or_ln22_19"/></StgValue>
</operation>

<operation id="2210" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0">
<![CDATA[
i_cycle19:4  br label %22

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="2211" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_20 = phi i12 [ 0, %i_cycle19 ], [ %add_ln25_20, %j_cycle20 ]

]]></Node>
<StgValue><ssdm name="j_0_20"/></StgValue>
</operation>

<operation id="2212" st_id="363" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_20 = icmp eq i12 %j_0_20, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_20"/></StgValue>
</operation>

<operation id="2213" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="2214" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_20 = add i12 %j_0_20, 1

]]></Node>
<StgValue><ssdm name="add_ln25_20"/></StgValue>
</operation>

<operation id="2215" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_20, label %i_cycle20, label %j_cycle20

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2216" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle20:3  %tmp_161 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_19, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2217" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle20:4  %tmp_162 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_161, i12 %j_0_20)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="2218" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="31" op_0_bw="22">
<![CDATA[
j_cycle20:5  %zext_ln27_61 = zext i22 %tmp_162 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_61"/></StgValue>
</operation>

<operation id="2219" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle20:6  %add_ln27_30 = add i31 %zext_ln27_61, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_30"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="2220" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="31">
<![CDATA[
j_cycle20:7  %zext_ln27_62 = zext i31 %add_ln27_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_62"/></StgValue>
</operation>

<operation id="2221" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle20:8  %gmem_addr_60 = getelementptr i32* %gmem, i64 %zext_ln27_62

]]></Node>
<StgValue><ssdm name="gmem_addr_60"/></StgValue>
</operation>

<operation id="2222" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle20:9  %add_ln28_20 = add i31 %zext_ln27_61, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_20"/></StgValue>
</operation>

<operation id="2223" st_id="364" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="2224" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="64" op_0_bw="31">
<![CDATA[
j_cycle20:10  %zext_ln28_20 = zext i31 %add_ln28_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_20"/></StgValue>
</operation>

<operation id="2225" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle20:11  %gmem_addr_61 = getelementptr i32* %gmem, i64 %zext_ln28_20

]]></Node>
<StgValue><ssdm name="gmem_addr_61"/></StgValue>
</operation>

<operation id="2226" st_id="365" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2227" st_id="365" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="2228" st_id="366" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2229" st_id="366" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="2230" st_id="367" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2231" st_id="367" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="2232" st_id="368" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2233" st_id="368" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="2234" st_id="369" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2235" st_id="369" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="2236" st_id="370" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:15  %gmem_load_40_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_40_req"/></StgValue>
</operation>

<operation id="2237" st_id="370" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="2238" st_id="371" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle20:16  %gmem_addr_60_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_60)

]]></Node>
<StgValue><ssdm name="gmem_addr_60_read"/></StgValue>
</operation>

<operation id="2239" st_id="371" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle20:17  %gmem_load_41_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_41_req"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="2240" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle20:12  %add_ln32_20 = add i31 %zext_ln27_61, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_20"/></StgValue>
</operation>

<operation id="2241" st_id="372" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle20:18  %gmem_addr_61_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_61)

]]></Node>
<StgValue><ssdm name="gmem_addr_61_read"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="2242" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="31">
<![CDATA[
j_cycle20:13  %zext_ln32_21 = zext i31 %add_ln32_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_21"/></StgValue>
</operation>

<operation id="2243" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle20:14  %gmem_addr_62 = getelementptr i32* %gmem, i64 %zext_ln32_21

]]></Node>
<StgValue><ssdm name="gmem_addr_62"/></StgValue>
</operation>

<operation id="2244" st_id="373" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle20:19  %mul_ln30_20 = mul nsw i32 %gmem_addr_60_read, %gmem_addr_61_read

]]></Node>
<StgValue><ssdm name="mul_ln30_20"/></StgValue>
</operation>

<operation id="2245" st_id="373" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:20  %gmem_addr_62_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_req"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="2246" st_id="374" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle20:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_62, i32 %mul_ln30_20, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="2247" st_id="375" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:22  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="2248" st_id="376" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:22  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="2249" st_id="377" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:22  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="2250" st_id="378" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:22  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="2251" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle20:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2252" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle20:1  %tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="2253" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle20:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2254" st_id="379" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle20:22  %gmem_addr_62_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_62)

]]></Node>
<StgValue><ssdm name="gmem_addr_62_resp"/></StgValue>
</operation>

<operation id="2255" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle20:23  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_41) nounwind

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="2256" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0">
<![CDATA[
j_cycle20:24  br label %22

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="2257" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle20:1  %or_ln22_20 = or i11 %empty_10, 21

]]></Node>
<StgValue><ssdm name="or_ln22_20"/></StgValue>
</operation>

<operation id="2258" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle20:2  %tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="2259" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle20:3  %tmp_160 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_20, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2260" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="31" op_0_bw="22">
<![CDATA[
i_cycle20:5  %zext_ln27_60 = zext i22 %tmp_160 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_60"/></StgValue>
</operation>

<operation id="2261" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle20:6  %add_ln32_21 = add i31 %zext_ln27_60, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_21"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="2262" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle20:0  %empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_38) nounwind

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="2263" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="23" op_0_bw="22">
<![CDATA[
i_cycle20:4  %zext_ln25_10 = zext i22 %tmp_160 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_10"/></StgValue>
</operation>

<operation id="2264" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="31">
<![CDATA[
i_cycle20:7  %zext_ln32_20 = zext i31 %add_ln32_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_20"/></StgValue>
</operation>

<operation id="2265" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle20:8  %gmem_addr_65 = getelementptr i32* %gmem, i64 %zext_ln32_20

]]></Node>
<StgValue><ssdm name="gmem_addr_65"/></StgValue>
</operation>

<operation id="2266" st_id="381" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle20:9  %p_wr_req216 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_65, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req216"/></StgValue>
</operation>

<operation id="2267" st_id="381" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0">
<![CDATA[
i_cycle20:10  br label %23

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="2268" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_21 = phi i12 [ 0, %i_cycle20 ], [ %add_ln25_21, %j_cycle21 ]

]]></Node>
<StgValue><ssdm name="j_0_21"/></StgValue>
</operation>

<operation id="2269" st_id="382" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_21 = icmp eq i12 %j_0_21, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_21"/></StgValue>
</operation>

<operation id="2270" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_73"/></StgValue>
</operation>

<operation id="2271" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_21 = add i12 %j_0_21, 1

]]></Node>
<StgValue><ssdm name="add_ln25_21"/></StgValue>
</operation>

<operation id="2272" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_21, label %i_cycle21, label %j_cycle21

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2273" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="23" op_0_bw="12">
<![CDATA[
j_cycle21:3  %zext_ln27_63 = zext i12 %j_0_21 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_63"/></StgValue>
</operation>

<operation id="2274" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle21:4  %add_ln27_31 = add i23 %zext_ln25_10, %zext_ln27_63

]]></Node>
<StgValue><ssdm name="add_ln27_31"/></StgValue>
</operation>

<operation id="2275" st_id="382" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="31" op_0_bw="23">
<![CDATA[
j_cycle21:5  %zext_ln27_64 = zext i23 %add_ln27_31 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_64"/></StgValue>
</operation>

<operation id="2276" st_id="382" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle21:6  %add_ln27_32 = add i31 %zext_ln27_64, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_32"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="2277" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="64" op_0_bw="31">
<![CDATA[
j_cycle21:7  %zext_ln27_65 = zext i31 %add_ln27_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_65"/></StgValue>
</operation>

<operation id="2278" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle21:8  %gmem_addr_63 = getelementptr i32* %gmem, i64 %zext_ln27_65

]]></Node>
<StgValue><ssdm name="gmem_addr_63"/></StgValue>
</operation>

<operation id="2279" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle21:9  %add_ln28_21 = add i31 %zext_ln27_64, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_21"/></StgValue>
</operation>

<operation id="2280" st_id="383" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle21:12  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="2281" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="64" op_0_bw="31">
<![CDATA[
j_cycle21:10  %zext_ln28_21 = zext i31 %add_ln28_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_21"/></StgValue>
</operation>

<operation id="2282" st_id="384" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle21:11  %gmem_addr_64 = getelementptr i32* %gmem, i64 %zext_ln28_21

]]></Node>
<StgValue><ssdm name="gmem_addr_64"/></StgValue>
</operation>

<operation id="2283" st_id="384" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle21:12  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2284" st_id="384" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle21:14  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="2285" st_id="385" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle21:12  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2286" st_id="385" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle21:14  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="2287" st_id="386" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle21:12  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2288" st_id="386" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle21:14  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="2289" st_id="387" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle21:12  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2290" st_id="387" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle21:14  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="2291" st_id="388" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle21:12  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2292" st_id="388" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle21:14  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="2293" st_id="389" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
j_cycle21:12  %gmem_load_42_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_42_req"/></StgValue>
</operation>

<operation id="2294" st_id="389" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle21:14  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="2295" st_id="390" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle21:13  %gmem_addr_63_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_63)

]]></Node>
<StgValue><ssdm name="gmem_addr_63_read"/></StgValue>
</operation>

<operation id="2296" st_id="390" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle21:14  %gmem_load_43_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_43_req"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="2297" st_id="391" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle21:15  %gmem_addr_64_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_64)

]]></Node>
<StgValue><ssdm name="gmem_addr_64_read"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="2298" st_id="392" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle21:16  %mul_ln30_21 = mul nsw i32 %gmem_addr_64_read, %gmem_addr_63_read

]]></Node>
<StgValue><ssdm name="mul_ln30_21"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="2299" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle21:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2300" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle21:1  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="2301" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle21:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2302" st_id="393" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle21:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_65, i32 %mul_ln30_21, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="2303" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle21:18  %empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_43) nounwind

]]></Node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="2304" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0">
<![CDATA[
j_cycle21:19  br label %23

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="2305" st_id="394" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="p_wr_resp217"/></StgValue>
</operation>

<operation id="2306" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle21:3  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="2307" st_id="395" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="p_wr_resp217"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="2308" st_id="396" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="p_wr_resp217"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="2309" st_id="397" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="p_wr_resp217"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="2310" st_id="398" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1">
<![CDATA[
i_cycle21:0  %p_wr_resp217 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_65)

]]></Node>
<StgValue><ssdm name="p_wr_resp217"/></StgValue>
</operation>

<operation id="2311" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle21:1  %empty_72 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_40) nounwind

]]></Node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="2312" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle21:2  %or_ln22_21 = or i11 %empty_10, 22

]]></Node>
<StgValue><ssdm name="or_ln22_21"/></StgValue>
</operation>

<operation id="2313" st_id="398" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0">
<![CDATA[
i_cycle21:4  br label %24

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="2314" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_22 = phi i12 [ 0, %i_cycle21 ], [ %add_ln25_22, %j_cycle22 ]

]]></Node>
<StgValue><ssdm name="j_0_22"/></StgValue>
</operation>

<operation id="2315" st_id="399" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_22 = icmp eq i12 %j_0_22, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_22"/></StgValue>
</operation>

<operation id="2316" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="2317" st_id="399" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_22 = add i12 %j_0_22, 1

]]></Node>
<StgValue><ssdm name="add_ln25_22"/></StgValue>
</operation>

<operation id="2318" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_22, label %i_cycle22, label %j_cycle22

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2319" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle22:3  %tmp_164 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_21, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="2320" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle22:4  %tmp_165 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_164, i12 %j_0_22)

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="2321" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="31" op_0_bw="22">
<![CDATA[
j_cycle22:5  %zext_ln27_67 = zext i22 %tmp_165 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_67"/></StgValue>
</operation>

<operation id="2322" st_id="399" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle22:6  %add_ln27_33 = add i31 %zext_ln27_67, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_33"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="2323" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="31">
<![CDATA[
j_cycle22:7  %zext_ln27_68 = zext i31 %add_ln27_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_68"/></StgValue>
</operation>

<operation id="2324" st_id="400" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle22:8  %gmem_addr_66 = getelementptr i32* %gmem, i64 %zext_ln27_68

]]></Node>
<StgValue><ssdm name="gmem_addr_66"/></StgValue>
</operation>

<operation id="2325" st_id="400" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle22:9  %add_ln28_22 = add i31 %zext_ln27_67, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_22"/></StgValue>
</operation>

<operation id="2326" st_id="400" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="2327" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="31">
<![CDATA[
j_cycle22:10  %zext_ln28_22 = zext i31 %add_ln28_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_22"/></StgValue>
</operation>

<operation id="2328" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle22:11  %gmem_addr_67 = getelementptr i32* %gmem, i64 %zext_ln28_22

]]></Node>
<StgValue><ssdm name="gmem_addr_67"/></StgValue>
</operation>

<operation id="2329" st_id="401" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2330" st_id="401" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="2331" st_id="402" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2332" st_id="402" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="2333" st_id="403" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2334" st_id="403" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="2335" st_id="404" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2336" st_id="404" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="2337" st_id="405" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2338" st_id="405" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="2339" st_id="406" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:15  %gmem_load_44_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_44_req"/></StgValue>
</operation>

<operation id="2340" st_id="406" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="2341" st_id="407" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle22:16  %gmem_addr_66_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_66)

]]></Node>
<StgValue><ssdm name="gmem_addr_66_read"/></StgValue>
</operation>

<operation id="2342" st_id="407" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle22:17  %gmem_load_45_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_45_req"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="2343" st_id="408" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle22:12  %add_ln32_22 = add i31 %zext_ln27_67, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_22"/></StgValue>
</operation>

<operation id="2344" st_id="408" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle22:18  %gmem_addr_67_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_67)

]]></Node>
<StgValue><ssdm name="gmem_addr_67_read"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="2345" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="31">
<![CDATA[
j_cycle22:13  %zext_ln32_23 = zext i31 %add_ln32_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_23"/></StgValue>
</operation>

<operation id="2346" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle22:14  %gmem_addr_68 = getelementptr i32* %gmem, i64 %zext_ln32_23

]]></Node>
<StgValue><ssdm name="gmem_addr_68"/></StgValue>
</operation>

<operation id="2347" st_id="409" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle22:19  %mul_ln30_22 = mul nsw i32 %gmem_addr_66_read, %gmem_addr_67_read

]]></Node>
<StgValue><ssdm name="mul_ln30_22"/></StgValue>
</operation>

<operation id="2348" st_id="409" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:20  %gmem_addr_68_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_req"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="2349" st_id="410" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle22:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_68, i32 %mul_ln30_22, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="2350" st_id="411" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:22  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="2351" st_id="412" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:22  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="2352" st_id="413" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:22  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="2353" st_id="414" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:22  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="2354" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle22:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2355" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle22:1  %tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="2356" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle22:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2357" st_id="415" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle22:22  %gmem_addr_68_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_68)

]]></Node>
<StgValue><ssdm name="gmem_addr_68_resp"/></StgValue>
</operation>

<operation id="2358" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle22:23  %empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_45) nounwind

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="2359" st_id="415" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="0">
<![CDATA[
j_cycle22:24  br label %24

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="2360" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle22:1  %or_ln22_22 = or i11 %empty_10, 23

]]></Node>
<StgValue><ssdm name="or_ln22_22"/></StgValue>
</operation>

<operation id="2361" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle22:2  %tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="2362" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle22:3  %tmp_163 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_22, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="2363" st_id="416" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="31" op_0_bw="22">
<![CDATA[
i_cycle22:5  %zext_ln27_66 = zext i22 %tmp_163 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_66"/></StgValue>
</operation>

<operation id="2364" st_id="416" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle22:6  %add_ln32_23 = add i31 %zext_ln27_66, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_23"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="2365" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle22:0  %empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_42) nounwind

]]></Node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="2366" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="23" op_0_bw="22">
<![CDATA[
i_cycle22:4  %zext_ln25_11 = zext i22 %tmp_163 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_11"/></StgValue>
</operation>

<operation id="2367" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="31">
<![CDATA[
i_cycle22:7  %zext_ln32_22 = zext i31 %add_ln32_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_22"/></StgValue>
</operation>

<operation id="2368" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle22:8  %gmem_addr_71 = getelementptr i32* %gmem, i64 %zext_ln32_22

]]></Node>
<StgValue><ssdm name="gmem_addr_71"/></StgValue>
</operation>

<operation id="2369" st_id="417" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle22:9  %p_wr_req218 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_71, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req218"/></StgValue>
</operation>

<operation id="2370" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="0">
<![CDATA[
i_cycle22:10  br label %25

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="2371" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_23 = phi i12 [ 0, %i_cycle22 ], [ %add_ln25_23, %j_cycle23 ]

]]></Node>
<StgValue><ssdm name="j_0_23"/></StgValue>
</operation>

<operation id="2372" st_id="418" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_23 = icmp eq i12 %j_0_23, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_23"/></StgValue>
</operation>

<operation id="2373" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="2374" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_23 = add i12 %j_0_23, 1

]]></Node>
<StgValue><ssdm name="add_ln25_23"/></StgValue>
</operation>

<operation id="2375" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_23, label %i_cycle23, label %j_cycle23

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2376" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="23" op_0_bw="12">
<![CDATA[
j_cycle23:3  %zext_ln27_69 = zext i12 %j_0_23 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_69"/></StgValue>
</operation>

<operation id="2377" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle23:4  %add_ln27_34 = add i23 %zext_ln25_11, %zext_ln27_69

]]></Node>
<StgValue><ssdm name="add_ln27_34"/></StgValue>
</operation>

<operation id="2378" st_id="418" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="31" op_0_bw="23">
<![CDATA[
j_cycle23:5  %zext_ln27_70 = zext i23 %add_ln27_34 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_70"/></StgValue>
</operation>

<operation id="2379" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle23:6  %add_ln27_35 = add i31 %zext_ln27_70, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_35"/></StgValue>
</operation>

<operation id="2380" st_id="418" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle23:9  %add_ln28_23 = add i31 %zext_ln27_70, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_23"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="2381" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="31">
<![CDATA[
j_cycle23:7  %zext_ln27_71 = zext i31 %add_ln27_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_71"/></StgValue>
</operation>

<operation id="2382" st_id="419" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle23:8  %gmem_addr_69 = getelementptr i32* %gmem, i64 %zext_ln27_71

]]></Node>
<StgValue><ssdm name="gmem_addr_69"/></StgValue>
</operation>

<operation id="2383" st_id="419" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle23:12  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="2384" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="64" op_0_bw="31">
<![CDATA[
j_cycle23:10  %zext_ln28_23 = zext i31 %add_ln28_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_23"/></StgValue>
</operation>

<operation id="2385" st_id="420" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle23:11  %gmem_addr_70 = getelementptr i32* %gmem, i64 %zext_ln28_23

]]></Node>
<StgValue><ssdm name="gmem_addr_70"/></StgValue>
</operation>

<operation id="2386" st_id="420" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle23:12  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2387" st_id="420" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle23:14  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="2388" st_id="421" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle23:12  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2389" st_id="421" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle23:14  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="2390" st_id="422" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle23:12  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2391" st_id="422" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle23:14  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="2392" st_id="423" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle23:12  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2393" st_id="423" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle23:14  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="2394" st_id="424" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle23:12  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2395" st_id="424" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle23:14  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="2396" st_id="425" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
j_cycle23:12  %gmem_load_46_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_46_req"/></StgValue>
</operation>

<operation id="2397" st_id="425" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle23:14  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="2398" st_id="426" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle23:13  %gmem_addr_69_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_69)

]]></Node>
<StgValue><ssdm name="gmem_addr_69_read"/></StgValue>
</operation>

<operation id="2399" st_id="426" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle23:14  %gmem_load_47_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_47_req"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="2400" st_id="427" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle23:15  %gmem_addr_70_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_70)

]]></Node>
<StgValue><ssdm name="gmem_addr_70_read"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="2401" st_id="428" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle23:16  %mul_ln30_23 = mul nsw i32 %gmem_addr_70_read, %gmem_addr_69_read

]]></Node>
<StgValue><ssdm name="mul_ln30_23"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="2402" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle23:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2403" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle23:1  %tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2404" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle23:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2405" st_id="429" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle23:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_71, i32 %mul_ln30_23, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="2406" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle23:18  %empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_47) nounwind

]]></Node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="2407" st_id="429" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
j_cycle23:19  br label %25

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="2408" st_id="430" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="p_wr_resp219"/></StgValue>
</operation>

<operation id="2409" st_id="430" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle23:3  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="2410" st_id="431" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="p_wr_resp219"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="2411" st_id="432" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="p_wr_resp219"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="2412" st_id="433" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="p_wr_resp219"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="2413" st_id="434" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1">
<![CDATA[
i_cycle23:0  %p_wr_resp219 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_71)

]]></Node>
<StgValue><ssdm name="p_wr_resp219"/></StgValue>
</operation>

<operation id="2414" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle23:1  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_44) nounwind

]]></Node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="2415" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle23:2  %or_ln22_23 = or i11 %empty_10, 24

]]></Node>
<StgValue><ssdm name="or_ln22_23"/></StgValue>
</operation>

<operation id="2416" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
i_cycle23:4  br label %26

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="2417" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_24 = phi i12 [ 0, %i_cycle23 ], [ %add_ln25_24, %j_cycle24 ]

]]></Node>
<StgValue><ssdm name="j_0_24"/></StgValue>
</operation>

<operation id="2418" st_id="435" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_24 = icmp eq i12 %j_0_24, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_24"/></StgValue>
</operation>

<operation id="2419" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="2420" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_24 = add i12 %j_0_24, 1

]]></Node>
<StgValue><ssdm name="add_ln25_24"/></StgValue>
</operation>

<operation id="2421" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_24, label %i_cycle24, label %j_cycle24

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2422" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle24:3  %tmp_167 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_23, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="2423" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle24:4  %tmp_168 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_167, i12 %j_0_24)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="2424" st_id="435" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="31" op_0_bw="22">
<![CDATA[
j_cycle24:5  %zext_ln27_73 = zext i22 %tmp_168 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_73"/></StgValue>
</operation>

<operation id="2425" st_id="435" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle24:6  %add_ln27_36 = add i31 %zext_ln27_73, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_36"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="2426" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="64" op_0_bw="31">
<![CDATA[
j_cycle24:7  %zext_ln27_74 = zext i31 %add_ln27_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_74"/></StgValue>
</operation>

<operation id="2427" st_id="436" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle24:8  %gmem_addr_72 = getelementptr i32* %gmem, i64 %zext_ln27_74

]]></Node>
<StgValue><ssdm name="gmem_addr_72"/></StgValue>
</operation>

<operation id="2428" st_id="436" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle24:9  %add_ln28_24 = add i31 %zext_ln27_73, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_24"/></StgValue>
</operation>

<operation id="2429" st_id="436" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="2430" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="31">
<![CDATA[
j_cycle24:10  %zext_ln28_24 = zext i31 %add_ln28_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_24"/></StgValue>
</operation>

<operation id="2431" st_id="437" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle24:11  %gmem_addr_73 = getelementptr i32* %gmem, i64 %zext_ln28_24

]]></Node>
<StgValue><ssdm name="gmem_addr_73"/></StgValue>
</operation>

<operation id="2432" st_id="437" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2433" st_id="437" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="2434" st_id="438" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2435" st_id="438" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="2436" st_id="439" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2437" st_id="439" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="2438" st_id="440" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2439" st_id="440" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="2440" st_id="441" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2441" st_id="441" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="2442" st_id="442" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:15  %gmem_load_48_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_48_req"/></StgValue>
</operation>

<operation id="2443" st_id="442" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="2444" st_id="443" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle24:16  %gmem_addr_72_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_72)

]]></Node>
<StgValue><ssdm name="gmem_addr_72_read"/></StgValue>
</operation>

<operation id="2445" st_id="443" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle24:17  %gmem_load_49_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_49_req"/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="2446" st_id="444" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle24:12  %add_ln32_24 = add i31 %zext_ln27_73, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_24"/></StgValue>
</operation>

<operation id="2447" st_id="444" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle24:18  %gmem_addr_73_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_73)

]]></Node>
<StgValue><ssdm name="gmem_addr_73_read"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="2448" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="31">
<![CDATA[
j_cycle24:13  %zext_ln32_25 = zext i31 %add_ln32_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_25"/></StgValue>
</operation>

<operation id="2449" st_id="445" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle24:14  %gmem_addr_74 = getelementptr i32* %gmem, i64 %zext_ln32_25

]]></Node>
<StgValue><ssdm name="gmem_addr_74"/></StgValue>
</operation>

<operation id="2450" st_id="445" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle24:19  %mul_ln30_24 = mul nsw i32 %gmem_addr_72_read, %gmem_addr_73_read

]]></Node>
<StgValue><ssdm name="mul_ln30_24"/></StgValue>
</operation>

<operation id="2451" st_id="445" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:20  %gmem_addr_74_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_req"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="2452" st_id="446" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle24:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_74, i32 %mul_ln30_24, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="2453" st_id="447" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:22  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="2454" st_id="448" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:22  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="449" st_id="449">

<operation id="2455" st_id="449" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:22  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="450" st_id="450">

<operation id="2456" st_id="450" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:22  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>
</state>

<state id="451" st_id="451">

<operation id="2457" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle24:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2458" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle24:1  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="2459" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle24:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2460" st_id="451" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle24:22  %gmem_addr_74_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_74)

]]></Node>
<StgValue><ssdm name="gmem_addr_74_resp"/></StgValue>
</operation>

<operation id="2461" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle24:23  %empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_49) nounwind

]]></Node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="2462" st_id="451" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="0">
<![CDATA[
j_cycle24:24  br label %26

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="452" st_id="452">

<operation id="2463" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle24:1  %or_ln22_24 = or i11 %empty_10, 25

]]></Node>
<StgValue><ssdm name="or_ln22_24"/></StgValue>
</operation>

<operation id="2464" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle24:2  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="2465" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle24:3  %tmp_166 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_24, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="2466" st_id="452" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="31" op_0_bw="22">
<![CDATA[
i_cycle24:5  %zext_ln27_72 = zext i22 %tmp_166 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_72"/></StgValue>
</operation>

<operation id="2467" st_id="452" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle24:6  %add_ln32_25 = add i31 %zext_ln27_72, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_25"/></StgValue>
</operation>
</state>

<state id="453" st_id="453">

<operation id="2468" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle24:0  %empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_46) nounwind

]]></Node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="2469" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="23" op_0_bw="22">
<![CDATA[
i_cycle24:4  %zext_ln25_12 = zext i22 %tmp_166 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_12"/></StgValue>
</operation>

<operation id="2470" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="31">
<![CDATA[
i_cycle24:7  %zext_ln32_24 = zext i31 %add_ln32_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_24"/></StgValue>
</operation>

<operation id="2471" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle24:8  %gmem_addr_77 = getelementptr i32* %gmem, i64 %zext_ln32_24

]]></Node>
<StgValue><ssdm name="gmem_addr_77"/></StgValue>
</operation>

<operation id="2472" st_id="453" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle24:9  %p_wr_req220 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_77, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req220"/></StgValue>
</operation>

<operation id="2473" st_id="453" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="0">
<![CDATA[
i_cycle24:10  br label %27

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="454" st_id="454">

<operation id="2474" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_25 = phi i12 [ 0, %i_cycle24 ], [ %add_ln25_25, %j_cycle25 ]

]]></Node>
<StgValue><ssdm name="j_0_25"/></StgValue>
</operation>

<operation id="2475" st_id="454" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_25 = icmp eq i12 %j_0_25, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_25"/></StgValue>
</operation>

<operation id="2476" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="2477" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_25 = add i12 %j_0_25, 1

]]></Node>
<StgValue><ssdm name="add_ln25_25"/></StgValue>
</operation>

<operation id="2478" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_25, label %i_cycle25, label %j_cycle25

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2479" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="23" op_0_bw="12">
<![CDATA[
j_cycle25:3  %zext_ln27_75 = zext i12 %j_0_25 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_75"/></StgValue>
</operation>

<operation id="2480" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle25:4  %add_ln27_37 = add i23 %zext_ln25_12, %zext_ln27_75

]]></Node>
<StgValue><ssdm name="add_ln27_37"/></StgValue>
</operation>

<operation id="2481" st_id="454" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="31" op_0_bw="23">
<![CDATA[
j_cycle25:5  %zext_ln27_76 = zext i23 %add_ln27_37 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_76"/></StgValue>
</operation>

<operation id="2482" st_id="454" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle25:6  %add_ln27_38 = add i31 %zext_ln27_76, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_38"/></StgValue>
</operation>
</state>

<state id="455" st_id="455">

<operation id="2483" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="64" op_0_bw="31">
<![CDATA[
j_cycle25:7  %zext_ln27_77 = zext i31 %add_ln27_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_77"/></StgValue>
</operation>

<operation id="2484" st_id="455" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle25:8  %gmem_addr_75 = getelementptr i32* %gmem, i64 %zext_ln27_77

]]></Node>
<StgValue><ssdm name="gmem_addr_75"/></StgValue>
</operation>

<operation id="2485" st_id="455" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle25:9  %add_ln28_25 = add i31 %zext_ln27_76, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_25"/></StgValue>
</operation>

<operation id="2486" st_id="455" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle25:12  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>
</state>

<state id="456" st_id="456">

<operation id="2487" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="64" op_0_bw="31">
<![CDATA[
j_cycle25:10  %zext_ln28_25 = zext i31 %add_ln28_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_25"/></StgValue>
</operation>

<operation id="2488" st_id="456" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle25:11  %gmem_addr_76 = getelementptr i32* %gmem, i64 %zext_ln28_25

]]></Node>
<StgValue><ssdm name="gmem_addr_76"/></StgValue>
</operation>

<operation id="2489" st_id="456" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle25:12  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2490" st_id="456" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle25:14  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="457" st_id="457">

<operation id="2491" st_id="457" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle25:12  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2492" st_id="457" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle25:14  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="458" st_id="458">

<operation id="2493" st_id="458" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle25:12  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2494" st_id="458" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle25:14  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="459" st_id="459">

<operation id="2495" st_id="459" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle25:12  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2496" st_id="459" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle25:14  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="460" st_id="460">

<operation id="2497" st_id="460" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle25:12  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2498" st_id="460" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle25:14  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="461" st_id="461">

<operation id="2499" st_id="461" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
j_cycle25:12  %gmem_load_50_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_50_req"/></StgValue>
</operation>

<operation id="2500" st_id="461" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle25:14  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="462" st_id="462">

<operation id="2501" st_id="462" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle25:13  %gmem_addr_75_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_75)

]]></Node>
<StgValue><ssdm name="gmem_addr_75_read"/></StgValue>
</operation>

<operation id="2502" st_id="462" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle25:14  %gmem_load_51_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_51_req"/></StgValue>
</operation>
</state>

<state id="463" st_id="463">

<operation id="2503" st_id="463" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle25:15  %gmem_addr_76_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_76)

]]></Node>
<StgValue><ssdm name="gmem_addr_76_read"/></StgValue>
</operation>
</state>

<state id="464" st_id="464">

<operation id="2504" st_id="464" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle25:16  %mul_ln30_25 = mul nsw i32 %gmem_addr_76_read, %gmem_addr_75_read

]]></Node>
<StgValue><ssdm name="mul_ln30_25"/></StgValue>
</operation>
</state>

<state id="465" st_id="465">

<operation id="2505" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle25:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2506" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle25:1  %tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="2507" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle25:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2508" st_id="465" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle25:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_77, i32 %mul_ln30_25, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="2509" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle25:18  %empty_86 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_51) nounwind

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="2510" st_id="465" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
j_cycle25:19  br label %27

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="466" st_id="466">

<operation id="2511" st_id="466" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="p_wr_resp221"/></StgValue>
</operation>

<operation id="2512" st_id="466" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle25:3  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>
</state>

<state id="467" st_id="467">

<operation id="2513" st_id="467" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="p_wr_resp221"/></StgValue>
</operation>
</state>

<state id="468" st_id="468">

<operation id="2514" st_id="468" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="p_wr_resp221"/></StgValue>
</operation>
</state>

<state id="469" st_id="469">

<operation id="2515" st_id="469" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="p_wr_resp221"/></StgValue>
</operation>
</state>

<state id="470" st_id="470">

<operation id="2516" st_id="470" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1">
<![CDATA[
i_cycle25:0  %p_wr_resp221 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_77)

]]></Node>
<StgValue><ssdm name="p_wr_resp221"/></StgValue>
</operation>

<operation id="2517" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle25:1  %empty_84 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_48) nounwind

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="2518" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle25:2  %or_ln22_25 = or i11 %empty_10, 26

]]></Node>
<StgValue><ssdm name="or_ln22_25"/></StgValue>
</operation>

<operation id="2519" st_id="470" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
i_cycle25:4  br label %28

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="471" st_id="471">

<operation id="2520" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_26 = phi i12 [ 0, %i_cycle25 ], [ %add_ln25_26, %j_cycle26 ]

]]></Node>
<StgValue><ssdm name="j_0_26"/></StgValue>
</operation>

<operation id="2521" st_id="471" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_26 = icmp eq i12 %j_0_26, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_26"/></StgValue>
</operation>

<operation id="2522" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="2523" st_id="471" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_26 = add i12 %j_0_26, 1

]]></Node>
<StgValue><ssdm name="add_ln25_26"/></StgValue>
</operation>

<operation id="2524" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_26, label %i_cycle26, label %j_cycle26

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2525" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle26:3  %tmp_170 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_25, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="2526" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle26:4  %tmp_171 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_170, i12 %j_0_26)

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="2527" st_id="471" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="31" op_0_bw="22">
<![CDATA[
j_cycle26:5  %zext_ln27_79 = zext i22 %tmp_171 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_79"/></StgValue>
</operation>

<operation id="2528" st_id="471" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle26:6  %add_ln27_39 = add i31 %zext_ln27_79, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_39"/></StgValue>
</operation>
</state>

<state id="472" st_id="472">

<operation id="2529" st_id="472" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="31">
<![CDATA[
j_cycle26:7  %zext_ln27_80 = zext i31 %add_ln27_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_80"/></StgValue>
</operation>

<operation id="2530" st_id="472" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle26:8  %gmem_addr_78 = getelementptr i32* %gmem, i64 %zext_ln27_80

]]></Node>
<StgValue><ssdm name="gmem_addr_78"/></StgValue>
</operation>

<operation id="2531" st_id="472" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle26:9  %add_ln28_26 = add i31 %zext_ln27_79, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_26"/></StgValue>
</operation>

<operation id="2532" st_id="472" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>
</state>

<state id="473" st_id="473">

<operation id="2533" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="31">
<![CDATA[
j_cycle26:10  %zext_ln28_26 = zext i31 %add_ln28_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_26"/></StgValue>
</operation>

<operation id="2534" st_id="473" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle26:11  %gmem_addr_79 = getelementptr i32* %gmem, i64 %zext_ln28_26

]]></Node>
<StgValue><ssdm name="gmem_addr_79"/></StgValue>
</operation>

<operation id="2535" st_id="473" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2536" st_id="473" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="474" st_id="474">

<operation id="2537" st_id="474" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2538" st_id="474" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="475" st_id="475">

<operation id="2539" st_id="475" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2540" st_id="475" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="476" st_id="476">

<operation id="2541" st_id="476" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2542" st_id="476" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="477" st_id="477">

<operation id="2543" st_id="477" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2544" st_id="477" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="478" st_id="478">

<operation id="2545" st_id="478" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:15  %gmem_load_52_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_52_req"/></StgValue>
</operation>

<operation id="2546" st_id="478" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="479" st_id="479">

<operation id="2547" st_id="479" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle26:16  %gmem_addr_78_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_78)

]]></Node>
<StgValue><ssdm name="gmem_addr_78_read"/></StgValue>
</operation>

<operation id="2548" st_id="479" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle26:17  %gmem_load_53_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_53_req"/></StgValue>
</operation>
</state>

<state id="480" st_id="480">

<operation id="2549" st_id="480" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle26:12  %add_ln32_26 = add i31 %zext_ln27_79, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_26"/></StgValue>
</operation>

<operation id="2550" st_id="480" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle26:18  %gmem_addr_79_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_79)

]]></Node>
<StgValue><ssdm name="gmem_addr_79_read"/></StgValue>
</operation>
</state>

<state id="481" st_id="481">

<operation id="2551" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="64" op_0_bw="31">
<![CDATA[
j_cycle26:13  %zext_ln32_27 = zext i31 %add_ln32_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_27"/></StgValue>
</operation>

<operation id="2552" st_id="481" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle26:14  %gmem_addr_80 = getelementptr i32* %gmem, i64 %zext_ln32_27

]]></Node>
<StgValue><ssdm name="gmem_addr_80"/></StgValue>
</operation>

<operation id="2553" st_id="481" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle26:19  %mul_ln30_26 = mul nsw i32 %gmem_addr_78_read, %gmem_addr_79_read

]]></Node>
<StgValue><ssdm name="mul_ln30_26"/></StgValue>
</operation>

<operation id="2554" st_id="481" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:20  %gmem_addr_80_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_req"/></StgValue>
</operation>
</state>

<state id="482" st_id="482">

<operation id="2555" st_id="482" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle26:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_80, i32 %mul_ln30_26, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="483" st_id="483">

<operation id="2556" st_id="483" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:22  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>
</state>

<state id="484" st_id="484">

<operation id="2557" st_id="484" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:22  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>
</state>

<state id="485" st_id="485">

<operation id="2558" st_id="485" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:22  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>
</state>

<state id="486" st_id="486">

<operation id="2559" st_id="486" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:22  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>
</state>

<state id="487" st_id="487">

<operation id="2560" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle26:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2561" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle26:1  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="2562" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle26:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2563" st_id="487" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle26:22  %gmem_addr_80_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_80)

]]></Node>
<StgValue><ssdm name="gmem_addr_80_resp"/></StgValue>
</operation>

<operation id="2564" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle26:23  %empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_53) nounwind

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="2565" st_id="487" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="0">
<![CDATA[
j_cycle26:24  br label %28

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="488" st_id="488">

<operation id="2566" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle26:1  %or_ln22_26 = or i11 %empty_10, 27

]]></Node>
<StgValue><ssdm name="or_ln22_26"/></StgValue>
</operation>

<operation id="2567" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle26:2  %tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="2568" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle26:3  %tmp_169 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_26, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="2569" st_id="488" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="31" op_0_bw="22">
<![CDATA[
i_cycle26:5  %zext_ln27_78 = zext i22 %tmp_169 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_78"/></StgValue>
</operation>

<operation id="2570" st_id="488" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle26:6  %add_ln32_27 = add i31 %zext_ln27_78, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_27"/></StgValue>
</operation>
</state>

<state id="489" st_id="489">

<operation id="2571" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle26:0  %empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_50) nounwind

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="2572" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="23" op_0_bw="22">
<![CDATA[
i_cycle26:4  %zext_ln25_13 = zext i22 %tmp_169 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_13"/></StgValue>
</operation>

<operation id="2573" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="31">
<![CDATA[
i_cycle26:7  %zext_ln32_26 = zext i31 %add_ln32_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_26"/></StgValue>
</operation>

<operation id="2574" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle26:8  %gmem_addr_83 = getelementptr i32* %gmem, i64 %zext_ln32_26

]]></Node>
<StgValue><ssdm name="gmem_addr_83"/></StgValue>
</operation>

<operation id="2575" st_id="489" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle26:9  %p_wr_req222 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_83, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req222"/></StgValue>
</operation>

<operation id="2576" st_id="489" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0">
<![CDATA[
i_cycle26:10  br label %29

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="490" st_id="490">

<operation id="2577" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_27 = phi i12 [ 0, %i_cycle26 ], [ %add_ln25_27, %j_cycle27 ]

]]></Node>
<StgValue><ssdm name="j_0_27"/></StgValue>
</operation>

<operation id="2578" st_id="490" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_27 = icmp eq i12 %j_0_27, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_27"/></StgValue>
</operation>

<operation id="2579" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_91 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="2580" st_id="490" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_27 = add i12 %j_0_27, 1

]]></Node>
<StgValue><ssdm name="add_ln25_27"/></StgValue>
</operation>

<operation id="2581" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_27, label %i_cycle27, label %j_cycle27

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2582" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="23" op_0_bw="12">
<![CDATA[
j_cycle27:3  %zext_ln27_81 = zext i12 %j_0_27 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_81"/></StgValue>
</operation>

<operation id="2583" st_id="490" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle27:4  %add_ln27_40 = add i23 %zext_ln25_13, %zext_ln27_81

]]></Node>
<StgValue><ssdm name="add_ln27_40"/></StgValue>
</operation>

<operation id="2584" st_id="490" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="31" op_0_bw="23">
<![CDATA[
j_cycle27:5  %zext_ln27_82 = zext i23 %add_ln27_40 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_82"/></StgValue>
</operation>

<operation id="2585" st_id="490" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle27:6  %add_ln27_41 = add i31 %zext_ln27_82, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_41"/></StgValue>
</operation>
</state>

<state id="491" st_id="491">

<operation id="2586" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="31">
<![CDATA[
j_cycle27:7  %zext_ln27_83 = zext i31 %add_ln27_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_83"/></StgValue>
</operation>

<operation id="2587" st_id="491" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle27:8  %gmem_addr_81 = getelementptr i32* %gmem, i64 %zext_ln27_83

]]></Node>
<StgValue><ssdm name="gmem_addr_81"/></StgValue>
</operation>

<operation id="2588" st_id="491" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle27:9  %add_ln28_27 = add i31 %zext_ln27_82, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_27"/></StgValue>
</operation>

<operation id="2589" st_id="491" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle27:12  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>
</state>

<state id="492" st_id="492">

<operation id="2590" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="31">
<![CDATA[
j_cycle27:10  %zext_ln28_27 = zext i31 %add_ln28_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_27"/></StgValue>
</operation>

<operation id="2591" st_id="492" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle27:11  %gmem_addr_82 = getelementptr i32* %gmem, i64 %zext_ln28_27

]]></Node>
<StgValue><ssdm name="gmem_addr_82"/></StgValue>
</operation>

<operation id="2592" st_id="492" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle27:12  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2593" st_id="492" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle27:14  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="493" st_id="493">

<operation id="2594" st_id="493" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle27:12  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2595" st_id="493" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle27:14  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="494" st_id="494">

<operation id="2596" st_id="494" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle27:12  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2597" st_id="494" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle27:14  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="495" st_id="495">

<operation id="2598" st_id="495" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle27:12  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2599" st_id="495" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle27:14  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="496" st_id="496">

<operation id="2600" st_id="496" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle27:12  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2601" st_id="496" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle27:14  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="497" st_id="497">

<operation id="2602" st_id="497" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
j_cycle27:12  %gmem_load_54_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_54_req"/></StgValue>
</operation>

<operation id="2603" st_id="497" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle27:14  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="498" st_id="498">

<operation id="2604" st_id="498" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle27:13  %gmem_addr_81_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_81)

]]></Node>
<StgValue><ssdm name="gmem_addr_81_read"/></StgValue>
</operation>

<operation id="2605" st_id="498" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle27:14  %gmem_load_55_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_55_req"/></StgValue>
</operation>
</state>

<state id="499" st_id="499">

<operation id="2606" st_id="499" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle27:15  %gmem_addr_82_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_82)

]]></Node>
<StgValue><ssdm name="gmem_addr_82_read"/></StgValue>
</operation>
</state>

<state id="500" st_id="500">

<operation id="2607" st_id="500" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle27:16  %mul_ln30_27 = mul nsw i32 %gmem_addr_82_read, %gmem_addr_81_read

]]></Node>
<StgValue><ssdm name="mul_ln30_27"/></StgValue>
</operation>
</state>

<state id="501" st_id="501">

<operation id="2608" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle27:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2609" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle27:1  %tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="2610" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle27:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2611" st_id="501" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle27:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_83, i32 %mul_ln30_27, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="2612" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle27:18  %empty_92 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_55) nounwind

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="2613" st_id="501" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0">
<![CDATA[
j_cycle27:19  br label %29

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="502" st_id="502">

<operation id="2614" st_id="502" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="p_wr_resp223"/></StgValue>
</operation>

<operation id="2615" st_id="502" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle27:3  %tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>
</state>

<state id="503" st_id="503">

<operation id="2616" st_id="503" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="p_wr_resp223"/></StgValue>
</operation>
</state>

<state id="504" st_id="504">

<operation id="2617" st_id="504" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="p_wr_resp223"/></StgValue>
</operation>
</state>

<state id="505" st_id="505">

<operation id="2618" st_id="505" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="p_wr_resp223"/></StgValue>
</operation>
</state>

<state id="506" st_id="506">

<operation id="2619" st_id="506" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
i_cycle27:0  %p_wr_resp223 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_83)

]]></Node>
<StgValue><ssdm name="p_wr_resp223"/></StgValue>
</operation>

<operation id="2620" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle27:1  %empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_52) nounwind

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="2621" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle27:2  %or_ln22_27 = or i11 %empty_10, 28

]]></Node>
<StgValue><ssdm name="or_ln22_27"/></StgValue>
</operation>

<operation id="2622" st_id="506" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0">
<![CDATA[
i_cycle27:4  br label %30

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="507" st_id="507">

<operation id="2623" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_28 = phi i12 [ 0, %i_cycle27 ], [ %add_ln25_28, %j_cycle28 ]

]]></Node>
<StgValue><ssdm name="j_0_28"/></StgValue>
</operation>

<operation id="2624" st_id="507" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_28 = icmp eq i12 %j_0_28, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_28"/></StgValue>
</operation>

<operation id="2625" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="2626" st_id="507" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_28 = add i12 %j_0_28, 1

]]></Node>
<StgValue><ssdm name="add_ln25_28"/></StgValue>
</operation>

<operation id="2627" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_28, label %i_cycle28, label %j_cycle28

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2628" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle28:3  %tmp_173 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_27, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="2629" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle28:4  %tmp_174 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_173, i12 %j_0_28)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="2630" st_id="507" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="31" op_0_bw="22">
<![CDATA[
j_cycle28:5  %zext_ln27_85 = zext i22 %tmp_174 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_85"/></StgValue>
</operation>

<operation id="2631" st_id="507" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle28:6  %add_ln27_42 = add i31 %zext_ln27_85, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_42"/></StgValue>
</operation>
</state>

<state id="508" st_id="508">

<operation id="2632" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="31">
<![CDATA[
j_cycle28:7  %zext_ln27_86 = zext i31 %add_ln27_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_86"/></StgValue>
</operation>

<operation id="2633" st_id="508" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle28:8  %gmem_addr_84 = getelementptr i32* %gmem, i64 %zext_ln27_86

]]></Node>
<StgValue><ssdm name="gmem_addr_84"/></StgValue>
</operation>

<operation id="2634" st_id="508" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle28:9  %add_ln28_28 = add i31 %zext_ln27_85, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_28"/></StgValue>
</operation>

<operation id="2635" st_id="508" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>
</state>

<state id="509" st_id="509">

<operation id="2636" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="31">
<![CDATA[
j_cycle28:10  %zext_ln28_28 = zext i31 %add_ln28_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_28"/></StgValue>
</operation>

<operation id="2637" st_id="509" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle28:11  %gmem_addr_85 = getelementptr i32* %gmem, i64 %zext_ln28_28

]]></Node>
<StgValue><ssdm name="gmem_addr_85"/></StgValue>
</operation>

<operation id="2638" st_id="509" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2639" st_id="509" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="510" st_id="510">

<operation id="2640" st_id="510" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2641" st_id="510" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="511" st_id="511">

<operation id="2642" st_id="511" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2643" st_id="511" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="512" st_id="512">

<operation id="2644" st_id="512" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2645" st_id="512" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="513" st_id="513">

<operation id="2646" st_id="513" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2647" st_id="513" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="514" st_id="514">

<operation id="2648" st_id="514" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:15  %gmem_load_56_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_56_req"/></StgValue>
</operation>

<operation id="2649" st_id="514" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="515" st_id="515">

<operation id="2650" st_id="515" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle28:16  %gmem_addr_84_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_84)

]]></Node>
<StgValue><ssdm name="gmem_addr_84_read"/></StgValue>
</operation>

<operation id="2651" st_id="515" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle28:17  %gmem_load_57_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_57_req"/></StgValue>
</operation>
</state>

<state id="516" st_id="516">

<operation id="2652" st_id="516" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle28:12  %add_ln32_28 = add i31 %zext_ln27_85, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_28"/></StgValue>
</operation>

<operation id="2653" st_id="516" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle28:18  %gmem_addr_85_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_85)

]]></Node>
<StgValue><ssdm name="gmem_addr_85_read"/></StgValue>
</operation>
</state>

<state id="517" st_id="517">

<operation id="2654" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="64" op_0_bw="31">
<![CDATA[
j_cycle28:13  %zext_ln32_29 = zext i31 %add_ln32_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_29"/></StgValue>
</operation>

<operation id="2655" st_id="517" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle28:14  %gmem_addr_86 = getelementptr i32* %gmem, i64 %zext_ln32_29

]]></Node>
<StgValue><ssdm name="gmem_addr_86"/></StgValue>
</operation>

<operation id="2656" st_id="517" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle28:19  %mul_ln30_28 = mul nsw i32 %gmem_addr_84_read, %gmem_addr_85_read

]]></Node>
<StgValue><ssdm name="mul_ln30_28"/></StgValue>
</operation>

<operation id="2657" st_id="517" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:20  %gmem_addr_86_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_req"/></StgValue>
</operation>
</state>

<state id="518" st_id="518">

<operation id="2658" st_id="518" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle28:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_86, i32 %mul_ln30_28, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="519" st_id="519">

<operation id="2659" st_id="519" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:22  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>
</state>

<state id="520" st_id="520">

<operation id="2660" st_id="520" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:22  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>
</state>

<state id="521" st_id="521">

<operation id="2661" st_id="521" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:22  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>
</state>

<state id="522" st_id="522">

<operation id="2662" st_id="522" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:22  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>
</state>

<state id="523" st_id="523">

<operation id="2663" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle28:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2664" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle28:1  %tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="2665" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle28:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2666" st_id="523" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle28:22  %gmem_addr_86_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_86)

]]></Node>
<StgValue><ssdm name="gmem_addr_86_resp"/></StgValue>
</operation>

<operation id="2667" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle28:23  %empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_57) nounwind

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="2668" st_id="523" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="0">
<![CDATA[
j_cycle28:24  br label %30

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="524" st_id="524">

<operation id="2669" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle28:1  %or_ln22_28 = or i11 %empty_10, 29

]]></Node>
<StgValue><ssdm name="or_ln22_28"/></StgValue>
</operation>

<operation id="2670" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle28:2  %tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="2671" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle28:3  %tmp_172 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_28, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="2672" st_id="524" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="31" op_0_bw="22">
<![CDATA[
i_cycle28:5  %zext_ln27_84 = zext i22 %tmp_172 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_84"/></StgValue>
</operation>

<operation id="2673" st_id="524" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle28:6  %add_ln32_29 = add i31 %zext_ln27_84, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_29"/></StgValue>
</operation>
</state>

<state id="525" st_id="525">

<operation id="2674" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle28:0  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_54) nounwind

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="2675" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="23" op_0_bw="22">
<![CDATA[
i_cycle28:4  %zext_ln25_14 = zext i22 %tmp_172 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_14"/></StgValue>
</operation>

<operation id="2676" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="31">
<![CDATA[
i_cycle28:7  %zext_ln32_28 = zext i31 %add_ln32_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_28"/></StgValue>
</operation>

<operation id="2677" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle28:8  %gmem_addr_89 = getelementptr i32* %gmem, i64 %zext_ln32_28

]]></Node>
<StgValue><ssdm name="gmem_addr_89"/></StgValue>
</operation>

<operation id="2678" st_id="525" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle28:9  %p_wr_req224 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_89, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req224"/></StgValue>
</operation>

<operation id="2679" st_id="525" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="0">
<![CDATA[
i_cycle28:10  br label %31

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="526" st_id="526">

<operation id="2680" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_29 = phi i12 [ 0, %i_cycle28 ], [ %add_ln25_29, %j_cycle29 ]

]]></Node>
<StgValue><ssdm name="j_0_29"/></StgValue>
</operation>

<operation id="2681" st_id="526" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_29 = icmp eq i12 %j_0_29, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_29"/></StgValue>
</operation>

<operation id="2682" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="2683" st_id="526" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_29 = add i12 %j_0_29, 1

]]></Node>
<StgValue><ssdm name="add_ln25_29"/></StgValue>
</operation>

<operation id="2684" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_29, label %i_cycle29, label %j_cycle29

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2685" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="23" op_0_bw="12">
<![CDATA[
j_cycle29:3  %zext_ln27_87 = zext i12 %j_0_29 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_87"/></StgValue>
</operation>

<operation id="2686" st_id="526" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle29:4  %add_ln27_43 = add i23 %zext_ln25_14, %zext_ln27_87

]]></Node>
<StgValue><ssdm name="add_ln27_43"/></StgValue>
</operation>

<operation id="2687" st_id="526" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="31" op_0_bw="23">
<![CDATA[
j_cycle29:5  %zext_ln27_88 = zext i23 %add_ln27_43 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_88"/></StgValue>
</operation>

<operation id="2688" st_id="526" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle29:6  %add_ln27_44 = add i31 %zext_ln27_88, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_44"/></StgValue>
</operation>
</state>

<state id="527" st_id="527">

<operation id="2689" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="31">
<![CDATA[
j_cycle29:7  %zext_ln27_89 = zext i31 %add_ln27_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_89"/></StgValue>
</operation>

<operation id="2690" st_id="527" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle29:8  %gmem_addr_87 = getelementptr i32* %gmem, i64 %zext_ln27_89

]]></Node>
<StgValue><ssdm name="gmem_addr_87"/></StgValue>
</operation>

<operation id="2691" st_id="527" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle29:9  %add_ln28_29 = add i31 %zext_ln27_88, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_29"/></StgValue>
</operation>

<operation id="2692" st_id="527" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle29:12  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>
</state>

<state id="528" st_id="528">

<operation id="2693" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="31">
<![CDATA[
j_cycle29:10  %zext_ln28_29 = zext i31 %add_ln28_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_29"/></StgValue>
</operation>

<operation id="2694" st_id="528" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle29:11  %gmem_addr_88 = getelementptr i32* %gmem, i64 %zext_ln28_29

]]></Node>
<StgValue><ssdm name="gmem_addr_88"/></StgValue>
</operation>

<operation id="2695" st_id="528" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle29:12  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2696" st_id="528" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle29:14  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="529" st_id="529">

<operation id="2697" st_id="529" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle29:12  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2698" st_id="529" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle29:14  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="530" st_id="530">

<operation id="2699" st_id="530" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle29:12  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2700" st_id="530" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle29:14  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="531" st_id="531">

<operation id="2701" st_id="531" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle29:12  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2702" st_id="531" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle29:14  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="532" st_id="532">

<operation id="2703" st_id="532" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle29:12  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2704" st_id="532" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle29:14  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="533" st_id="533">

<operation id="2705" st_id="533" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
j_cycle29:12  %gmem_load_58_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_58_req"/></StgValue>
</operation>

<operation id="2706" st_id="533" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle29:14  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="534" st_id="534">

<operation id="2707" st_id="534" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle29:13  %gmem_addr_87_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_87)

]]></Node>
<StgValue><ssdm name="gmem_addr_87_read"/></StgValue>
</operation>

<operation id="2708" st_id="534" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle29:14  %gmem_load_59_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_59_req"/></StgValue>
</operation>
</state>

<state id="535" st_id="535">

<operation id="2709" st_id="535" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle29:15  %gmem_addr_88_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_88)

]]></Node>
<StgValue><ssdm name="gmem_addr_88_read"/></StgValue>
</operation>
</state>

<state id="536" st_id="536">

<operation id="2710" st_id="536" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle29:16  %mul_ln30_29 = mul nsw i32 %gmem_addr_88_read, %gmem_addr_87_read

]]></Node>
<StgValue><ssdm name="mul_ln30_29"/></StgValue>
</operation>
</state>

<state id="537" st_id="537">

<operation id="2711" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle29:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2712" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle29:1  %tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="2713" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle29:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2714" st_id="537" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle29:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_89, i32 %mul_ln30_29, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="2715" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle29:18  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_59) nounwind

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="2716" st_id="537" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
j_cycle29:19  br label %31

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="538" st_id="538">

<operation id="2717" st_id="538" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="p_wr_resp225"/></StgValue>
</operation>

<operation id="2718" st_id="538" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle29:3  %tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>
</state>

<state id="539" st_id="539">

<operation id="2719" st_id="539" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="p_wr_resp225"/></StgValue>
</operation>
</state>

<state id="540" st_id="540">

<operation id="2720" st_id="540" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="p_wr_resp225"/></StgValue>
</operation>
</state>

<state id="541" st_id="541">

<operation id="2721" st_id="541" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="p_wr_resp225"/></StgValue>
</operation>
</state>

<state id="542" st_id="542">

<operation id="2722" st_id="542" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1">
<![CDATA[
i_cycle29:0  %p_wr_resp225 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_89)

]]></Node>
<StgValue><ssdm name="p_wr_resp225"/></StgValue>
</operation>

<operation id="2723" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle29:1  %empty_96 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_56) nounwind

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="2724" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle29:2  %or_ln22_29 = or i11 %empty_10, 30

]]></Node>
<StgValue><ssdm name="or_ln22_29"/></StgValue>
</operation>

<operation id="2725" st_id="542" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0">
<![CDATA[
i_cycle29:4  br label %32

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="543" st_id="543">

<operation id="2726" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_30 = phi i12 [ 0, %i_cycle29 ], [ %add_ln25_30, %j_cycle30 ]

]]></Node>
<StgValue><ssdm name="j_0_30"/></StgValue>
</operation>

<operation id="2727" st_id="543" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_30 = icmp eq i12 %j_0_30, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_30"/></StgValue>
</operation>

<operation id="2728" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="2729" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_30 = add i12 %j_0_30, 1

]]></Node>
<StgValue><ssdm name="add_ln25_30"/></StgValue>
</operation>

<operation id="2730" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_30, label %i_cycle30, label %j_cycle30

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2731" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle30:3  %tmp_176 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_29, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="2732" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle30:4  %tmp_177 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_176, i12 %j_0_30)

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="2733" st_id="543" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="31" op_0_bw="22">
<![CDATA[
j_cycle30:5  %zext_ln27_91 = zext i22 %tmp_177 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_91"/></StgValue>
</operation>

<operation id="2734" st_id="543" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle30:6  %add_ln27_45 = add i31 %zext_ln27_91, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_45"/></StgValue>
</operation>
</state>

<state id="544" st_id="544">

<operation id="2735" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="64" op_0_bw="31">
<![CDATA[
j_cycle30:7  %zext_ln27_92 = zext i31 %add_ln27_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_92"/></StgValue>
</operation>

<operation id="2736" st_id="544" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle30:8  %gmem_addr_90 = getelementptr i32* %gmem, i64 %zext_ln27_92

]]></Node>
<StgValue><ssdm name="gmem_addr_90"/></StgValue>
</operation>

<operation id="2737" st_id="544" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle30:9  %add_ln28_30 = add i31 %zext_ln27_91, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_30"/></StgValue>
</operation>

<operation id="2738" st_id="544" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>
</state>

<state id="545" st_id="545">

<operation id="2739" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="31">
<![CDATA[
j_cycle30:10  %zext_ln28_30 = zext i31 %add_ln28_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_30"/></StgValue>
</operation>

<operation id="2740" st_id="545" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle30:11  %gmem_addr_91 = getelementptr i32* %gmem, i64 %zext_ln28_30

]]></Node>
<StgValue><ssdm name="gmem_addr_91"/></StgValue>
</operation>

<operation id="2741" st_id="545" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2742" st_id="545" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="546" st_id="546">

<operation id="2743" st_id="546" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2744" st_id="546" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="547" st_id="547">

<operation id="2745" st_id="547" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2746" st_id="547" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="548" st_id="548">

<operation id="2747" st_id="548" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2748" st_id="548" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="549" st_id="549">

<operation id="2749" st_id="549" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2750" st_id="549" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="550" st_id="550">

<operation id="2751" st_id="550" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:15  %gmem_load_60_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_60_req"/></StgValue>
</operation>

<operation id="2752" st_id="550" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="551" st_id="551">

<operation id="2753" st_id="551" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle30:16  %gmem_addr_90_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_90)

]]></Node>
<StgValue><ssdm name="gmem_addr_90_read"/></StgValue>
</operation>

<operation id="2754" st_id="551" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle30:17  %gmem_load_61_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_61_req"/></StgValue>
</operation>
</state>

<state id="552" st_id="552">

<operation id="2755" st_id="552" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle30:12  %add_ln32_30 = add i31 %zext_ln27_91, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_30"/></StgValue>
</operation>

<operation id="2756" st_id="552" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle30:18  %gmem_addr_91_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_91)

]]></Node>
<StgValue><ssdm name="gmem_addr_91_read"/></StgValue>
</operation>
</state>

<state id="553" st_id="553">

<operation id="2757" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="64" op_0_bw="31">
<![CDATA[
j_cycle30:13  %zext_ln32_31 = zext i31 %add_ln32_30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_31"/></StgValue>
</operation>

<operation id="2758" st_id="553" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle30:14  %gmem_addr_92 = getelementptr i32* %gmem, i64 %zext_ln32_31

]]></Node>
<StgValue><ssdm name="gmem_addr_92"/></StgValue>
</operation>

<operation id="2759" st_id="553" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle30:19  %mul_ln30_30 = mul nsw i32 %gmem_addr_90_read, %gmem_addr_91_read

]]></Node>
<StgValue><ssdm name="mul_ln30_30"/></StgValue>
</operation>

<operation id="2760" st_id="553" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:20  %gmem_addr_92_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_req"/></StgValue>
</operation>
</state>

<state id="554" st_id="554">

<operation id="2761" st_id="554" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle30:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_92, i32 %mul_ln30_30, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="555" st_id="555">

<operation id="2762" st_id="555" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:22  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>
</state>

<state id="556" st_id="556">

<operation id="2763" st_id="556" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:22  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>
</state>

<state id="557" st_id="557">

<operation id="2764" st_id="557" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:22  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>
</state>

<state id="558" st_id="558">

<operation id="2765" st_id="558" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:22  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>
</state>

<state id="559" st_id="559">

<operation id="2766" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle30:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2767" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle30:1  %tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="2768" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle30:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2769" st_id="559" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle30:22  %gmem_addr_92_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_92)

]]></Node>
<StgValue><ssdm name="gmem_addr_92_resp"/></StgValue>
</operation>

<operation id="2770" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle30:23  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_61) nounwind

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="2771" st_id="559" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="0">
<![CDATA[
j_cycle30:24  br label %32

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="560" st_id="560">

<operation id="2772" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle30:1  %or_ln22_30 = or i11 %empty_10, 31

]]></Node>
<StgValue><ssdm name="or_ln22_30"/></StgValue>
</operation>

<operation id="2773" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle30:2  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="2774" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle30:3  %tmp_175 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_30, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="2775" st_id="560" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="31" op_0_bw="22">
<![CDATA[
i_cycle30:5  %zext_ln27_90 = zext i22 %tmp_175 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_90"/></StgValue>
</operation>

<operation id="2776" st_id="560" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle30:6  %add_ln32_31 = add i31 %zext_ln27_90, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_31"/></StgValue>
</operation>
</state>

<state id="561" st_id="561">

<operation id="2777" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle30:0  %empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_58) nounwind

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="2778" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="23" op_0_bw="22">
<![CDATA[
i_cycle30:4  %zext_ln25_15 = zext i22 %tmp_175 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_15"/></StgValue>
</operation>

<operation id="2779" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="64" op_0_bw="31">
<![CDATA[
i_cycle30:7  %zext_ln32_30 = zext i31 %add_ln32_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_30"/></StgValue>
</operation>

<operation id="2780" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle30:8  %gmem_addr_95 = getelementptr i32* %gmem, i64 %zext_ln32_30

]]></Node>
<StgValue><ssdm name="gmem_addr_95"/></StgValue>
</operation>

<operation id="2781" st_id="561" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle30:9  %p_wr_req226 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_95, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req226"/></StgValue>
</operation>

<operation id="2782" st_id="561" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
i_cycle30:10  br label %33

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="562" st_id="562">

<operation id="2783" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_31 = phi i12 [ 0, %i_cycle30 ], [ %add_ln25_31, %j_cycle31 ]

]]></Node>
<StgValue><ssdm name="j_0_31"/></StgValue>
</operation>

<operation id="2784" st_id="562" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_31 = icmp eq i12 %j_0_31, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_31"/></StgValue>
</operation>

<operation id="2785" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_103 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="2786" st_id="562" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_31 = add i12 %j_0_31, 1

]]></Node>
<StgValue><ssdm name="add_ln25_31"/></StgValue>
</operation>

<operation id="2787" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_31, label %i_cycle31, label %j_cycle31

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2788" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="23" op_0_bw="12">
<![CDATA[
j_cycle31:3  %zext_ln27_93 = zext i12 %j_0_31 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_93"/></StgValue>
</operation>

<operation id="2789" st_id="562" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle31:4  %add_ln27_46 = add i23 %zext_ln25_15, %zext_ln27_93

]]></Node>
<StgValue><ssdm name="add_ln27_46"/></StgValue>
</operation>

<operation id="2790" st_id="562" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="31" op_0_bw="23">
<![CDATA[
j_cycle31:5  %zext_ln27_94 = zext i23 %add_ln27_46 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_94"/></StgValue>
</operation>

<operation id="2791" st_id="562" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle31:6  %add_ln27_47 = add i31 %zext_ln27_94, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_47"/></StgValue>
</operation>
</state>

<state id="563" st_id="563">

<operation id="2792" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="31">
<![CDATA[
j_cycle31:7  %zext_ln27_95 = zext i31 %add_ln27_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_95"/></StgValue>
</operation>

<operation id="2793" st_id="563" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle31:8  %gmem_addr_93 = getelementptr i32* %gmem, i64 %zext_ln27_95

]]></Node>
<StgValue><ssdm name="gmem_addr_93"/></StgValue>
</operation>

<operation id="2794" st_id="563" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle31:9  %add_ln28_31 = add i31 %zext_ln27_94, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_31"/></StgValue>
</operation>

<operation id="2795" st_id="563" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle31:12  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>
</state>

<state id="564" st_id="564">

<operation id="2796" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="31">
<![CDATA[
j_cycle31:10  %zext_ln28_31 = zext i31 %add_ln28_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_31"/></StgValue>
</operation>

<operation id="2797" st_id="564" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle31:11  %gmem_addr_94 = getelementptr i32* %gmem, i64 %zext_ln28_31

]]></Node>
<StgValue><ssdm name="gmem_addr_94"/></StgValue>
</operation>

<operation id="2798" st_id="564" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle31:12  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2799" st_id="564" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle31:14  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="565" st_id="565">

<operation id="2800" st_id="565" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle31:12  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2801" st_id="565" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle31:14  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="566" st_id="566">

<operation id="2802" st_id="566" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle31:12  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2803" st_id="566" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle31:14  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="567" st_id="567">

<operation id="2804" st_id="567" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle31:12  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2805" st_id="567" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle31:14  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="568" st_id="568">

<operation id="2806" st_id="568" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle31:12  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2807" st_id="568" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle31:14  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="569" st_id="569">

<operation id="2808" st_id="569" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
j_cycle31:12  %gmem_load_62_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_62_req"/></StgValue>
</operation>

<operation id="2809" st_id="569" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle31:14  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="570" st_id="570">

<operation id="2810" st_id="570" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle31:13  %gmem_addr_93_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_93)

]]></Node>
<StgValue><ssdm name="gmem_addr_93_read"/></StgValue>
</operation>

<operation id="2811" st_id="570" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle31:14  %gmem_load_63_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_63_req"/></StgValue>
</operation>
</state>

<state id="571" st_id="571">

<operation id="2812" st_id="571" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle31:15  %gmem_addr_94_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_94)

]]></Node>
<StgValue><ssdm name="gmem_addr_94_read"/></StgValue>
</operation>
</state>

<state id="572" st_id="572">

<operation id="2813" st_id="572" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle31:16  %mul_ln30_31 = mul nsw i32 %gmem_addr_94_read, %gmem_addr_93_read

]]></Node>
<StgValue><ssdm name="mul_ln30_31"/></StgValue>
</operation>
</state>

<state id="573" st_id="573">

<operation id="2814" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle31:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2815" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle31:1  %tmp_63 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="2816" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle31:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2817" st_id="573" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle31:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_95, i32 %mul_ln30_31, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="2818" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle31:18  %empty_104 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_63) nounwind

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="2819" st_id="573" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="0">
<![CDATA[
j_cycle31:19  br label %33

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="574" st_id="574">

<operation id="2820" st_id="574" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="p_wr_resp227"/></StgValue>
</operation>

<operation id="2821" st_id="574" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle31:3  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>
</state>

<state id="575" st_id="575">

<operation id="2822" st_id="575" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="p_wr_resp227"/></StgValue>
</operation>
</state>

<state id="576" st_id="576">

<operation id="2823" st_id="576" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="p_wr_resp227"/></StgValue>
</operation>
</state>

<state id="577" st_id="577">

<operation id="2824" st_id="577" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="p_wr_resp227"/></StgValue>
</operation>
</state>

<state id="578" st_id="578">

<operation id="2825" st_id="578" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1">
<![CDATA[
i_cycle31:0  %p_wr_resp227 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_95)

]]></Node>
<StgValue><ssdm name="p_wr_resp227"/></StgValue>
</operation>

<operation id="2826" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle31:1  %empty_102 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_60) nounwind

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="2827" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle31:2  %or_ln22_31 = or i11 %empty_10, 32

]]></Node>
<StgValue><ssdm name="or_ln22_31"/></StgValue>
</operation>

<operation id="2828" st_id="578" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="0">
<![CDATA[
i_cycle31:4  br label %34

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="579" st_id="579">

<operation id="2829" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_32 = phi i12 [ 0, %i_cycle31 ], [ %add_ln25_32, %j_cycle32 ]

]]></Node>
<StgValue><ssdm name="j_0_32"/></StgValue>
</operation>

<operation id="2830" st_id="579" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_32 = icmp eq i12 %j_0_32, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_32"/></StgValue>
</operation>

<operation id="2831" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="2832" st_id="579" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_32 = add i12 %j_0_32, 1

]]></Node>
<StgValue><ssdm name="add_ln25_32"/></StgValue>
</operation>

<operation id="2833" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_32, label %i_cycle32, label %j_cycle32

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2834" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle32:3  %tmp_179 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_31, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="2835" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle32:4  %tmp_180 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_179, i12 %j_0_32)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="2836" st_id="579" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="31" op_0_bw="22">
<![CDATA[
j_cycle32:5  %zext_ln27_97 = zext i22 %tmp_180 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_97"/></StgValue>
</operation>

<operation id="2837" st_id="579" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle32:6  %add_ln27_48 = add i31 %zext_ln27_97, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_48"/></StgValue>
</operation>
</state>

<state id="580" st_id="580">

<operation id="2838" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="64" op_0_bw="31">
<![CDATA[
j_cycle32:7  %zext_ln27_98 = zext i31 %add_ln27_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_98"/></StgValue>
</operation>

<operation id="2839" st_id="580" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle32:8  %gmem_addr_96 = getelementptr i32* %gmem, i64 %zext_ln27_98

]]></Node>
<StgValue><ssdm name="gmem_addr_96"/></StgValue>
</operation>

<operation id="2840" st_id="580" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle32:9  %add_ln28_32 = add i31 %zext_ln27_97, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_32"/></StgValue>
</operation>

<operation id="2841" st_id="580" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>
</state>

<state id="581" st_id="581">

<operation id="2842" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="64" op_0_bw="31">
<![CDATA[
j_cycle32:10  %zext_ln28_32 = zext i31 %add_ln28_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_32"/></StgValue>
</operation>

<operation id="2843" st_id="581" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle32:11  %gmem_addr_97 = getelementptr i32* %gmem, i64 %zext_ln28_32

]]></Node>
<StgValue><ssdm name="gmem_addr_97"/></StgValue>
</operation>

<operation id="2844" st_id="581" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2845" st_id="581" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="582" st_id="582">

<operation id="2846" st_id="582" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2847" st_id="582" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="583" st_id="583">

<operation id="2848" st_id="583" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2849" st_id="583" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="584" st_id="584">

<operation id="2850" st_id="584" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2851" st_id="584" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="585" st_id="585">

<operation id="2852" st_id="585" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2853" st_id="585" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="586" st_id="586">

<operation id="2854" st_id="586" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:15  %gmem_load_64_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_64_req"/></StgValue>
</operation>

<operation id="2855" st_id="586" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="587" st_id="587">

<operation id="2856" st_id="587" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle32:16  %gmem_addr_96_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_96)

]]></Node>
<StgValue><ssdm name="gmem_addr_96_read"/></StgValue>
</operation>

<operation id="2857" st_id="587" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle32:17  %gmem_load_65_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_65_req"/></StgValue>
</operation>
</state>

<state id="588" st_id="588">

<operation id="2858" st_id="588" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle32:12  %add_ln32_32 = add i31 %zext_ln27_97, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_32"/></StgValue>
</operation>

<operation id="2859" st_id="588" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle32:18  %gmem_addr_97_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_97)

]]></Node>
<StgValue><ssdm name="gmem_addr_97_read"/></StgValue>
</operation>
</state>

<state id="589" st_id="589">

<operation id="2860" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="64" op_0_bw="31">
<![CDATA[
j_cycle32:13  %zext_ln32_33 = zext i31 %add_ln32_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_33"/></StgValue>
</operation>

<operation id="2861" st_id="589" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle32:14  %gmem_addr_98 = getelementptr i32* %gmem, i64 %zext_ln32_33

]]></Node>
<StgValue><ssdm name="gmem_addr_98"/></StgValue>
</operation>

<operation id="2862" st_id="589" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle32:19  %mul_ln30_32 = mul nsw i32 %gmem_addr_96_read, %gmem_addr_97_read

]]></Node>
<StgValue><ssdm name="mul_ln30_32"/></StgValue>
</operation>

<operation id="2863" st_id="589" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:20  %gmem_addr_98_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_req"/></StgValue>
</operation>
</state>

<state id="590" st_id="590">

<operation id="2864" st_id="590" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle32:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_98, i32 %mul_ln30_32, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="591" st_id="591">

<operation id="2865" st_id="591" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:22  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>
</state>

<state id="592" st_id="592">

<operation id="2866" st_id="592" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:22  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>
</state>

<state id="593" st_id="593">

<operation id="2867" st_id="593" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:22  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>
</state>

<state id="594" st_id="594">

<operation id="2868" st_id="594" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:22  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>
</state>

<state id="595" st_id="595">

<operation id="2869" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle32:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2870" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle32:1  %tmp_65 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="2871" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle32:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2872" st_id="595" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle32:22  %gmem_addr_98_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_98)

]]></Node>
<StgValue><ssdm name="gmem_addr_98_resp"/></StgValue>
</operation>

<operation id="2873" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle32:23  %empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_65) nounwind

]]></Node>
<StgValue><ssdm name="empty_107"/></StgValue>
</operation>

<operation id="2874" st_id="595" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="0" op_0_bw="0">
<![CDATA[
j_cycle32:24  br label %34

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="596" st_id="596">

<operation id="2875" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle32:1  %or_ln22_32 = or i11 %empty_10, 33

]]></Node>
<StgValue><ssdm name="or_ln22_32"/></StgValue>
</operation>

<operation id="2876" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle32:2  %tmp_64 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="2877" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle32:3  %tmp_178 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_32, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="2878" st_id="596" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="31" op_0_bw="22">
<![CDATA[
i_cycle32:5  %zext_ln27_96 = zext i22 %tmp_178 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_96"/></StgValue>
</operation>

<operation id="2879" st_id="596" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle32:6  %add_ln32_33 = add i31 %zext_ln27_96, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_33"/></StgValue>
</operation>
</state>

<state id="597" st_id="597">

<operation id="2880" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle32:0  %empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_62) nounwind

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="2881" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="23" op_0_bw="22">
<![CDATA[
i_cycle32:4  %zext_ln25_16 = zext i22 %tmp_178 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_16"/></StgValue>
</operation>

<operation id="2882" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="64" op_0_bw="31">
<![CDATA[
i_cycle32:7  %zext_ln32_32 = zext i31 %add_ln32_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_32"/></StgValue>
</operation>

<operation id="2883" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle32:8  %gmem_addr_101 = getelementptr i32* %gmem, i64 %zext_ln32_32

]]></Node>
<StgValue><ssdm name="gmem_addr_101"/></StgValue>
</operation>

<operation id="2884" st_id="597" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle32:9  %p_wr_req228 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_101, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req228"/></StgValue>
</operation>

<operation id="2885" st_id="597" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="0" op_0_bw="0">
<![CDATA[
i_cycle32:10  br label %35

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="598" st_id="598">

<operation id="2886" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_33 = phi i12 [ 0, %i_cycle32 ], [ %add_ln25_33, %j_cycle33 ]

]]></Node>
<StgValue><ssdm name="j_0_33"/></StgValue>
</operation>

<operation id="2887" st_id="598" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_33 = icmp eq i12 %j_0_33, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_33"/></StgValue>
</operation>

<operation id="2888" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_109 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_109"/></StgValue>
</operation>

<operation id="2889" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_33 = add i12 %j_0_33, 1

]]></Node>
<StgValue><ssdm name="add_ln25_33"/></StgValue>
</operation>

<operation id="2890" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_33, label %i_cycle33, label %j_cycle33

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2891" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="23" op_0_bw="12">
<![CDATA[
j_cycle33:3  %zext_ln27_99 = zext i12 %j_0_33 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_99"/></StgValue>
</operation>

<operation id="2892" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle33:4  %add_ln27_49 = add i23 %zext_ln25_16, %zext_ln27_99

]]></Node>
<StgValue><ssdm name="add_ln27_49"/></StgValue>
</operation>

<operation id="2893" st_id="598" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="31" op_0_bw="23">
<![CDATA[
j_cycle33:5  %zext_ln27_100 = zext i23 %add_ln27_49 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_100"/></StgValue>
</operation>

<operation id="2894" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle33:6  %add_ln27_50 = add i31 %zext_ln27_100, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_50"/></StgValue>
</operation>

<operation id="2895" st_id="598" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle33:9  %add_ln28_33 = add i31 %zext_ln27_100, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_33"/></StgValue>
</operation>
</state>

<state id="599" st_id="599">

<operation id="2896" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="64" op_0_bw="31">
<![CDATA[
j_cycle33:7  %zext_ln27_101 = zext i31 %add_ln27_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_101"/></StgValue>
</operation>

<operation id="2897" st_id="599" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle33:8  %gmem_addr_99 = getelementptr i32* %gmem, i64 %zext_ln27_101

]]></Node>
<StgValue><ssdm name="gmem_addr_99"/></StgValue>
</operation>

<operation id="2898" st_id="599" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle33:12  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>
</state>

<state id="600" st_id="600">

<operation id="2899" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="64" op_0_bw="31">
<![CDATA[
j_cycle33:10  %zext_ln28_33 = zext i31 %add_ln28_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_33"/></StgValue>
</operation>

<operation id="2900" st_id="600" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle33:11  %gmem_addr_100 = getelementptr i32* %gmem, i64 %zext_ln28_33

]]></Node>
<StgValue><ssdm name="gmem_addr_100"/></StgValue>
</operation>

<operation id="2901" st_id="600" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle33:12  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2902" st_id="600" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle33:14  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="601" st_id="601">

<operation id="2903" st_id="601" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle33:12  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2904" st_id="601" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle33:14  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="602" st_id="602">

<operation id="2905" st_id="602" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle33:12  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2906" st_id="602" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle33:14  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="603" st_id="603">

<operation id="2907" st_id="603" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle33:12  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2908" st_id="603" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle33:14  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="604" st_id="604">

<operation id="2909" st_id="604" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle33:12  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2910" st_id="604" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle33:14  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="605" st_id="605">

<operation id="2911" st_id="605" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
j_cycle33:12  %gmem_load_66_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_66_req"/></StgValue>
</operation>

<operation id="2912" st_id="605" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle33:14  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="606" st_id="606">

<operation id="2913" st_id="606" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle33:13  %gmem_addr_99_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_99)

]]></Node>
<StgValue><ssdm name="gmem_addr_99_read"/></StgValue>
</operation>

<operation id="2914" st_id="606" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle33:14  %gmem_load_67_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_67_req"/></StgValue>
</operation>
</state>

<state id="607" st_id="607">

<operation id="2915" st_id="607" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle33:15  %gmem_addr_100_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_100)

]]></Node>
<StgValue><ssdm name="gmem_addr_100_read"/></StgValue>
</operation>
</state>

<state id="608" st_id="608">

<operation id="2916" st_id="608" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle33:16  %mul_ln30_33 = mul nsw i32 %gmem_addr_100_read, %gmem_addr_99_read

]]></Node>
<StgValue><ssdm name="mul_ln30_33"/></StgValue>
</operation>
</state>

<state id="609" st_id="609">

<operation id="2917" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle33:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2918" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle33:1  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="2919" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle33:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2920" st_id="609" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle33:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_101, i32 %mul_ln30_33, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="2921" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle33:18  %empty_110 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_67) nounwind

]]></Node>
<StgValue><ssdm name="empty_110"/></StgValue>
</operation>

<operation id="2922" st_id="609" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="0" op_0_bw="0">
<![CDATA[
j_cycle33:19  br label %35

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="610" st_id="610">

<operation id="2923" st_id="610" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)

]]></Node>
<StgValue><ssdm name="p_wr_resp229"/></StgValue>
</operation>

<operation id="2924" st_id="610" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle33:3  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>
</state>

<state id="611" st_id="611">

<operation id="2925" st_id="611" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)

]]></Node>
<StgValue><ssdm name="p_wr_resp229"/></StgValue>
</operation>
</state>

<state id="612" st_id="612">

<operation id="2926" st_id="612" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)

]]></Node>
<StgValue><ssdm name="p_wr_resp229"/></StgValue>
</operation>
</state>

<state id="613" st_id="613">

<operation id="2927" st_id="613" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)

]]></Node>
<StgValue><ssdm name="p_wr_resp229"/></StgValue>
</operation>
</state>

<state id="614" st_id="614">

<operation id="2928" st_id="614" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1">
<![CDATA[
i_cycle33:0  %p_wr_resp229 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_101)

]]></Node>
<StgValue><ssdm name="p_wr_resp229"/></StgValue>
</operation>

<operation id="2929" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle33:1  %empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_64) nounwind

]]></Node>
<StgValue><ssdm name="empty_108"/></StgValue>
</operation>

<operation id="2930" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle33:2  %or_ln22_33 = or i11 %empty_10, 34

]]></Node>
<StgValue><ssdm name="or_ln22_33"/></StgValue>
</operation>

<operation id="2931" st_id="614" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="0" op_0_bw="0">
<![CDATA[
i_cycle33:4  br label %36

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="615" st_id="615">

<operation id="2932" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_34 = phi i12 [ 0, %i_cycle33 ], [ %add_ln25_34, %j_cycle34 ]

]]></Node>
<StgValue><ssdm name="j_0_34"/></StgValue>
</operation>

<operation id="2933" st_id="615" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_34 = icmp eq i12 %j_0_34, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_34"/></StgValue>
</operation>

<operation id="2934" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_112 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_112"/></StgValue>
</operation>

<operation id="2935" st_id="615" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_34 = add i12 %j_0_34, 1

]]></Node>
<StgValue><ssdm name="add_ln25_34"/></StgValue>
</operation>

<operation id="2936" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_34, label %i_cycle34, label %j_cycle34

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2937" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle34:3  %tmp_182 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_33, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="2938" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle34:4  %tmp_183 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_182, i12 %j_0_34)

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="2939" st_id="615" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="31" op_0_bw="22">
<![CDATA[
j_cycle34:5  %zext_ln27_103 = zext i22 %tmp_183 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_103"/></StgValue>
</operation>

<operation id="2940" st_id="615" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle34:6  %add_ln27_51 = add i31 %zext_ln27_103, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_51"/></StgValue>
</operation>
</state>

<state id="616" st_id="616">

<operation id="2941" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="64" op_0_bw="31">
<![CDATA[
j_cycle34:7  %zext_ln27_104 = zext i31 %add_ln27_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_104"/></StgValue>
</operation>

<operation id="2942" st_id="616" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle34:8  %gmem_addr_102 = getelementptr i32* %gmem, i64 %zext_ln27_104

]]></Node>
<StgValue><ssdm name="gmem_addr_102"/></StgValue>
</operation>

<operation id="2943" st_id="616" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle34:9  %add_ln28_34 = add i31 %zext_ln27_103, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_34"/></StgValue>
</operation>

<operation id="2944" st_id="616" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>
</state>

<state id="617" st_id="617">

<operation id="2945" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="64" op_0_bw="31">
<![CDATA[
j_cycle34:10  %zext_ln28_34 = zext i31 %add_ln28_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_34"/></StgValue>
</operation>

<operation id="2946" st_id="617" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle34:11  %gmem_addr_103 = getelementptr i32* %gmem, i64 %zext_ln28_34

]]></Node>
<StgValue><ssdm name="gmem_addr_103"/></StgValue>
</operation>

<operation id="2947" st_id="617" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2948" st_id="617" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="618" st_id="618">

<operation id="2949" st_id="618" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2950" st_id="618" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="619" st_id="619">

<operation id="2951" st_id="619" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2952" st_id="619" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="620" st_id="620">

<operation id="2953" st_id="620" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2954" st_id="620" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="621" st_id="621">

<operation id="2955" st_id="621" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2956" st_id="621" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="622" st_id="622">

<operation id="2957" st_id="622" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:15  %gmem_load_68_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_68_req"/></StgValue>
</operation>

<operation id="2958" st_id="622" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="623" st_id="623">

<operation id="2959" st_id="623" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle34:16  %gmem_addr_102_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_102)

]]></Node>
<StgValue><ssdm name="gmem_addr_102_read"/></StgValue>
</operation>

<operation id="2960" st_id="623" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle34:17  %gmem_load_69_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_69_req"/></StgValue>
</operation>
</state>

<state id="624" st_id="624">

<operation id="2961" st_id="624" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle34:12  %add_ln32_34 = add i31 %zext_ln27_103, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_34"/></StgValue>
</operation>

<operation id="2962" st_id="624" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle34:18  %gmem_addr_103_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_103)

]]></Node>
<StgValue><ssdm name="gmem_addr_103_read"/></StgValue>
</operation>
</state>

<state id="625" st_id="625">

<operation id="2963" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="31">
<![CDATA[
j_cycle34:13  %zext_ln32_35 = zext i31 %add_ln32_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_35"/></StgValue>
</operation>

<operation id="2964" st_id="625" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle34:14  %gmem_addr_104 = getelementptr i32* %gmem, i64 %zext_ln32_35

]]></Node>
<StgValue><ssdm name="gmem_addr_104"/></StgValue>
</operation>

<operation id="2965" st_id="625" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle34:19  %mul_ln30_34 = mul nsw i32 %gmem_addr_102_read, %gmem_addr_103_read

]]></Node>
<StgValue><ssdm name="mul_ln30_34"/></StgValue>
</operation>

<operation id="2966" st_id="625" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:20  %gmem_addr_104_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_104_req"/></StgValue>
</operation>
</state>

<state id="626" st_id="626">

<operation id="2967" st_id="626" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle34:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_104, i32 %mul_ln30_34, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="627" st_id="627">

<operation id="2968" st_id="627" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:22  %gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)

]]></Node>
<StgValue><ssdm name="gmem_addr_104_resp"/></StgValue>
</operation>
</state>

<state id="628" st_id="628">

<operation id="2969" st_id="628" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:22  %gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)

]]></Node>
<StgValue><ssdm name="gmem_addr_104_resp"/></StgValue>
</operation>
</state>

<state id="629" st_id="629">

<operation id="2970" st_id="629" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:22  %gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)

]]></Node>
<StgValue><ssdm name="gmem_addr_104_resp"/></StgValue>
</operation>
</state>

<state id="630" st_id="630">

<operation id="2971" st_id="630" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:22  %gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)

]]></Node>
<StgValue><ssdm name="gmem_addr_104_resp"/></StgValue>
</operation>
</state>

<state id="631" st_id="631">

<operation id="2972" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle34:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="2973" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle34:1  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="2974" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle34:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="2975" st_id="631" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle34:22  %gmem_addr_104_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_104)

]]></Node>
<StgValue><ssdm name="gmem_addr_104_resp"/></StgValue>
</operation>

<operation id="2976" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle34:23  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_69) nounwind

]]></Node>
<StgValue><ssdm name="empty_113"/></StgValue>
</operation>

<operation id="2977" st_id="631" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0">
<![CDATA[
j_cycle34:24  br label %36

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="632" st_id="632">

<operation id="2978" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle34:1  %or_ln22_34 = or i11 %empty_10, 35

]]></Node>
<StgValue><ssdm name="or_ln22_34"/></StgValue>
</operation>

<operation id="2979" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle34:2  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="2980" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle34:3  %tmp_181 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_34, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="2981" st_id="632" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="31" op_0_bw="22">
<![CDATA[
i_cycle34:5  %zext_ln27_102 = zext i22 %tmp_181 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_102"/></StgValue>
</operation>

<operation id="2982" st_id="632" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle34:6  %add_ln32_35 = add i31 %zext_ln27_102, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_35"/></StgValue>
</operation>
</state>

<state id="633" st_id="633">

<operation id="2983" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle34:0  %empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_66) nounwind

]]></Node>
<StgValue><ssdm name="empty_111"/></StgValue>
</operation>

<operation id="2984" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="23" op_0_bw="22">
<![CDATA[
i_cycle34:4  %zext_ln25_17 = zext i22 %tmp_181 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_17"/></StgValue>
</operation>

<operation id="2985" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="64" op_0_bw="31">
<![CDATA[
i_cycle34:7  %zext_ln32_34 = zext i31 %add_ln32_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_34"/></StgValue>
</operation>

<operation id="2986" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle34:8  %gmem_addr_107 = getelementptr i32* %gmem, i64 %zext_ln32_34

]]></Node>
<StgValue><ssdm name="gmem_addr_107"/></StgValue>
</operation>

<operation id="2987" st_id="633" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle34:9  %p_wr_req230 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_107, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req230"/></StgValue>
</operation>

<operation id="2988" st_id="633" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0">
<![CDATA[
i_cycle34:10  br label %37

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="634" st_id="634">

<operation id="2989" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_35 = phi i12 [ 0, %i_cycle34 ], [ %add_ln25_35, %j_cycle35 ]

]]></Node>
<StgValue><ssdm name="j_0_35"/></StgValue>
</operation>

<operation id="2990" st_id="634" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_35 = icmp eq i12 %j_0_35, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_35"/></StgValue>
</operation>

<operation id="2991" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_115 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="2992" st_id="634" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_35 = add i12 %j_0_35, 1

]]></Node>
<StgValue><ssdm name="add_ln25_35"/></StgValue>
</operation>

<operation id="2993" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_35, label %i_cycle35, label %j_cycle35

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="2994" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="23" op_0_bw="12">
<![CDATA[
j_cycle35:3  %zext_ln27_105 = zext i12 %j_0_35 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_105"/></StgValue>
</operation>

<operation id="2995" st_id="634" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle35:4  %add_ln27_52 = add i23 %zext_ln25_17, %zext_ln27_105

]]></Node>
<StgValue><ssdm name="add_ln27_52"/></StgValue>
</operation>

<operation id="2996" st_id="634" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="31" op_0_bw="23">
<![CDATA[
j_cycle35:5  %zext_ln27_106 = zext i23 %add_ln27_52 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_106"/></StgValue>
</operation>

<operation id="2997" st_id="634" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle35:6  %add_ln27_53 = add i31 %zext_ln27_106, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_53"/></StgValue>
</operation>

<operation id="2998" st_id="634" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle35:9  %add_ln28_35 = add i31 %zext_ln27_106, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_35"/></StgValue>
</operation>
</state>

<state id="635" st_id="635">

<operation id="2999" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="64" op_0_bw="31">
<![CDATA[
j_cycle35:7  %zext_ln27_107 = zext i31 %add_ln27_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_107"/></StgValue>
</operation>

<operation id="3000" st_id="635" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle35:8  %gmem_addr_105 = getelementptr i32* %gmem, i64 %zext_ln27_107

]]></Node>
<StgValue><ssdm name="gmem_addr_105"/></StgValue>
</operation>

<operation id="3001" st_id="635" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle35:12  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>
</state>

<state id="636" st_id="636">

<operation id="3002" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="64" op_0_bw="31">
<![CDATA[
j_cycle35:10  %zext_ln28_35 = zext i31 %add_ln28_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_35"/></StgValue>
</operation>

<operation id="3003" st_id="636" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle35:11  %gmem_addr_106 = getelementptr i32* %gmem, i64 %zext_ln28_35

]]></Node>
<StgValue><ssdm name="gmem_addr_106"/></StgValue>
</operation>

<operation id="3004" st_id="636" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle35:12  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3005" st_id="636" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle35:14  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="637" st_id="637">

<operation id="3006" st_id="637" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle35:12  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3007" st_id="637" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle35:14  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="638" st_id="638">

<operation id="3008" st_id="638" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle35:12  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3009" st_id="638" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle35:14  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="639" st_id="639">

<operation id="3010" st_id="639" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle35:12  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3011" st_id="639" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle35:14  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="640" st_id="640">

<operation id="3012" st_id="640" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle35:12  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3013" st_id="640" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle35:14  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="641" st_id="641">

<operation id="3014" st_id="641" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
j_cycle35:12  %gmem_load_70_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_70_req"/></StgValue>
</operation>

<operation id="3015" st_id="641" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle35:14  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="642" st_id="642">

<operation id="3016" st_id="642" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle35:13  %gmem_addr_105_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_105)

]]></Node>
<StgValue><ssdm name="gmem_addr_105_read"/></StgValue>
</operation>

<operation id="3017" st_id="642" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle35:14  %gmem_load_71_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_71_req"/></StgValue>
</operation>
</state>

<state id="643" st_id="643">

<operation id="3018" st_id="643" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle35:15  %gmem_addr_106_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_106)

]]></Node>
<StgValue><ssdm name="gmem_addr_106_read"/></StgValue>
</operation>
</state>

<state id="644" st_id="644">

<operation id="3019" st_id="644" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle35:16  %mul_ln30_35 = mul nsw i32 %gmem_addr_106_read, %gmem_addr_105_read

]]></Node>
<StgValue><ssdm name="mul_ln30_35"/></StgValue>
</operation>
</state>

<state id="645" st_id="645">

<operation id="3020" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle35:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3021" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle35:1  %tmp_71 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="3022" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle35:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3023" st_id="645" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle35:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_107, i32 %mul_ln30_35, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3024" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle35:18  %empty_116 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_71) nounwind

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="3025" st_id="645" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="0" op_0_bw="0">
<![CDATA[
j_cycle35:19  br label %37

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="646" st_id="646">

<operation id="3026" st_id="646" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)

]]></Node>
<StgValue><ssdm name="p_wr_resp231"/></StgValue>
</operation>

<operation id="3027" st_id="646" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle35:3  %tmp_70 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>
</state>

<state id="647" st_id="647">

<operation id="3028" st_id="647" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)

]]></Node>
<StgValue><ssdm name="p_wr_resp231"/></StgValue>
</operation>
</state>

<state id="648" st_id="648">

<operation id="3029" st_id="648" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)

]]></Node>
<StgValue><ssdm name="p_wr_resp231"/></StgValue>
</operation>
</state>

<state id="649" st_id="649">

<operation id="3030" st_id="649" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)

]]></Node>
<StgValue><ssdm name="p_wr_resp231"/></StgValue>
</operation>
</state>

<state id="650" st_id="650">

<operation id="3031" st_id="650" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1">
<![CDATA[
i_cycle35:0  %p_wr_resp231 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_107)

]]></Node>
<StgValue><ssdm name="p_wr_resp231"/></StgValue>
</operation>

<operation id="3032" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle35:1  %empty_114 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_68) nounwind

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="3033" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle35:2  %or_ln22_35 = or i11 %empty_10, 36

]]></Node>
<StgValue><ssdm name="or_ln22_35"/></StgValue>
</operation>

<operation id="3034" st_id="650" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0">
<![CDATA[
i_cycle35:4  br label %38

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="651" st_id="651">

<operation id="3035" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_36 = phi i12 [ 0, %i_cycle35 ], [ %add_ln25_36, %j_cycle36 ]

]]></Node>
<StgValue><ssdm name="j_0_36"/></StgValue>
</operation>

<operation id="3036" st_id="651" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_36 = icmp eq i12 %j_0_36, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_36"/></StgValue>
</operation>

<operation id="3037" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_118 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="3038" st_id="651" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_36 = add i12 %j_0_36, 1

]]></Node>
<StgValue><ssdm name="add_ln25_36"/></StgValue>
</operation>

<operation id="3039" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_36, label %i_cycle36, label %j_cycle36

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3040" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle36:3  %tmp_185 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_35, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="3041" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle36:4  %tmp_186 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_185, i12 %j_0_36)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="3042" st_id="651" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="31" op_0_bw="22">
<![CDATA[
j_cycle36:5  %zext_ln27_109 = zext i22 %tmp_186 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_109"/></StgValue>
</operation>

<operation id="3043" st_id="651" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle36:6  %add_ln27_54 = add i31 %zext_ln27_109, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_54"/></StgValue>
</operation>
</state>

<state id="652" st_id="652">

<operation id="3044" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="64" op_0_bw="31">
<![CDATA[
j_cycle36:7  %zext_ln27_110 = zext i31 %add_ln27_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_110"/></StgValue>
</operation>

<operation id="3045" st_id="652" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle36:8  %gmem_addr_108 = getelementptr i32* %gmem, i64 %zext_ln27_110

]]></Node>
<StgValue><ssdm name="gmem_addr_108"/></StgValue>
</operation>

<operation id="3046" st_id="652" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle36:9  %add_ln28_36 = add i31 %zext_ln27_109, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_36"/></StgValue>
</operation>

<operation id="3047" st_id="652" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>
</state>

<state id="653" st_id="653">

<operation id="3048" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1435" bw="64" op_0_bw="31">
<![CDATA[
j_cycle36:10  %zext_ln28_36 = zext i31 %add_ln28_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_36"/></StgValue>
</operation>

<operation id="3049" st_id="653" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1436" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle36:11  %gmem_addr_109 = getelementptr i32* %gmem, i64 %zext_ln28_36

]]></Node>
<StgValue><ssdm name="gmem_addr_109"/></StgValue>
</operation>

<operation id="3050" st_id="653" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="3051" st_id="653" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="654" st_id="654">

<operation id="3052" st_id="654" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="3053" st_id="654" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="655" st_id="655">

<operation id="3054" st_id="655" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="3055" st_id="655" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="656" st_id="656">

<operation id="3056" st_id="656" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="3057" st_id="656" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="657" st_id="657">

<operation id="3058" st_id="657" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="3059" st_id="657" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="658" st_id="658">

<operation id="3060" st_id="658" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:15  %gmem_load_72_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_72_req"/></StgValue>
</operation>

<operation id="3061" st_id="658" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="659" st_id="659">

<operation id="3062" st_id="659" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle36:16  %gmem_addr_108_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_108)

]]></Node>
<StgValue><ssdm name="gmem_addr_108_read"/></StgValue>
</operation>

<operation id="3063" st_id="659" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle36:17  %gmem_load_73_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_73_req"/></StgValue>
</operation>
</state>

<state id="660" st_id="660">

<operation id="3064" st_id="660" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle36:12  %add_ln32_36 = add i31 %zext_ln27_109, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_36"/></StgValue>
</operation>

<operation id="3065" st_id="660" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle36:18  %gmem_addr_109_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_109)

]]></Node>
<StgValue><ssdm name="gmem_addr_109_read"/></StgValue>
</operation>
</state>

<state id="661" st_id="661">

<operation id="3066" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="64" op_0_bw="31">
<![CDATA[
j_cycle36:13  %zext_ln32_37 = zext i31 %add_ln32_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_37"/></StgValue>
</operation>

<operation id="3067" st_id="661" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle36:14  %gmem_addr_110 = getelementptr i32* %gmem, i64 %zext_ln32_37

]]></Node>
<StgValue><ssdm name="gmem_addr_110"/></StgValue>
</operation>

<operation id="3068" st_id="661" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle36:19  %mul_ln30_36 = mul nsw i32 %gmem_addr_108_read, %gmem_addr_109_read

]]></Node>
<StgValue><ssdm name="mul_ln30_36"/></StgValue>
</operation>

<operation id="3069" st_id="661" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:20  %gmem_addr_110_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_110_req"/></StgValue>
</operation>
</state>

<state id="662" st_id="662">

<operation id="3070" st_id="662" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle36:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_110, i32 %mul_ln30_36, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="663" st_id="663">

<operation id="3071" st_id="663" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:22  %gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)

]]></Node>
<StgValue><ssdm name="gmem_addr_110_resp"/></StgValue>
</operation>
</state>

<state id="664" st_id="664">

<operation id="3072" st_id="664" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:22  %gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)

]]></Node>
<StgValue><ssdm name="gmem_addr_110_resp"/></StgValue>
</operation>
</state>

<state id="665" st_id="665">

<operation id="3073" st_id="665" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:22  %gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)

]]></Node>
<StgValue><ssdm name="gmem_addr_110_resp"/></StgValue>
</operation>
</state>

<state id="666" st_id="666">

<operation id="3074" st_id="666" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:22  %gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)

]]></Node>
<StgValue><ssdm name="gmem_addr_110_resp"/></StgValue>
</operation>
</state>

<state id="667" st_id="667">

<operation id="3075" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle36:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3076" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle36:1  %tmp_73 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="3077" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle36:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3078" st_id="667" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle36:22  %gmem_addr_110_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_110)

]]></Node>
<StgValue><ssdm name="gmem_addr_110_resp"/></StgValue>
</operation>

<operation id="3079" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle36:23  %empty_119 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_73) nounwind

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="3080" st_id="667" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="0" op_0_bw="0">
<![CDATA[
j_cycle36:24  br label %38

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="668" st_id="668">

<operation id="3081" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle36:1  %or_ln22_36 = or i11 %empty_10, 37

]]></Node>
<StgValue><ssdm name="or_ln22_36"/></StgValue>
</operation>

<operation id="3082" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle36:2  %tmp_72 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="3083" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle36:3  %tmp_184 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_36, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="3084" st_id="668" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="31" op_0_bw="22">
<![CDATA[
i_cycle36:5  %zext_ln27_108 = zext i22 %tmp_184 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_108"/></StgValue>
</operation>

<operation id="3085" st_id="668" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle36:6  %add_ln32_37 = add i31 %zext_ln27_108, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_37"/></StgValue>
</operation>
</state>

<state id="669" st_id="669">

<operation id="3086" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle36:0  %empty_117 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_70) nounwind

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="3087" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="23" op_0_bw="22">
<![CDATA[
i_cycle36:4  %zext_ln25_18 = zext i22 %tmp_184 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_18"/></StgValue>
</operation>

<operation id="3088" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="64" op_0_bw="31">
<![CDATA[
i_cycle36:7  %zext_ln32_36 = zext i31 %add_ln32_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_36"/></StgValue>
</operation>

<operation id="3089" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle36:8  %gmem_addr_113 = getelementptr i32* %gmem, i64 %zext_ln32_36

]]></Node>
<StgValue><ssdm name="gmem_addr_113"/></StgValue>
</operation>

<operation id="3090" st_id="669" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle36:9  %p_wr_req232 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_113, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req232"/></StgValue>
</operation>

<operation id="3091" st_id="669" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="0" op_0_bw="0">
<![CDATA[
i_cycle36:10  br label %39

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="670" st_id="670">

<operation id="3092" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_37 = phi i12 [ 0, %i_cycle36 ], [ %add_ln25_37, %j_cycle37 ]

]]></Node>
<StgValue><ssdm name="j_0_37"/></StgValue>
</operation>

<operation id="3093" st_id="670" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_37 = icmp eq i12 %j_0_37, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_37"/></StgValue>
</operation>

<operation id="3094" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="3095" st_id="670" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_37 = add i12 %j_0_37, 1

]]></Node>
<StgValue><ssdm name="add_ln25_37"/></StgValue>
</operation>

<operation id="3096" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_37, label %i_cycle37, label %j_cycle37

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3097" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="23" op_0_bw="12">
<![CDATA[
j_cycle37:3  %zext_ln27_111 = zext i12 %j_0_37 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_111"/></StgValue>
</operation>

<operation id="3098" st_id="670" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle37:4  %add_ln27_55 = add i23 %zext_ln25_18, %zext_ln27_111

]]></Node>
<StgValue><ssdm name="add_ln27_55"/></StgValue>
</operation>

<operation id="3099" st_id="670" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="31" op_0_bw="23">
<![CDATA[
j_cycle37:5  %zext_ln27_112 = zext i23 %add_ln27_55 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_112"/></StgValue>
</operation>

<operation id="3100" st_id="670" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle37:6  %add_ln27_56 = add i31 %zext_ln27_112, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_56"/></StgValue>
</operation>

<operation id="3101" st_id="670" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle37:9  %add_ln28_37 = add i31 %zext_ln27_112, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_37"/></StgValue>
</operation>
</state>

<state id="671" st_id="671">

<operation id="3102" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="31">
<![CDATA[
j_cycle37:7  %zext_ln27_113 = zext i31 %add_ln27_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_113"/></StgValue>
</operation>

<operation id="3103" st_id="671" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle37:8  %gmem_addr_111 = getelementptr i32* %gmem, i64 %zext_ln27_113

]]></Node>
<StgValue><ssdm name="gmem_addr_111"/></StgValue>
</operation>

<operation id="3104" st_id="671" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle37:12  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>
</state>

<state id="672" st_id="672">

<operation id="3105" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="64" op_0_bw="31">
<![CDATA[
j_cycle37:10  %zext_ln28_37 = zext i31 %add_ln28_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_37"/></StgValue>
</operation>

<operation id="3106" st_id="672" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle37:11  %gmem_addr_112 = getelementptr i32* %gmem, i64 %zext_ln28_37

]]></Node>
<StgValue><ssdm name="gmem_addr_112"/></StgValue>
</operation>

<operation id="3107" st_id="672" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle37:12  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="3108" st_id="672" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle37:14  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="673" st_id="673">

<operation id="3109" st_id="673" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle37:12  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="3110" st_id="673" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle37:14  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="674" st_id="674">

<operation id="3111" st_id="674" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle37:12  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="3112" st_id="674" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle37:14  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="675" st_id="675">

<operation id="3113" st_id="675" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle37:12  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="3114" st_id="675" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle37:14  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="676" st_id="676">

<operation id="3115" st_id="676" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle37:12  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="3116" st_id="676" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle37:14  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="677" st_id="677">

<operation id="3117" st_id="677" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
j_cycle37:12  %gmem_load_74_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_74_req"/></StgValue>
</operation>

<operation id="3118" st_id="677" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle37:14  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="678" st_id="678">

<operation id="3119" st_id="678" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle37:13  %gmem_addr_111_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_111)

]]></Node>
<StgValue><ssdm name="gmem_addr_111_read"/></StgValue>
</operation>

<operation id="3120" st_id="678" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle37:14  %gmem_load_75_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_75_req"/></StgValue>
</operation>
</state>

<state id="679" st_id="679">

<operation id="3121" st_id="679" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1484" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle37:15  %gmem_addr_112_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_112)

]]></Node>
<StgValue><ssdm name="gmem_addr_112_read"/></StgValue>
</operation>
</state>

<state id="680" st_id="680">

<operation id="3122" st_id="680" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1485" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle37:16  %mul_ln30_37 = mul nsw i32 %gmem_addr_112_read, %gmem_addr_111_read

]]></Node>
<StgValue><ssdm name="mul_ln30_37"/></StgValue>
</operation>
</state>

<state id="681" st_id="681">

<operation id="3123" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle37:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3124" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle37:1  %tmp_75 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="3125" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle37:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3126" st_id="681" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle37:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_113, i32 %mul_ln30_37, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3127" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle37:18  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_75) nounwind

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="3128" st_id="681" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0">
<![CDATA[
j_cycle37:19  br label %39

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="682" st_id="682">

<operation id="3129" st_id="682" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)

]]></Node>
<StgValue><ssdm name="p_wr_resp233"/></StgValue>
</operation>

<operation id="3130" st_id="682" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle37:3  %tmp_74 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>
</state>

<state id="683" st_id="683">

<operation id="3131" st_id="683" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)

]]></Node>
<StgValue><ssdm name="p_wr_resp233"/></StgValue>
</operation>
</state>

<state id="684" st_id="684">

<operation id="3132" st_id="684" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)

]]></Node>
<StgValue><ssdm name="p_wr_resp233"/></StgValue>
</operation>
</state>

<state id="685" st_id="685">

<operation id="3133" st_id="685" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)

]]></Node>
<StgValue><ssdm name="p_wr_resp233"/></StgValue>
</operation>
</state>

<state id="686" st_id="686">

<operation id="3134" st_id="686" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1">
<![CDATA[
i_cycle37:0  %p_wr_resp233 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_113)

]]></Node>
<StgValue><ssdm name="p_wr_resp233"/></StgValue>
</operation>

<operation id="3135" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle37:1  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_72) nounwind

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="3136" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle37:2  %or_ln22_37 = or i11 %empty_10, 38

]]></Node>
<StgValue><ssdm name="or_ln22_37"/></StgValue>
</operation>

<operation id="3137" st_id="686" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="0">
<![CDATA[
i_cycle37:4  br label %40

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="687" st_id="687">

<operation id="3138" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_38 = phi i12 [ 0, %i_cycle37 ], [ %add_ln25_38, %j_cycle38 ]

]]></Node>
<StgValue><ssdm name="j_0_38"/></StgValue>
</operation>

<operation id="3139" st_id="687" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_38 = icmp eq i12 %j_0_38, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_38"/></StgValue>
</operation>

<operation id="3140" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="3141" st_id="687" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_38 = add i12 %j_0_38, 1

]]></Node>
<StgValue><ssdm name="add_ln25_38"/></StgValue>
</operation>

<operation id="3142" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_38, label %i_cycle38, label %j_cycle38

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3143" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle38:3  %tmp_188 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_37, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="3144" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle38:4  %tmp_189 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_188, i12 %j_0_38)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="3145" st_id="687" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="31" op_0_bw="22">
<![CDATA[
j_cycle38:5  %zext_ln27_115 = zext i22 %tmp_189 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_115"/></StgValue>
</operation>

<operation id="3146" st_id="687" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle38:6  %add_ln27_57 = add i31 %zext_ln27_115, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_57"/></StgValue>
</operation>
</state>

<state id="688" st_id="688">

<operation id="3147" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="31">
<![CDATA[
j_cycle38:7  %zext_ln27_116 = zext i31 %add_ln27_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_116"/></StgValue>
</operation>

<operation id="3148" st_id="688" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle38:8  %gmem_addr_114 = getelementptr i32* %gmem, i64 %zext_ln27_116

]]></Node>
<StgValue><ssdm name="gmem_addr_114"/></StgValue>
</operation>

<operation id="3149" st_id="688" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle38:9  %add_ln28_38 = add i31 %zext_ln27_115, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_38"/></StgValue>
</operation>

<operation id="3150" st_id="688" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>
</state>

<state id="689" st_id="689">

<operation id="3151" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="64" op_0_bw="31">
<![CDATA[
j_cycle38:10  %zext_ln28_38 = zext i31 %add_ln28_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_38"/></StgValue>
</operation>

<operation id="3152" st_id="689" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle38:11  %gmem_addr_115 = getelementptr i32* %gmem, i64 %zext_ln28_38

]]></Node>
<StgValue><ssdm name="gmem_addr_115"/></StgValue>
</operation>

<operation id="3153" st_id="689" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3154" st_id="689" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="690" st_id="690">

<operation id="3155" st_id="690" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3156" st_id="690" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="691" st_id="691">

<operation id="3157" st_id="691" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3158" st_id="691" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="692" st_id="692">

<operation id="3159" st_id="692" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3160" st_id="692" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="693" st_id="693">

<operation id="3161" st_id="693" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3162" st_id="693" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="694" st_id="694">

<operation id="3163" st_id="694" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:15  %gmem_load_76_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_76_req"/></StgValue>
</operation>

<operation id="3164" st_id="694" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="695" st_id="695">

<operation id="3165" st_id="695" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle38:16  %gmem_addr_114_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_114)

]]></Node>
<StgValue><ssdm name="gmem_addr_114_read"/></StgValue>
</operation>

<operation id="3166" st_id="695" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle38:17  %gmem_load_77_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_77_req"/></StgValue>
</operation>
</state>

<state id="696" st_id="696">

<operation id="3167" st_id="696" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle38:12  %add_ln32_38 = add i31 %zext_ln27_115, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_38"/></StgValue>
</operation>

<operation id="3168" st_id="696" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle38:18  %gmem_addr_115_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_115)

]]></Node>
<StgValue><ssdm name="gmem_addr_115_read"/></StgValue>
</operation>
</state>

<state id="697" st_id="697">

<operation id="3169" st_id="697" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="31">
<![CDATA[
j_cycle38:13  %zext_ln32_39 = zext i31 %add_ln32_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_39"/></StgValue>
</operation>

<operation id="3170" st_id="697" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle38:14  %gmem_addr_116 = getelementptr i32* %gmem, i64 %zext_ln32_39

]]></Node>
<StgValue><ssdm name="gmem_addr_116"/></StgValue>
</operation>

<operation id="3171" st_id="697" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle38:19  %mul_ln30_38 = mul nsw i32 %gmem_addr_114_read, %gmem_addr_115_read

]]></Node>
<StgValue><ssdm name="mul_ln30_38"/></StgValue>
</operation>

<operation id="3172" st_id="697" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:20  %gmem_addr_116_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_116_req"/></StgValue>
</operation>
</state>

<state id="698" st_id="698">

<operation id="3173" st_id="698" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle38:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_116, i32 %mul_ln30_38, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="699" st_id="699">

<operation id="3174" st_id="699" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:22  %gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)

]]></Node>
<StgValue><ssdm name="gmem_addr_116_resp"/></StgValue>
</operation>
</state>

<state id="700" st_id="700">

<operation id="3175" st_id="700" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:22  %gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)

]]></Node>
<StgValue><ssdm name="gmem_addr_116_resp"/></StgValue>
</operation>
</state>

<state id="701" st_id="701">

<operation id="3176" st_id="701" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:22  %gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)

]]></Node>
<StgValue><ssdm name="gmem_addr_116_resp"/></StgValue>
</operation>
</state>

<state id="702" st_id="702">

<operation id="3177" st_id="702" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:22  %gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)

]]></Node>
<StgValue><ssdm name="gmem_addr_116_resp"/></StgValue>
</operation>
</state>

<state id="703" st_id="703">

<operation id="3178" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle38:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3179" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle38:1  %tmp_77 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="3180" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle38:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3181" st_id="703" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle38:22  %gmem_addr_116_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_116)

]]></Node>
<StgValue><ssdm name="gmem_addr_116_resp"/></StgValue>
</operation>

<operation id="3182" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle38:23  %empty_125 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_77) nounwind

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="3183" st_id="703" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="0">
<![CDATA[
j_cycle38:24  br label %40

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="704" st_id="704">

<operation id="3184" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle38:1  %or_ln22_38 = or i11 %empty_10, 39

]]></Node>
<StgValue><ssdm name="or_ln22_38"/></StgValue>
</operation>

<operation id="3185" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle38:2  %tmp_76 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="3186" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle38:3  %tmp_187 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_38, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="3187" st_id="704" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="31" op_0_bw="22">
<![CDATA[
i_cycle38:5  %zext_ln27_114 = zext i22 %tmp_187 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_114"/></StgValue>
</operation>

<operation id="3188" st_id="704" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle38:6  %add_ln32_39 = add i31 %zext_ln27_114, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_39"/></StgValue>
</operation>
</state>

<state id="705" st_id="705">

<operation id="3189" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle38:0  %empty_123 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_74) nounwind

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="3190" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="23" op_0_bw="22">
<![CDATA[
i_cycle38:4  %zext_ln25_19 = zext i22 %tmp_187 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_19"/></StgValue>
</operation>

<operation id="3191" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="31">
<![CDATA[
i_cycle38:7  %zext_ln32_38 = zext i31 %add_ln32_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_38"/></StgValue>
</operation>

<operation id="3192" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle38:8  %gmem_addr_119 = getelementptr i32* %gmem, i64 %zext_ln32_38

]]></Node>
<StgValue><ssdm name="gmem_addr_119"/></StgValue>
</operation>

<operation id="3193" st_id="705" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle38:9  %p_wr_req234 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_119, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req234"/></StgValue>
</operation>

<operation id="3194" st_id="705" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0">
<![CDATA[
i_cycle38:10  br label %41

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="706" st_id="706">

<operation id="3195" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_39 = phi i12 [ 0, %i_cycle38 ], [ %add_ln25_39, %j_cycle39 ]

]]></Node>
<StgValue><ssdm name="j_0_39"/></StgValue>
</operation>

<operation id="3196" st_id="706" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_39 = icmp eq i12 %j_0_39, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_39"/></StgValue>
</operation>

<operation id="3197" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_127 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="3198" st_id="706" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_39 = add i12 %j_0_39, 1

]]></Node>
<StgValue><ssdm name="add_ln25_39"/></StgValue>
</operation>

<operation id="3199" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_39, label %i_cycle39, label %j_cycle39

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3200" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="23" op_0_bw="12">
<![CDATA[
j_cycle39:3  %zext_ln27_117 = zext i12 %j_0_39 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_117"/></StgValue>
</operation>

<operation id="3201" st_id="706" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle39:4  %add_ln27_58 = add i23 %zext_ln25_19, %zext_ln27_117

]]></Node>
<StgValue><ssdm name="add_ln27_58"/></StgValue>
</operation>

<operation id="3202" st_id="706" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="31" op_0_bw="23">
<![CDATA[
j_cycle39:5  %zext_ln27_118 = zext i23 %add_ln27_58 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_118"/></StgValue>
</operation>

<operation id="3203" st_id="706" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle39:6  %add_ln27_59 = add i31 %zext_ln27_118, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_59"/></StgValue>
</operation>
</state>

<state id="707" st_id="707">

<operation id="3204" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="64" op_0_bw="31">
<![CDATA[
j_cycle39:7  %zext_ln27_119 = zext i31 %add_ln27_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_119"/></StgValue>
</operation>

<operation id="3205" st_id="707" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle39:8  %gmem_addr_117 = getelementptr i32* %gmem, i64 %zext_ln27_119

]]></Node>
<StgValue><ssdm name="gmem_addr_117"/></StgValue>
</operation>

<operation id="3206" st_id="707" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle39:9  %add_ln28_39 = add i31 %zext_ln27_118, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_39"/></StgValue>
</operation>

<operation id="3207" st_id="707" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle39:12  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>
</state>

<state id="708" st_id="708">

<operation id="3208" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="64" op_0_bw="31">
<![CDATA[
j_cycle39:10  %zext_ln28_39 = zext i31 %add_ln28_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_39"/></StgValue>
</operation>

<operation id="3209" st_id="708" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle39:11  %gmem_addr_118 = getelementptr i32* %gmem, i64 %zext_ln28_39

]]></Node>
<StgValue><ssdm name="gmem_addr_118"/></StgValue>
</operation>

<operation id="3210" st_id="708" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle39:12  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3211" st_id="708" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle39:14  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="709" st_id="709">

<operation id="3212" st_id="709" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle39:12  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3213" st_id="709" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle39:14  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="710" st_id="710">

<operation id="3214" st_id="710" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle39:12  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3215" st_id="710" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle39:14  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="711" st_id="711">

<operation id="3216" st_id="711" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle39:12  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3217" st_id="711" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle39:14  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="712" st_id="712">

<operation id="3218" st_id="712" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle39:12  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3219" st_id="712" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle39:14  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="713" st_id="713">

<operation id="3220" st_id="713" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
j_cycle39:12  %gmem_load_78_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_78_req"/></StgValue>
</operation>

<operation id="3221" st_id="713" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle39:14  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="714" st_id="714">

<operation id="3222" st_id="714" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle39:13  %gmem_addr_117_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_117)

]]></Node>
<StgValue><ssdm name="gmem_addr_117_read"/></StgValue>
</operation>

<operation id="3223" st_id="714" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle39:14  %gmem_load_79_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_79_req"/></StgValue>
</operation>
</state>

<state id="715" st_id="715">

<operation id="3224" st_id="715" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle39:15  %gmem_addr_118_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_118)

]]></Node>
<StgValue><ssdm name="gmem_addr_118_read"/></StgValue>
</operation>
</state>

<state id="716" st_id="716">

<operation id="3225" st_id="716" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle39:16  %mul_ln30_39 = mul nsw i32 %gmem_addr_118_read, %gmem_addr_117_read

]]></Node>
<StgValue><ssdm name="mul_ln30_39"/></StgValue>
</operation>
</state>

<state id="717" st_id="717">

<operation id="3226" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle39:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3227" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle39:1  %tmp_79 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="3228" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle39:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3229" st_id="717" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle39:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_119, i32 %mul_ln30_39, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3230" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle39:18  %empty_128 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_79) nounwind

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="3231" st_id="717" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0">
<![CDATA[
j_cycle39:19  br label %41

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="718" st_id="718">

<operation id="3232" st_id="718" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)

]]></Node>
<StgValue><ssdm name="p_wr_resp235"/></StgValue>
</operation>

<operation id="3233" st_id="718" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle39:3  %tmp_78 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>
</state>

<state id="719" st_id="719">

<operation id="3234" st_id="719" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)

]]></Node>
<StgValue><ssdm name="p_wr_resp235"/></StgValue>
</operation>
</state>

<state id="720" st_id="720">

<operation id="3235" st_id="720" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)

]]></Node>
<StgValue><ssdm name="p_wr_resp235"/></StgValue>
</operation>
</state>

<state id="721" st_id="721">

<operation id="3236" st_id="721" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)

]]></Node>
<StgValue><ssdm name="p_wr_resp235"/></StgValue>
</operation>
</state>

<state id="722" st_id="722">

<operation id="3237" st_id="722" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1">
<![CDATA[
i_cycle39:0  %p_wr_resp235 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_119)

]]></Node>
<StgValue><ssdm name="p_wr_resp235"/></StgValue>
</operation>

<operation id="3238" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle39:1  %empty_126 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_76) nounwind

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="3239" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle39:2  %or_ln22_39 = or i11 %empty_10, 40

]]></Node>
<StgValue><ssdm name="or_ln22_39"/></StgValue>
</operation>

<operation id="3240" st_id="722" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="0">
<![CDATA[
i_cycle39:4  br label %42

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="723" st_id="723">

<operation id="3241" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_40 = phi i12 [ 0, %i_cycle39 ], [ %add_ln25_40, %j_cycle40 ]

]]></Node>
<StgValue><ssdm name="j_0_40"/></StgValue>
</operation>

<operation id="3242" st_id="723" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_40 = icmp eq i12 %j_0_40, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_40"/></StgValue>
</operation>

<operation id="3243" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_130 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="3244" st_id="723" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_40 = add i12 %j_0_40, 1

]]></Node>
<StgValue><ssdm name="add_ln25_40"/></StgValue>
</operation>

<operation id="3245" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_40, label %i_cycle40, label %j_cycle40

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3246" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle40:3  %tmp_191 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_39, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="3247" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle40:4  %tmp_192 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_191, i12 %j_0_40)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="3248" st_id="723" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="31" op_0_bw="22">
<![CDATA[
j_cycle40:5  %zext_ln27_121 = zext i22 %tmp_192 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_121"/></StgValue>
</operation>

<operation id="3249" st_id="723" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle40:6  %add_ln27_60 = add i31 %zext_ln27_121, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_60"/></StgValue>
</operation>
</state>

<state id="724" st_id="724">

<operation id="3250" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="31">
<![CDATA[
j_cycle40:7  %zext_ln27_122 = zext i31 %add_ln27_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_122"/></StgValue>
</operation>

<operation id="3251" st_id="724" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle40:8  %gmem_addr_120 = getelementptr i32* %gmem, i64 %zext_ln27_122

]]></Node>
<StgValue><ssdm name="gmem_addr_120"/></StgValue>
</operation>

<operation id="3252" st_id="724" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle40:9  %add_ln28_40 = add i31 %zext_ln27_121, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_40"/></StgValue>
</operation>

<operation id="3253" st_id="724" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>
</state>

<state id="725" st_id="725">

<operation id="3254" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="31">
<![CDATA[
j_cycle40:10  %zext_ln28_40 = zext i31 %add_ln28_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_40"/></StgValue>
</operation>

<operation id="3255" st_id="725" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle40:11  %gmem_addr_121 = getelementptr i32* %gmem, i64 %zext_ln28_40

]]></Node>
<StgValue><ssdm name="gmem_addr_121"/></StgValue>
</operation>

<operation id="3256" st_id="725" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3257" st_id="725" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="726" st_id="726">

<operation id="3258" st_id="726" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3259" st_id="726" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="727" st_id="727">

<operation id="3260" st_id="727" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3261" st_id="727" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="728" st_id="728">

<operation id="3262" st_id="728" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3263" st_id="728" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="729" st_id="729">

<operation id="3264" st_id="729" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3265" st_id="729" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="730" st_id="730">

<operation id="3266" st_id="730" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:15  %gmem_load_80_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_80_req"/></StgValue>
</operation>

<operation id="3267" st_id="730" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="731" st_id="731">

<operation id="3268" st_id="731" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle40:16  %gmem_addr_120_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_120)

]]></Node>
<StgValue><ssdm name="gmem_addr_120_read"/></StgValue>
</operation>

<operation id="3269" st_id="731" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle40:17  %gmem_load_81_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_81_req"/></StgValue>
</operation>
</state>

<state id="732" st_id="732">

<operation id="3270" st_id="732" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle40:12  %add_ln32_40 = add i31 %zext_ln27_121, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_40"/></StgValue>
</operation>

<operation id="3271" st_id="732" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle40:18  %gmem_addr_121_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_121)

]]></Node>
<StgValue><ssdm name="gmem_addr_121_read"/></StgValue>
</operation>
</state>

<state id="733" st_id="733">

<operation id="3272" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="64" op_0_bw="31">
<![CDATA[
j_cycle40:13  %zext_ln32_41 = zext i31 %add_ln32_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_41"/></StgValue>
</operation>

<operation id="3273" st_id="733" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle40:14  %gmem_addr_122 = getelementptr i32* %gmem, i64 %zext_ln32_41

]]></Node>
<StgValue><ssdm name="gmem_addr_122"/></StgValue>
</operation>

<operation id="3274" st_id="733" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle40:19  %mul_ln30_40 = mul nsw i32 %gmem_addr_120_read, %gmem_addr_121_read

]]></Node>
<StgValue><ssdm name="mul_ln30_40"/></StgValue>
</operation>

<operation id="3275" st_id="733" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:20  %gmem_addr_122_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_122_req"/></StgValue>
</operation>
</state>

<state id="734" st_id="734">

<operation id="3276" st_id="734" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle40:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_122, i32 %mul_ln30_40, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="735" st_id="735">

<operation id="3277" st_id="735" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:22  %gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)

]]></Node>
<StgValue><ssdm name="gmem_addr_122_resp"/></StgValue>
</operation>
</state>

<state id="736" st_id="736">

<operation id="3278" st_id="736" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:22  %gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)

]]></Node>
<StgValue><ssdm name="gmem_addr_122_resp"/></StgValue>
</operation>
</state>

<state id="737" st_id="737">

<operation id="3279" st_id="737" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:22  %gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)

]]></Node>
<StgValue><ssdm name="gmem_addr_122_resp"/></StgValue>
</operation>
</state>

<state id="738" st_id="738">

<operation id="3280" st_id="738" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:22  %gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)

]]></Node>
<StgValue><ssdm name="gmem_addr_122_resp"/></StgValue>
</operation>
</state>

<state id="739" st_id="739">

<operation id="3281" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle40:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3282" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle40:1  %tmp_81 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="3283" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle40:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3284" st_id="739" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle40:22  %gmem_addr_122_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_122)

]]></Node>
<StgValue><ssdm name="gmem_addr_122_resp"/></StgValue>
</operation>

<operation id="3285" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle40:23  %empty_131 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_81) nounwind

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="3286" st_id="739" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="0" op_0_bw="0">
<![CDATA[
j_cycle40:24  br label %42

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="740" st_id="740">

<operation id="3287" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle40:1  %or_ln22_40 = or i11 %empty_10, 41

]]></Node>
<StgValue><ssdm name="or_ln22_40"/></StgValue>
</operation>

<operation id="3288" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle40:2  %tmp_80 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="3289" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle40:3  %tmp_190 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_40, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="3290" st_id="740" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="31" op_0_bw="22">
<![CDATA[
i_cycle40:5  %zext_ln27_120 = zext i22 %tmp_190 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_120"/></StgValue>
</operation>

<operation id="3291" st_id="740" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle40:6  %add_ln32_41 = add i31 %zext_ln27_120, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_41"/></StgValue>
</operation>
</state>

<state id="741" st_id="741">

<operation id="3292" st_id="741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle40:0  %empty_129 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_78) nounwind

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="3293" st_id="741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="23" op_0_bw="22">
<![CDATA[
i_cycle40:4  %zext_ln25_20 = zext i22 %tmp_190 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_20"/></StgValue>
</operation>

<operation id="3294" st_id="741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="31">
<![CDATA[
i_cycle40:7  %zext_ln32_40 = zext i31 %add_ln32_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_40"/></StgValue>
</operation>

<operation id="3295" st_id="741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle40:8  %gmem_addr_125 = getelementptr i32* %gmem, i64 %zext_ln32_40

]]></Node>
<StgValue><ssdm name="gmem_addr_125"/></StgValue>
</operation>

<operation id="3296" st_id="741" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle40:9  %p_wr_req236 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_125, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req236"/></StgValue>
</operation>

<operation id="3297" st_id="741" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
i_cycle40:10  br label %43

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="742" st_id="742">

<operation id="3298" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_41 = phi i12 [ 0, %i_cycle40 ], [ %add_ln25_41, %j_cycle41 ]

]]></Node>
<StgValue><ssdm name="j_0_41"/></StgValue>
</operation>

<operation id="3299" st_id="742" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_41 = icmp eq i12 %j_0_41, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_41"/></StgValue>
</operation>

<operation id="3300" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_133 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="3301" st_id="742" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_41 = add i12 %j_0_41, 1

]]></Node>
<StgValue><ssdm name="add_ln25_41"/></StgValue>
</operation>

<operation id="3302" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_41, label %i_cycle41, label %j_cycle41

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3303" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="23" op_0_bw="12">
<![CDATA[
j_cycle41:3  %zext_ln27_123 = zext i12 %j_0_41 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_123"/></StgValue>
</operation>

<operation id="3304" st_id="742" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle41:4  %add_ln27_61 = add i23 %zext_ln25_20, %zext_ln27_123

]]></Node>
<StgValue><ssdm name="add_ln27_61"/></StgValue>
</operation>

<operation id="3305" st_id="742" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="31" op_0_bw="23">
<![CDATA[
j_cycle41:5  %zext_ln27_124 = zext i23 %add_ln27_61 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_124"/></StgValue>
</operation>

<operation id="3306" st_id="742" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle41:6  %add_ln27_62 = add i31 %zext_ln27_124, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_62"/></StgValue>
</operation>
</state>

<state id="743" st_id="743">

<operation id="3307" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="64" op_0_bw="31">
<![CDATA[
j_cycle41:7  %zext_ln27_125 = zext i31 %add_ln27_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_125"/></StgValue>
</operation>

<operation id="3308" st_id="743" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1631" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle41:8  %gmem_addr_123 = getelementptr i32* %gmem, i64 %zext_ln27_125

]]></Node>
<StgValue><ssdm name="gmem_addr_123"/></StgValue>
</operation>

<operation id="3309" st_id="743" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle41:9  %add_ln28_41 = add i31 %zext_ln27_124, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_41"/></StgValue>
</operation>

<operation id="3310" st_id="743" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle41:12  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>
</state>

<state id="744" st_id="744">

<operation id="3311" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="31">
<![CDATA[
j_cycle41:10  %zext_ln28_41 = zext i31 %add_ln28_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_41"/></StgValue>
</operation>

<operation id="3312" st_id="744" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle41:11  %gmem_addr_124 = getelementptr i32* %gmem, i64 %zext_ln28_41

]]></Node>
<StgValue><ssdm name="gmem_addr_124"/></StgValue>
</operation>

<operation id="3313" st_id="744" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle41:12  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3314" st_id="744" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle41:14  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="745" st_id="745">

<operation id="3315" st_id="745" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle41:12  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3316" st_id="745" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle41:14  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="746" st_id="746">

<operation id="3317" st_id="746" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle41:12  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3318" st_id="746" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle41:14  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="747" st_id="747">

<operation id="3319" st_id="747" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle41:12  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3320" st_id="747" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle41:14  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="748" st_id="748">

<operation id="3321" st_id="748" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle41:12  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3322" st_id="748" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle41:14  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="749" st_id="749">

<operation id="3323" st_id="749" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
j_cycle41:12  %gmem_load_82_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_82_req"/></StgValue>
</operation>

<operation id="3324" st_id="749" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle41:14  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="750" st_id="750">

<operation id="3325" st_id="750" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle41:13  %gmem_addr_123_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_123)

]]></Node>
<StgValue><ssdm name="gmem_addr_123_read"/></StgValue>
</operation>

<operation id="3326" st_id="750" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle41:14  %gmem_load_83_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_83_req"/></StgValue>
</operation>
</state>

<state id="751" st_id="751">

<operation id="3327" st_id="751" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle41:15  %gmem_addr_124_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_124)

]]></Node>
<StgValue><ssdm name="gmem_addr_124_read"/></StgValue>
</operation>
</state>

<state id="752" st_id="752">

<operation id="3328" st_id="752" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle41:16  %mul_ln30_41 = mul nsw i32 %gmem_addr_124_read, %gmem_addr_123_read

]]></Node>
<StgValue><ssdm name="mul_ln30_41"/></StgValue>
</operation>
</state>

<state id="753" st_id="753">

<operation id="3329" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle41:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3330" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle41:1  %tmp_83 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="3331" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle41:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3332" st_id="753" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle41:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_125, i32 %mul_ln30_41, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3333" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle41:18  %empty_134 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_83) nounwind

]]></Node>
<StgValue><ssdm name="empty_134"/></StgValue>
</operation>

<operation id="3334" st_id="753" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0">
<![CDATA[
j_cycle41:19  br label %43

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="754" st_id="754">

<operation id="3335" st_id="754" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)

]]></Node>
<StgValue><ssdm name="p_wr_resp237"/></StgValue>
</operation>

<operation id="3336" st_id="754" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle41:3  %tmp_82 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="755" st_id="755">

<operation id="3337" st_id="755" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)

]]></Node>
<StgValue><ssdm name="p_wr_resp237"/></StgValue>
</operation>
</state>

<state id="756" st_id="756">

<operation id="3338" st_id="756" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)

]]></Node>
<StgValue><ssdm name="p_wr_resp237"/></StgValue>
</operation>
</state>

<state id="757" st_id="757">

<operation id="3339" st_id="757" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)

]]></Node>
<StgValue><ssdm name="p_wr_resp237"/></StgValue>
</operation>
</state>

<state id="758" st_id="758">

<operation id="3340" st_id="758" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1">
<![CDATA[
i_cycle41:0  %p_wr_resp237 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_125)

]]></Node>
<StgValue><ssdm name="p_wr_resp237"/></StgValue>
</operation>

<operation id="3341" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle41:1  %empty_132 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_80) nounwind

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="3342" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle41:2  %or_ln22_41 = or i11 %empty_10, 42

]]></Node>
<StgValue><ssdm name="or_ln22_41"/></StgValue>
</operation>

<operation id="3343" st_id="758" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0">
<![CDATA[
i_cycle41:4  br label %44

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="759" st_id="759">

<operation id="3344" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_42 = phi i12 [ 0, %i_cycle41 ], [ %add_ln25_42, %j_cycle42 ]

]]></Node>
<StgValue><ssdm name="j_0_42"/></StgValue>
</operation>

<operation id="3345" st_id="759" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_42 = icmp eq i12 %j_0_42, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_42"/></StgValue>
</operation>

<operation id="3346" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_136 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_136"/></StgValue>
</operation>

<operation id="3347" st_id="759" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_42 = add i12 %j_0_42, 1

]]></Node>
<StgValue><ssdm name="add_ln25_42"/></StgValue>
</operation>

<operation id="3348" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_42, label %i_cycle42, label %j_cycle42

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3349" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle42:3  %tmp_194 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_41, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="3350" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle42:4  %tmp_195 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_194, i12 %j_0_42)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="3351" st_id="759" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="31" op_0_bw="22">
<![CDATA[
j_cycle42:5  %zext_ln27_127 = zext i22 %tmp_195 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_127"/></StgValue>
</operation>

<operation id="3352" st_id="759" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle42:6  %add_ln27_63 = add i31 %zext_ln27_127, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_63"/></StgValue>
</operation>
</state>

<state id="760" st_id="760">

<operation id="3353" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="31">
<![CDATA[
j_cycle42:7  %zext_ln27_128 = zext i31 %add_ln27_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_128"/></StgValue>
</operation>

<operation id="3354" st_id="760" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle42:8  %gmem_addr_126 = getelementptr i32* %gmem, i64 %zext_ln27_128

]]></Node>
<StgValue><ssdm name="gmem_addr_126"/></StgValue>
</operation>

<operation id="3355" st_id="760" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle42:9  %add_ln28_42 = add i31 %zext_ln27_127, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_42"/></StgValue>
</operation>

<operation id="3356" st_id="760" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>
</state>

<state id="761" st_id="761">

<operation id="3357" st_id="761" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="31">
<![CDATA[
j_cycle42:10  %zext_ln28_42 = zext i31 %add_ln28_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_42"/></StgValue>
</operation>

<operation id="3358" st_id="761" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle42:11  %gmem_addr_127 = getelementptr i32* %gmem, i64 %zext_ln28_42

]]></Node>
<StgValue><ssdm name="gmem_addr_127"/></StgValue>
</operation>

<operation id="3359" st_id="761" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3360" st_id="761" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="762" st_id="762">

<operation id="3361" st_id="762" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3362" st_id="762" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="763" st_id="763">

<operation id="3363" st_id="763" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3364" st_id="763" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="764" st_id="764">

<operation id="3365" st_id="764" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3366" st_id="764" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="765" st_id="765">

<operation id="3367" st_id="765" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3368" st_id="765" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="766" st_id="766">

<operation id="3369" st_id="766" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:15  %gmem_load_84_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_84_req"/></StgValue>
</operation>

<operation id="3370" st_id="766" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="767" st_id="767">

<operation id="3371" st_id="767" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle42:16  %gmem_addr_126_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_126)

]]></Node>
<StgValue><ssdm name="gmem_addr_126_read"/></StgValue>
</operation>

<operation id="3372" st_id="767" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle42:17  %gmem_load_85_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_85_req"/></StgValue>
</operation>
</state>

<state id="768" st_id="768">

<operation id="3373" st_id="768" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle42:12  %add_ln32_42 = add i31 %zext_ln27_127, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_42"/></StgValue>
</operation>

<operation id="3374" st_id="768" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle42:18  %gmem_addr_127_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_127)

]]></Node>
<StgValue><ssdm name="gmem_addr_127_read"/></StgValue>
</operation>
</state>

<state id="769" st_id="769">

<operation id="3375" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="64" op_0_bw="31">
<![CDATA[
j_cycle42:13  %zext_ln32_43 = zext i31 %add_ln32_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_43"/></StgValue>
</operation>

<operation id="3376" st_id="769" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle42:14  %gmem_addr_128 = getelementptr i32* %gmem, i64 %zext_ln32_43

]]></Node>
<StgValue><ssdm name="gmem_addr_128"/></StgValue>
</operation>

<operation id="3377" st_id="769" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle42:19  %mul_ln30_42 = mul nsw i32 %gmem_addr_126_read, %gmem_addr_127_read

]]></Node>
<StgValue><ssdm name="mul_ln30_42"/></StgValue>
</operation>

<operation id="3378" st_id="769" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:20  %gmem_addr_128_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_128_req"/></StgValue>
</operation>
</state>

<state id="770" st_id="770">

<operation id="3379" st_id="770" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle42:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_128, i32 %mul_ln30_42, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="771" st_id="771">

<operation id="3380" st_id="771" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:22  %gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)

]]></Node>
<StgValue><ssdm name="gmem_addr_128_resp"/></StgValue>
</operation>
</state>

<state id="772" st_id="772">

<operation id="3381" st_id="772" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:22  %gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)

]]></Node>
<StgValue><ssdm name="gmem_addr_128_resp"/></StgValue>
</operation>
</state>

<state id="773" st_id="773">

<operation id="3382" st_id="773" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:22  %gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)

]]></Node>
<StgValue><ssdm name="gmem_addr_128_resp"/></StgValue>
</operation>
</state>

<state id="774" st_id="774">

<operation id="3383" st_id="774" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:22  %gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)

]]></Node>
<StgValue><ssdm name="gmem_addr_128_resp"/></StgValue>
</operation>
</state>

<state id="775" st_id="775">

<operation id="3384" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle42:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3385" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle42:1  %tmp_85 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="3386" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle42:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3387" st_id="775" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle42:22  %gmem_addr_128_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_128)

]]></Node>
<StgValue><ssdm name="gmem_addr_128_resp"/></StgValue>
</operation>

<operation id="3388" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle42:23  %empty_137 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_85) nounwind

]]></Node>
<StgValue><ssdm name="empty_137"/></StgValue>
</operation>

<operation id="3389" st_id="775" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="0">
<![CDATA[
j_cycle42:24  br label %44

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="776" st_id="776">

<operation id="3390" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle42:1  %or_ln22_42 = or i11 %empty_10, 43

]]></Node>
<StgValue><ssdm name="or_ln22_42"/></StgValue>
</operation>

<operation id="3391" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle42:2  %tmp_84 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="3392" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle42:3  %tmp_193 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_42, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="3393" st_id="776" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="31" op_0_bw="22">
<![CDATA[
i_cycle42:5  %zext_ln27_126 = zext i22 %tmp_193 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_126"/></StgValue>
</operation>

<operation id="3394" st_id="776" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle42:6  %add_ln32_43 = add i31 %zext_ln27_126, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_43"/></StgValue>
</operation>
</state>

<state id="777" st_id="777">

<operation id="3395" st_id="777" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle42:0  %empty_135 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_82) nounwind

]]></Node>
<StgValue><ssdm name="empty_135"/></StgValue>
</operation>

<operation id="3396" st_id="777" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="23" op_0_bw="22">
<![CDATA[
i_cycle42:4  %zext_ln25_21 = zext i22 %tmp_193 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_21"/></StgValue>
</operation>

<operation id="3397" st_id="777" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="31">
<![CDATA[
i_cycle42:7  %zext_ln32_42 = zext i31 %add_ln32_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_42"/></StgValue>
</operation>

<operation id="3398" st_id="777" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle42:8  %gmem_addr_131 = getelementptr i32* %gmem, i64 %zext_ln32_42

]]></Node>
<StgValue><ssdm name="gmem_addr_131"/></StgValue>
</operation>

<operation id="3399" st_id="777" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle42:9  %p_wr_req238 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_131, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req238"/></StgValue>
</operation>

<operation id="3400" st_id="777" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0">
<![CDATA[
i_cycle42:10  br label %45

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="778" st_id="778">

<operation id="3401" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_43 = phi i12 [ 0, %i_cycle42 ], [ %add_ln25_43, %j_cycle43 ]

]]></Node>
<StgValue><ssdm name="j_0_43"/></StgValue>
</operation>

<operation id="3402" st_id="778" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_43 = icmp eq i12 %j_0_43, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_43"/></StgValue>
</operation>

<operation id="3403" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_139 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_139"/></StgValue>
</operation>

<operation id="3404" st_id="778" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_43 = add i12 %j_0_43, 1

]]></Node>
<StgValue><ssdm name="add_ln25_43"/></StgValue>
</operation>

<operation id="3405" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_43, label %i_cycle43, label %j_cycle43

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3406" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="23" op_0_bw="12">
<![CDATA[
j_cycle43:3  %zext_ln27_129 = zext i12 %j_0_43 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_129"/></StgValue>
</operation>

<operation id="3407" st_id="778" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle43:4  %add_ln27_64 = add i23 %zext_ln25_21, %zext_ln27_129

]]></Node>
<StgValue><ssdm name="add_ln27_64"/></StgValue>
</operation>

<operation id="3408" st_id="778" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="31" op_0_bw="23">
<![CDATA[
j_cycle43:5  %zext_ln27_130 = zext i23 %add_ln27_64 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_130"/></StgValue>
</operation>

<operation id="3409" st_id="778" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle43:6  %add_ln27_65 = add i31 %zext_ln27_130, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_65"/></StgValue>
</operation>
</state>

<state id="779" st_id="779">

<operation id="3410" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="64" op_0_bw="31">
<![CDATA[
j_cycle43:7  %zext_ln27_131 = zext i31 %add_ln27_65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_131"/></StgValue>
</operation>

<operation id="3411" st_id="779" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle43:8  %gmem_addr_129 = getelementptr i32* %gmem, i64 %zext_ln27_131

]]></Node>
<StgValue><ssdm name="gmem_addr_129"/></StgValue>
</operation>

<operation id="3412" st_id="779" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle43:9  %add_ln28_43 = add i31 %zext_ln27_130, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_43"/></StgValue>
</operation>

<operation id="3413" st_id="779" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle43:12  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>
</state>

<state id="780" st_id="780">

<operation id="3414" st_id="780" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="31">
<![CDATA[
j_cycle43:10  %zext_ln28_43 = zext i31 %add_ln28_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_43"/></StgValue>
</operation>

<operation id="3415" st_id="780" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle43:11  %gmem_addr_130 = getelementptr i32* %gmem, i64 %zext_ln28_43

]]></Node>
<StgValue><ssdm name="gmem_addr_130"/></StgValue>
</operation>

<operation id="3416" st_id="780" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle43:12  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3417" st_id="780" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle43:14  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="781" st_id="781">

<operation id="3418" st_id="781" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle43:12  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3419" st_id="781" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle43:14  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="782" st_id="782">

<operation id="3420" st_id="782" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle43:12  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3421" st_id="782" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle43:14  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="783" st_id="783">

<operation id="3422" st_id="783" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle43:12  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3423" st_id="783" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle43:14  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="784" st_id="784">

<operation id="3424" st_id="784" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle43:12  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3425" st_id="784" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle43:14  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="785" st_id="785">

<operation id="3426" st_id="785" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
j_cycle43:12  %gmem_load_86_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_86_req"/></StgValue>
</operation>

<operation id="3427" st_id="785" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle43:14  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="786" st_id="786">

<operation id="3428" st_id="786" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle43:13  %gmem_addr_129_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_129)

]]></Node>
<StgValue><ssdm name="gmem_addr_129_read"/></StgValue>
</operation>

<operation id="3429" st_id="786" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle43:14  %gmem_load_87_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_87_req"/></StgValue>
</operation>
</state>

<state id="787" st_id="787">

<operation id="3430" st_id="787" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle43:15  %gmem_addr_130_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_130)

]]></Node>
<StgValue><ssdm name="gmem_addr_130_read"/></StgValue>
</operation>
</state>

<state id="788" st_id="788">

<operation id="3431" st_id="788" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle43:16  %mul_ln30_43 = mul nsw i32 %gmem_addr_130_read, %gmem_addr_129_read

]]></Node>
<StgValue><ssdm name="mul_ln30_43"/></StgValue>
</operation>
</state>

<state id="789" st_id="789">

<operation id="3432" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle43:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3433" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle43:1  %tmp_87 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="3434" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle43:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3435" st_id="789" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle43:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_131, i32 %mul_ln30_43, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3436" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle43:18  %empty_140 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_87) nounwind

]]></Node>
<StgValue><ssdm name="empty_140"/></StgValue>
</operation>

<operation id="3437" st_id="789" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="0" op_0_bw="0">
<![CDATA[
j_cycle43:19  br label %45

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="790" st_id="790">

<operation id="3438" st_id="790" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)

]]></Node>
<StgValue><ssdm name="p_wr_resp239"/></StgValue>
</operation>

<operation id="3439" st_id="790" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle43:3  %tmp_86 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="791" st_id="791">

<operation id="3440" st_id="791" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)

]]></Node>
<StgValue><ssdm name="p_wr_resp239"/></StgValue>
</operation>
</state>

<state id="792" st_id="792">

<operation id="3441" st_id="792" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)

]]></Node>
<StgValue><ssdm name="p_wr_resp239"/></StgValue>
</operation>
</state>

<state id="793" st_id="793">

<operation id="3442" st_id="793" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)

]]></Node>
<StgValue><ssdm name="p_wr_resp239"/></StgValue>
</operation>
</state>

<state id="794" st_id="794">

<operation id="3443" st_id="794" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1">
<![CDATA[
i_cycle43:0  %p_wr_resp239 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_131)

]]></Node>
<StgValue><ssdm name="p_wr_resp239"/></StgValue>
</operation>

<operation id="3444" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle43:1  %empty_138 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_84) nounwind

]]></Node>
<StgValue><ssdm name="empty_138"/></StgValue>
</operation>

<operation id="3445" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle43:2  %or_ln22_43 = or i11 %empty_10, 44

]]></Node>
<StgValue><ssdm name="or_ln22_43"/></StgValue>
</operation>

<operation id="3446" st_id="794" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="0" op_0_bw="0">
<![CDATA[
i_cycle43:4  br label %46

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="795" st_id="795">

<operation id="3447" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_44 = phi i12 [ 0, %i_cycle43 ], [ %add_ln25_44, %j_cycle44 ]

]]></Node>
<StgValue><ssdm name="j_0_44"/></StgValue>
</operation>

<operation id="3448" st_id="795" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_44 = icmp eq i12 %j_0_44, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_44"/></StgValue>
</operation>

<operation id="3449" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_142 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_142"/></StgValue>
</operation>

<operation id="3450" st_id="795" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_44 = add i12 %j_0_44, 1

]]></Node>
<StgValue><ssdm name="add_ln25_44"/></StgValue>
</operation>

<operation id="3451" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_44, label %i_cycle44, label %j_cycle44

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3452" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle44:3  %tmp_197 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_43, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="3453" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle44:4  %tmp_198 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_197, i12 %j_0_44)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="3454" st_id="795" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="31" op_0_bw="22">
<![CDATA[
j_cycle44:5  %zext_ln27_133 = zext i22 %tmp_198 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_133"/></StgValue>
</operation>

<operation id="3455" st_id="795" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle44:6  %add_ln27_66 = add i31 %zext_ln27_133, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_66"/></StgValue>
</operation>
</state>

<state id="796" st_id="796">

<operation id="3456" st_id="796" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="31">
<![CDATA[
j_cycle44:7  %zext_ln27_134 = zext i31 %add_ln27_66 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_134"/></StgValue>
</operation>

<operation id="3457" st_id="796" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle44:8  %gmem_addr_132 = getelementptr i32* %gmem, i64 %zext_ln27_134

]]></Node>
<StgValue><ssdm name="gmem_addr_132"/></StgValue>
</operation>

<operation id="3458" st_id="796" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle44:9  %add_ln28_44 = add i31 %zext_ln27_133, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_44"/></StgValue>
</operation>

<operation id="3459" st_id="796" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>
</state>

<state id="797" st_id="797">

<operation id="3460" st_id="797" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="31">
<![CDATA[
j_cycle44:10  %zext_ln28_44 = zext i31 %add_ln28_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_44"/></StgValue>
</operation>

<operation id="3461" st_id="797" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle44:11  %gmem_addr_133 = getelementptr i32* %gmem, i64 %zext_ln28_44

]]></Node>
<StgValue><ssdm name="gmem_addr_133"/></StgValue>
</operation>

<operation id="3462" st_id="797" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3463" st_id="797" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="798" st_id="798">

<operation id="3464" st_id="798" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3465" st_id="798" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="799" st_id="799">

<operation id="3466" st_id="799" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3467" st_id="799" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="800" st_id="800">

<operation id="3468" st_id="800" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3469" st_id="800" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="801" st_id="801">

<operation id="3470" st_id="801" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3471" st_id="801" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="802" st_id="802">

<operation id="3472" st_id="802" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:15  %gmem_load_88_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_88_req"/></StgValue>
</operation>

<operation id="3473" st_id="802" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="803" st_id="803">

<operation id="3474" st_id="803" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle44:16  %gmem_addr_132_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_132)

]]></Node>
<StgValue><ssdm name="gmem_addr_132_read"/></StgValue>
</operation>

<operation id="3475" st_id="803" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle44:17  %gmem_load_89_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_89_req"/></StgValue>
</operation>
</state>

<state id="804" st_id="804">

<operation id="3476" st_id="804" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle44:12  %add_ln32_44 = add i31 %zext_ln27_133, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_44"/></StgValue>
</operation>

<operation id="3477" st_id="804" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle44:18  %gmem_addr_133_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_133)

]]></Node>
<StgValue><ssdm name="gmem_addr_133_read"/></StgValue>
</operation>
</state>

<state id="805" st_id="805">

<operation id="3478" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="64" op_0_bw="31">
<![CDATA[
j_cycle44:13  %zext_ln32_45 = zext i31 %add_ln32_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_45"/></StgValue>
</operation>

<operation id="3479" st_id="805" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle44:14  %gmem_addr_134 = getelementptr i32* %gmem, i64 %zext_ln32_45

]]></Node>
<StgValue><ssdm name="gmem_addr_134"/></StgValue>
</operation>

<operation id="3480" st_id="805" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle44:19  %mul_ln30_44 = mul nsw i32 %gmem_addr_132_read, %gmem_addr_133_read

]]></Node>
<StgValue><ssdm name="mul_ln30_44"/></StgValue>
</operation>

<operation id="3481" st_id="805" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:20  %gmem_addr_134_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_134_req"/></StgValue>
</operation>
</state>

<state id="806" st_id="806">

<operation id="3482" st_id="806" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle44:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_134, i32 %mul_ln30_44, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="807" st_id="807">

<operation id="3483" st_id="807" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:22  %gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)

]]></Node>
<StgValue><ssdm name="gmem_addr_134_resp"/></StgValue>
</operation>
</state>

<state id="808" st_id="808">

<operation id="3484" st_id="808" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:22  %gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)

]]></Node>
<StgValue><ssdm name="gmem_addr_134_resp"/></StgValue>
</operation>
</state>

<state id="809" st_id="809">

<operation id="3485" st_id="809" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:22  %gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)

]]></Node>
<StgValue><ssdm name="gmem_addr_134_resp"/></StgValue>
</operation>
</state>

<state id="810" st_id="810">

<operation id="3486" st_id="810" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:22  %gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)

]]></Node>
<StgValue><ssdm name="gmem_addr_134_resp"/></StgValue>
</operation>
</state>

<state id="811" st_id="811">

<operation id="3487" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle44:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3488" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle44:1  %tmp_89 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="3489" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle44:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3490" st_id="811" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle44:22  %gmem_addr_134_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_134)

]]></Node>
<StgValue><ssdm name="gmem_addr_134_resp"/></StgValue>
</operation>

<operation id="3491" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle44:23  %empty_143 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_89) nounwind

]]></Node>
<StgValue><ssdm name="empty_143"/></StgValue>
</operation>

<operation id="3492" st_id="811" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0">
<![CDATA[
j_cycle44:24  br label %46

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="812" st_id="812">

<operation id="3493" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle44:1  %or_ln22_44 = or i11 %empty_10, 45

]]></Node>
<StgValue><ssdm name="or_ln22_44"/></StgValue>
</operation>

<operation id="3494" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle44:2  %tmp_88 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="3495" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle44:3  %tmp_196 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_44, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="3496" st_id="812" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="31" op_0_bw="22">
<![CDATA[
i_cycle44:5  %zext_ln27_132 = zext i22 %tmp_196 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_132"/></StgValue>
</operation>

<operation id="3497" st_id="812" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle44:6  %add_ln32_45 = add i31 %zext_ln27_132, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_45"/></StgValue>
</operation>
</state>

<state id="813" st_id="813">

<operation id="3498" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle44:0  %empty_141 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_86) nounwind

]]></Node>
<StgValue><ssdm name="empty_141"/></StgValue>
</operation>

<operation id="3499" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="23" op_0_bw="22">
<![CDATA[
i_cycle44:4  %zext_ln25_22 = zext i22 %tmp_196 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_22"/></StgValue>
</operation>

<operation id="3500" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="64" op_0_bw="31">
<![CDATA[
i_cycle44:7  %zext_ln32_44 = zext i31 %add_ln32_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_44"/></StgValue>
</operation>

<operation id="3501" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle44:8  %gmem_addr_137 = getelementptr i32* %gmem, i64 %zext_ln32_44

]]></Node>
<StgValue><ssdm name="gmem_addr_137"/></StgValue>
</operation>

<operation id="3502" st_id="813" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle44:9  %p_wr_req240 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_137, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req240"/></StgValue>
</operation>

<operation id="3503" st_id="813" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0">
<![CDATA[
i_cycle44:10  br label %47

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="814" st_id="814">

<operation id="3504" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_45 = phi i12 [ 0, %i_cycle44 ], [ %add_ln25_45, %j_cycle45 ]

]]></Node>
<StgValue><ssdm name="j_0_45"/></StgValue>
</operation>

<operation id="3505" st_id="814" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_45 = icmp eq i12 %j_0_45, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_45"/></StgValue>
</operation>

<operation id="3506" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_145"/></StgValue>
</operation>

<operation id="3507" st_id="814" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_45 = add i12 %j_0_45, 1

]]></Node>
<StgValue><ssdm name="add_ln25_45"/></StgValue>
</operation>

<operation id="3508" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_45, label %i_cycle45, label %j_cycle45

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3509" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="23" op_0_bw="12">
<![CDATA[
j_cycle45:3  %zext_ln27_135 = zext i12 %j_0_45 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_135"/></StgValue>
</operation>

<operation id="3510" st_id="814" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle45:4  %add_ln27_67 = add i23 %zext_ln25_22, %zext_ln27_135

]]></Node>
<StgValue><ssdm name="add_ln27_67"/></StgValue>
</operation>

<operation id="3511" st_id="814" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="31" op_0_bw="23">
<![CDATA[
j_cycle45:5  %zext_ln27_136 = zext i23 %add_ln27_67 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_136"/></StgValue>
</operation>

<operation id="3512" st_id="814" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle45:6  %add_ln27_68 = add i31 %zext_ln27_136, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_68"/></StgValue>
</operation>
</state>

<state id="815" st_id="815">

<operation id="3513" st_id="815" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="64" op_0_bw="31">
<![CDATA[
j_cycle45:7  %zext_ln27_137 = zext i31 %add_ln27_68 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_137"/></StgValue>
</operation>

<operation id="3514" st_id="815" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1785" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle45:8  %gmem_addr_135 = getelementptr i32* %gmem, i64 %zext_ln27_137

]]></Node>
<StgValue><ssdm name="gmem_addr_135"/></StgValue>
</operation>

<operation id="3515" st_id="815" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle45:9  %add_ln28_45 = add i31 %zext_ln27_136, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_45"/></StgValue>
</operation>

<operation id="3516" st_id="815" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle45:12  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>
</state>

<state id="816" st_id="816">

<operation id="3517" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="64" op_0_bw="31">
<![CDATA[
j_cycle45:10  %zext_ln28_45 = zext i31 %add_ln28_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_45"/></StgValue>
</operation>

<operation id="3518" st_id="816" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle45:11  %gmem_addr_136 = getelementptr i32* %gmem, i64 %zext_ln28_45

]]></Node>
<StgValue><ssdm name="gmem_addr_136"/></StgValue>
</operation>

<operation id="3519" st_id="816" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle45:12  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3520" st_id="816" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle45:14  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="817" st_id="817">

<operation id="3521" st_id="817" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle45:12  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3522" st_id="817" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle45:14  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="818" st_id="818">

<operation id="3523" st_id="818" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle45:12  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3524" st_id="818" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle45:14  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="819" st_id="819">

<operation id="3525" st_id="819" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle45:12  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3526" st_id="819" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle45:14  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="820" st_id="820">

<operation id="3527" st_id="820" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle45:12  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3528" st_id="820" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle45:14  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="821" st_id="821">

<operation id="3529" st_id="821" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
j_cycle45:12  %gmem_load_90_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_90_req"/></StgValue>
</operation>

<operation id="3530" st_id="821" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle45:14  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="822" st_id="822">

<operation id="3531" st_id="822" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle45:13  %gmem_addr_135_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_135)

]]></Node>
<StgValue><ssdm name="gmem_addr_135_read"/></StgValue>
</operation>

<operation id="3532" st_id="822" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle45:14  %gmem_load_91_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_91_req"/></StgValue>
</operation>
</state>

<state id="823" st_id="823">

<operation id="3533" st_id="823" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle45:15  %gmem_addr_136_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_136)

]]></Node>
<StgValue><ssdm name="gmem_addr_136_read"/></StgValue>
</operation>
</state>

<state id="824" st_id="824">

<operation id="3534" st_id="824" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle45:16  %mul_ln30_45 = mul nsw i32 %gmem_addr_136_read, %gmem_addr_135_read

]]></Node>
<StgValue><ssdm name="mul_ln30_45"/></StgValue>
</operation>
</state>

<state id="825" st_id="825">

<operation id="3535" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle45:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3536" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle45:1  %tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="3537" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle45:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3538" st_id="825" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1794" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle45:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_137, i32 %mul_ln30_45, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3539" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle45:18  %empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_91) nounwind

]]></Node>
<StgValue><ssdm name="empty_146"/></StgValue>
</operation>

<operation id="3540" st_id="825" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="0" op_0_bw="0">
<![CDATA[
j_cycle45:19  br label %47

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="826" st_id="826">

<operation id="3541" st_id="826" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)

]]></Node>
<StgValue><ssdm name="p_wr_resp241"/></StgValue>
</operation>

<operation id="3542" st_id="826" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle45:3  %tmp_90 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="827" st_id="827">

<operation id="3543" st_id="827" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)

]]></Node>
<StgValue><ssdm name="p_wr_resp241"/></StgValue>
</operation>
</state>

<state id="828" st_id="828">

<operation id="3544" st_id="828" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)

]]></Node>
<StgValue><ssdm name="p_wr_resp241"/></StgValue>
</operation>
</state>

<state id="829" st_id="829">

<operation id="3545" st_id="829" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)

]]></Node>
<StgValue><ssdm name="p_wr_resp241"/></StgValue>
</operation>
</state>

<state id="830" st_id="830">

<operation id="3546" st_id="830" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1">
<![CDATA[
i_cycle45:0  %p_wr_resp241 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_137)

]]></Node>
<StgValue><ssdm name="p_wr_resp241"/></StgValue>
</operation>

<operation id="3547" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle45:1  %empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_88) nounwind

]]></Node>
<StgValue><ssdm name="empty_144"/></StgValue>
</operation>

<operation id="3548" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle45:2  %or_ln22_45 = or i11 %empty_10, 46

]]></Node>
<StgValue><ssdm name="or_ln22_45"/></StgValue>
</operation>

<operation id="3549" st_id="830" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="0" op_0_bw="0">
<![CDATA[
i_cycle45:4  br label %48

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="831" st_id="831">

<operation id="3550" st_id="831" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_46 = phi i12 [ 0, %i_cycle45 ], [ %add_ln25_46, %j_cycle46 ]

]]></Node>
<StgValue><ssdm name="j_0_46"/></StgValue>
</operation>

<operation id="3551" st_id="831" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_46 = icmp eq i12 %j_0_46, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_46"/></StgValue>
</operation>

<operation id="3552" st_id="831" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_148"/></StgValue>
</operation>

<operation id="3553" st_id="831" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_46 = add i12 %j_0_46, 1

]]></Node>
<StgValue><ssdm name="add_ln25_46"/></StgValue>
</operation>

<operation id="3554" st_id="831" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_46, label %i_cycle46, label %j_cycle46

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3555" st_id="831" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle46:3  %tmp_200 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_45, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="3556" st_id="831" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle46:4  %tmp_201 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_200, i12 %j_0_46)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="3557" st_id="831" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="31" op_0_bw="22">
<![CDATA[
j_cycle46:5  %zext_ln27_139 = zext i22 %tmp_201 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_139"/></StgValue>
</operation>

<operation id="3558" st_id="831" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle46:6  %add_ln27_69 = add i31 %zext_ln27_139, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_69"/></StgValue>
</operation>
</state>

<state id="832" st_id="832">

<operation id="3559" st_id="832" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="64" op_0_bw="31">
<![CDATA[
j_cycle46:7  %zext_ln27_140 = zext i31 %add_ln27_69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_140"/></StgValue>
</operation>

<operation id="3560" st_id="832" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle46:8  %gmem_addr_138 = getelementptr i32* %gmem, i64 %zext_ln27_140

]]></Node>
<StgValue><ssdm name="gmem_addr_138"/></StgValue>
</operation>

<operation id="3561" st_id="832" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle46:9  %add_ln28_46 = add i31 %zext_ln27_139, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_46"/></StgValue>
</operation>

<operation id="3562" st_id="832" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>
</state>

<state id="833" st_id="833">

<operation id="3563" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1820" bw="64" op_0_bw="31">
<![CDATA[
j_cycle46:10  %zext_ln28_46 = zext i31 %add_ln28_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_46"/></StgValue>
</operation>

<operation id="3564" st_id="833" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle46:11  %gmem_addr_139 = getelementptr i32* %gmem, i64 %zext_ln28_46

]]></Node>
<StgValue><ssdm name="gmem_addr_139"/></StgValue>
</operation>

<operation id="3565" st_id="833" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3566" st_id="833" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="834" st_id="834">

<operation id="3567" st_id="834" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3568" st_id="834" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="835" st_id="835">

<operation id="3569" st_id="835" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3570" st_id="835" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="836" st_id="836">

<operation id="3571" st_id="836" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3572" st_id="836" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="837" st_id="837">

<operation id="3573" st_id="837" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3574" st_id="837" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="838" st_id="838">

<operation id="3575" st_id="838" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:15  %gmem_load_92_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_92_req"/></StgValue>
</operation>

<operation id="3576" st_id="838" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="839" st_id="839">

<operation id="3577" st_id="839" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle46:16  %gmem_addr_138_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_138)

]]></Node>
<StgValue><ssdm name="gmem_addr_138_read"/></StgValue>
</operation>

<operation id="3578" st_id="839" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle46:17  %gmem_load_93_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_93_req"/></StgValue>
</operation>
</state>

<state id="840" st_id="840">

<operation id="3579" st_id="840" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1822" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle46:12  %add_ln32_46 = add i31 %zext_ln27_139, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_46"/></StgValue>
</operation>

<operation id="3580" st_id="840" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle46:18  %gmem_addr_139_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_139)

]]></Node>
<StgValue><ssdm name="gmem_addr_139_read"/></StgValue>
</operation>
</state>

<state id="841" st_id="841">

<operation id="3581" st_id="841" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="64" op_0_bw="31">
<![CDATA[
j_cycle46:13  %zext_ln32_47 = zext i31 %add_ln32_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_47"/></StgValue>
</operation>

<operation id="3582" st_id="841" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle46:14  %gmem_addr_140 = getelementptr i32* %gmem, i64 %zext_ln32_47

]]></Node>
<StgValue><ssdm name="gmem_addr_140"/></StgValue>
</operation>

<operation id="3583" st_id="841" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle46:19  %mul_ln30_46 = mul nsw i32 %gmem_addr_138_read, %gmem_addr_139_read

]]></Node>
<StgValue><ssdm name="mul_ln30_46"/></StgValue>
</operation>

<operation id="3584" st_id="841" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:20  %gmem_addr_140_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_140_req"/></StgValue>
</operation>
</state>

<state id="842" st_id="842">

<operation id="3585" st_id="842" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle46:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_140, i32 %mul_ln30_46, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="843" st_id="843">

<operation id="3586" st_id="843" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:22  %gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)

]]></Node>
<StgValue><ssdm name="gmem_addr_140_resp"/></StgValue>
</operation>
</state>

<state id="844" st_id="844">

<operation id="3587" st_id="844" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:22  %gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)

]]></Node>
<StgValue><ssdm name="gmem_addr_140_resp"/></StgValue>
</operation>
</state>

<state id="845" st_id="845">

<operation id="3588" st_id="845" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:22  %gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)

]]></Node>
<StgValue><ssdm name="gmem_addr_140_resp"/></StgValue>
</operation>
</state>

<state id="846" st_id="846">

<operation id="3589" st_id="846" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:22  %gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)

]]></Node>
<StgValue><ssdm name="gmem_addr_140_resp"/></StgValue>
</operation>
</state>

<state id="847" st_id="847">

<operation id="3590" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle46:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3591" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle46:1  %tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="3592" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle46:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3593" st_id="847" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle46:22  %gmem_addr_140_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_140)

]]></Node>
<StgValue><ssdm name="gmem_addr_140_resp"/></StgValue>
</operation>

<operation id="3594" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle46:23  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_93) nounwind

]]></Node>
<StgValue><ssdm name="empty_149"/></StgValue>
</operation>

<operation id="3595" st_id="847" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1834" bw="0" op_0_bw="0">
<![CDATA[
j_cycle46:24  br label %48

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="848" st_id="848">

<operation id="3596" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle46:1  %or_ln22_46 = or i11 %empty_10, 47

]]></Node>
<StgValue><ssdm name="or_ln22_46"/></StgValue>
</operation>

<operation id="3597" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle46:2  %tmp_92 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="3598" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle46:3  %tmp_199 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_46, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="3599" st_id="848" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="31" op_0_bw="22">
<![CDATA[
i_cycle46:5  %zext_ln27_138 = zext i22 %tmp_199 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_138"/></StgValue>
</operation>

<operation id="3600" st_id="848" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle46:6  %add_ln32_47 = add i31 %zext_ln27_138, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_47"/></StgValue>
</operation>
</state>

<state id="849" st_id="849">

<operation id="3601" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle46:0  %empty_147 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_90) nounwind

]]></Node>
<StgValue><ssdm name="empty_147"/></StgValue>
</operation>

<operation id="3602" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="23" op_0_bw="22">
<![CDATA[
i_cycle46:4  %zext_ln25_23 = zext i22 %tmp_199 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_23"/></StgValue>
</operation>

<operation id="3603" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="64" op_0_bw="31">
<![CDATA[
i_cycle46:7  %zext_ln32_46 = zext i31 %add_ln32_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_46"/></StgValue>
</operation>

<operation id="3604" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle46:8  %gmem_addr_143 = getelementptr i32* %gmem, i64 %zext_ln32_46

]]></Node>
<StgValue><ssdm name="gmem_addr_143"/></StgValue>
</operation>

<operation id="3605" st_id="849" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle46:9  %p_wr_req242 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_143, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req242"/></StgValue>
</operation>

<operation id="3606" st_id="849" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0">
<![CDATA[
i_cycle46:10  br label %49

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="850" st_id="850">

<operation id="3607" st_id="850" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_47 = phi i12 [ 0, %i_cycle46 ], [ %add_ln25_47, %j_cycle47 ]

]]></Node>
<StgValue><ssdm name="j_0_47"/></StgValue>
</operation>

<operation id="3608" st_id="850" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_47 = icmp eq i12 %j_0_47, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_47"/></StgValue>
</operation>

<operation id="3609" st_id="850" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_151 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="3610" st_id="850" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_47 = add i12 %j_0_47, 1

]]></Node>
<StgValue><ssdm name="add_ln25_47"/></StgValue>
</operation>

<operation id="3611" st_id="850" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_47, label %i_cycle47, label %j_cycle47

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3612" st_id="850" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1857" bw="23" op_0_bw="12">
<![CDATA[
j_cycle47:3  %zext_ln27_141 = zext i12 %j_0_47 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_141"/></StgValue>
</operation>

<operation id="3613" st_id="850" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle47:4  %add_ln27_70 = add i23 %zext_ln25_23, %zext_ln27_141

]]></Node>
<StgValue><ssdm name="add_ln27_70"/></StgValue>
</operation>

<operation id="3614" st_id="850" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="31" op_0_bw="23">
<![CDATA[
j_cycle47:5  %zext_ln27_142 = zext i23 %add_ln27_70 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_142"/></StgValue>
</operation>

<operation id="3615" st_id="850" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle47:6  %add_ln27_71 = add i31 %zext_ln27_142, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_71"/></StgValue>
</operation>

<operation id="3616" st_id="850" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle47:9  %add_ln28_47 = add i31 %zext_ln27_142, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_47"/></StgValue>
</operation>
</state>

<state id="851" st_id="851">

<operation id="3617" st_id="851" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="64" op_0_bw="31">
<![CDATA[
j_cycle47:7  %zext_ln27_143 = zext i31 %add_ln27_71 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_143"/></StgValue>
</operation>

<operation id="3618" st_id="851" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1862" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle47:8  %gmem_addr_141 = getelementptr i32* %gmem, i64 %zext_ln27_143

]]></Node>
<StgValue><ssdm name="gmem_addr_141"/></StgValue>
</operation>

<operation id="3619" st_id="851" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle47:12  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>
</state>

<state id="852" st_id="852">

<operation id="3620" st_id="852" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1864" bw="64" op_0_bw="31">
<![CDATA[
j_cycle47:10  %zext_ln28_47 = zext i31 %add_ln28_47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_47"/></StgValue>
</operation>

<operation id="3621" st_id="852" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle47:11  %gmem_addr_142 = getelementptr i32* %gmem, i64 %zext_ln28_47

]]></Node>
<StgValue><ssdm name="gmem_addr_142"/></StgValue>
</operation>

<operation id="3622" st_id="852" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle47:12  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3623" st_id="852" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle47:14  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="853" st_id="853">

<operation id="3624" st_id="853" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle47:12  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3625" st_id="853" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle47:14  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="854" st_id="854">

<operation id="3626" st_id="854" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle47:12  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3627" st_id="854" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle47:14  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="855" st_id="855">

<operation id="3628" st_id="855" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle47:12  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3629" st_id="855" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle47:14  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="856" st_id="856">

<operation id="3630" st_id="856" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle47:12  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3631" st_id="856" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle47:14  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="857" st_id="857">

<operation id="3632" st_id="857" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
j_cycle47:12  %gmem_load_94_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_94_req"/></StgValue>
</operation>

<operation id="3633" st_id="857" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle47:14  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="858" st_id="858">

<operation id="3634" st_id="858" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle47:13  %gmem_addr_141_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_141)

]]></Node>
<StgValue><ssdm name="gmem_addr_141_read"/></StgValue>
</operation>

<operation id="3635" st_id="858" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle47:14  %gmem_load_95_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_95_req"/></StgValue>
</operation>
</state>

<state id="859" st_id="859">

<operation id="3636" st_id="859" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1869" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle47:15  %gmem_addr_142_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_142)

]]></Node>
<StgValue><ssdm name="gmem_addr_142_read"/></StgValue>
</operation>
</state>

<state id="860" st_id="860">

<operation id="3637" st_id="860" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle47:16  %mul_ln30_47 = mul nsw i32 %gmem_addr_142_read, %gmem_addr_141_read

]]></Node>
<StgValue><ssdm name="mul_ln30_47"/></StgValue>
</operation>
</state>

<state id="861" st_id="861">

<operation id="3638" st_id="861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle47:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3639" st_id="861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle47:1  %tmp_95 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="3640" st_id="861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle47:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3641" st_id="861" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1871" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle47:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_143, i32 %mul_ln30_47, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3642" st_id="861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle47:18  %empty_152 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_95) nounwind

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="3643" st_id="861" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="0" op_0_bw="0">
<![CDATA[
j_cycle47:19  br label %49

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="862" st_id="862">

<operation id="3644" st_id="862" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)

]]></Node>
<StgValue><ssdm name="p_wr_resp243"/></StgValue>
</operation>

<operation id="3645" st_id="862" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle47:3  %tmp_94 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>
</state>

<state id="863" st_id="863">

<operation id="3646" st_id="863" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)

]]></Node>
<StgValue><ssdm name="p_wr_resp243"/></StgValue>
</operation>
</state>

<state id="864" st_id="864">

<operation id="3647" st_id="864" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)

]]></Node>
<StgValue><ssdm name="p_wr_resp243"/></StgValue>
</operation>
</state>

<state id="865" st_id="865">

<operation id="3648" st_id="865" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)

]]></Node>
<StgValue><ssdm name="p_wr_resp243"/></StgValue>
</operation>
</state>

<state id="866" st_id="866">

<operation id="3649" st_id="866" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1">
<![CDATA[
i_cycle47:0  %p_wr_resp243 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_143)

]]></Node>
<StgValue><ssdm name="p_wr_resp243"/></StgValue>
</operation>

<operation id="3650" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle47:1  %empty_150 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_92) nounwind

]]></Node>
<StgValue><ssdm name="empty_150"/></StgValue>
</operation>

<operation id="3651" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle47:2  %or_ln22_47 = or i11 %empty_10, 48

]]></Node>
<StgValue><ssdm name="or_ln22_47"/></StgValue>
</operation>

<operation id="3652" st_id="866" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="0" op_0_bw="0">
<![CDATA[
i_cycle47:4  br label %50

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="867" st_id="867">

<operation id="3653" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_48 = phi i12 [ 0, %i_cycle47 ], [ %add_ln25_48, %j_cycle48 ]

]]></Node>
<StgValue><ssdm name="j_0_48"/></StgValue>
</operation>

<operation id="3654" st_id="867" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_48 = icmp eq i12 %j_0_48, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_48"/></StgValue>
</operation>

<operation id="3655" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_154 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="3656" st_id="867" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_48 = add i12 %j_0_48, 1

]]></Node>
<StgValue><ssdm name="add_ln25_48"/></StgValue>
</operation>

<operation id="3657" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_48, label %i_cycle48, label %j_cycle48

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3658" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1890" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle48:3  %tmp_203 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_47, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="3659" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle48:4  %tmp_204 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_203, i12 %j_0_48)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="3660" st_id="867" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1892" bw="31" op_0_bw="22">
<![CDATA[
j_cycle48:5  %zext_ln27_145 = zext i22 %tmp_204 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_145"/></StgValue>
</operation>

<operation id="3661" st_id="867" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle48:6  %add_ln27_72 = add i31 %zext_ln27_145, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_72"/></StgValue>
</operation>
</state>

<state id="868" st_id="868">

<operation id="3662" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="64" op_0_bw="31">
<![CDATA[
j_cycle48:7  %zext_ln27_146 = zext i31 %add_ln27_72 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_146"/></StgValue>
</operation>

<operation id="3663" st_id="868" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle48:8  %gmem_addr_144 = getelementptr i32* %gmem, i64 %zext_ln27_146

]]></Node>
<StgValue><ssdm name="gmem_addr_144"/></StgValue>
</operation>

<operation id="3664" st_id="868" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle48:9  %add_ln28_48 = add i31 %zext_ln27_145, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_48"/></StgValue>
</operation>

<operation id="3665" st_id="868" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>
</state>

<state id="869" st_id="869">

<operation id="3666" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1897" bw="64" op_0_bw="31">
<![CDATA[
j_cycle48:10  %zext_ln28_48 = zext i31 %add_ln28_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_48"/></StgValue>
</operation>

<operation id="3667" st_id="869" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle48:11  %gmem_addr_145 = getelementptr i32* %gmem, i64 %zext_ln28_48

]]></Node>
<StgValue><ssdm name="gmem_addr_145"/></StgValue>
</operation>

<operation id="3668" st_id="869" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3669" st_id="869" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="870" st_id="870">

<operation id="3670" st_id="870" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3671" st_id="870" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="871" st_id="871">

<operation id="3672" st_id="871" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3673" st_id="871" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="872" st_id="872">

<operation id="3674" st_id="872" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3675" st_id="872" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="873" st_id="873">

<operation id="3676" st_id="873" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3677" st_id="873" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="874" st_id="874">

<operation id="3678" st_id="874" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:15  %gmem_load_96_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_96_req"/></StgValue>
</operation>

<operation id="3679" st_id="874" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="875" st_id="875">

<operation id="3680" st_id="875" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle48:16  %gmem_addr_144_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_144)

]]></Node>
<StgValue><ssdm name="gmem_addr_144_read"/></StgValue>
</operation>

<operation id="3681" st_id="875" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle48:17  %gmem_load_97_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_97_req"/></StgValue>
</operation>
</state>

<state id="876" st_id="876">

<operation id="3682" st_id="876" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1899" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle48:12  %add_ln32_48 = add i31 %zext_ln27_145, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_48"/></StgValue>
</operation>

<operation id="3683" st_id="876" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle48:18  %gmem_addr_145_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_145)

]]></Node>
<StgValue><ssdm name="gmem_addr_145_read"/></StgValue>
</operation>
</state>

<state id="877" st_id="877">

<operation id="3684" st_id="877" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="64" op_0_bw="31">
<![CDATA[
j_cycle48:13  %zext_ln32_49 = zext i31 %add_ln32_48 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_49"/></StgValue>
</operation>

<operation id="3685" st_id="877" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle48:14  %gmem_addr_146 = getelementptr i32* %gmem, i64 %zext_ln32_49

]]></Node>
<StgValue><ssdm name="gmem_addr_146"/></StgValue>
</operation>

<operation id="3686" st_id="877" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1906" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle48:19  %mul_ln30_48 = mul nsw i32 %gmem_addr_144_read, %gmem_addr_145_read

]]></Node>
<StgValue><ssdm name="mul_ln30_48"/></StgValue>
</operation>

<operation id="3687" st_id="877" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:20  %gmem_addr_146_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_146_req"/></StgValue>
</operation>
</state>

<state id="878" st_id="878">

<operation id="3688" st_id="878" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle48:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_146, i32 %mul_ln30_48, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="879" st_id="879">

<operation id="3689" st_id="879" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:22  %gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)

]]></Node>
<StgValue><ssdm name="gmem_addr_146_resp"/></StgValue>
</operation>
</state>

<state id="880" st_id="880">

<operation id="3690" st_id="880" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:22  %gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)

]]></Node>
<StgValue><ssdm name="gmem_addr_146_resp"/></StgValue>
</operation>
</state>

<state id="881" st_id="881">

<operation id="3691" st_id="881" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:22  %gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)

]]></Node>
<StgValue><ssdm name="gmem_addr_146_resp"/></StgValue>
</operation>
</state>

<state id="882" st_id="882">

<operation id="3692" st_id="882" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:22  %gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)

]]></Node>
<StgValue><ssdm name="gmem_addr_146_resp"/></StgValue>
</operation>
</state>

<state id="883" st_id="883">

<operation id="3693" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle48:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3694" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle48:1  %tmp_97 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="3695" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle48:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3696" st_id="883" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle48:22  %gmem_addr_146_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_146)

]]></Node>
<StgValue><ssdm name="gmem_addr_146_resp"/></StgValue>
</operation>

<operation id="3697" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle48:23  %empty_155 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_97) nounwind

]]></Node>
<StgValue><ssdm name="empty_155"/></StgValue>
</operation>

<operation id="3698" st_id="883" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1911" bw="0" op_0_bw="0">
<![CDATA[
j_cycle48:24  br label %50

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="884" st_id="884">

<operation id="3699" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle48:1  %or_ln22_48 = or i11 %empty_10, 49

]]></Node>
<StgValue><ssdm name="or_ln22_48"/></StgValue>
</operation>

<operation id="3700" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle48:2  %tmp_96 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="3701" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle48:3  %tmp_202 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_48, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="3702" st_id="884" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="31" op_0_bw="22">
<![CDATA[
i_cycle48:5  %zext_ln27_144 = zext i22 %tmp_202 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_144"/></StgValue>
</operation>

<operation id="3703" st_id="884" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle48:6  %add_ln32_49 = add i31 %zext_ln27_144, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_49"/></StgValue>
</operation>
</state>

<state id="885" st_id="885">

<operation id="3704" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle48:0  %empty_153 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_94) nounwind

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="3705" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="23" op_0_bw="22">
<![CDATA[
i_cycle48:4  %zext_ln25_24 = zext i22 %tmp_202 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_24"/></StgValue>
</operation>

<operation id="3706" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="64" op_0_bw="31">
<![CDATA[
i_cycle48:7  %zext_ln32_48 = zext i31 %add_ln32_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_48"/></StgValue>
</operation>

<operation id="3707" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle48:8  %gmem_addr_149 = getelementptr i32* %gmem, i64 %zext_ln32_48

]]></Node>
<StgValue><ssdm name="gmem_addr_149"/></StgValue>
</operation>

<operation id="3708" st_id="885" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle48:9  %p_wr_req244 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_149, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req244"/></StgValue>
</operation>

<operation id="3709" st_id="885" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="0">
<![CDATA[
i_cycle48:10  br label %51

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="886" st_id="886">

<operation id="3710" st_id="886" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_49 = phi i12 [ 0, %i_cycle48 ], [ %add_ln25_49, %j_cycle49 ]

]]></Node>
<StgValue><ssdm name="j_0_49"/></StgValue>
</operation>

<operation id="3711" st_id="886" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_49 = icmp eq i12 %j_0_49, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_49"/></StgValue>
</operation>

<operation id="3712" st_id="886" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_157 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_157"/></StgValue>
</operation>

<operation id="3713" st_id="886" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_49 = add i12 %j_0_49, 1

]]></Node>
<StgValue><ssdm name="add_ln25_49"/></StgValue>
</operation>

<operation id="3714" st_id="886" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_49, label %i_cycle49, label %j_cycle49

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3715" st_id="886" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="23" op_0_bw="12">
<![CDATA[
j_cycle49:3  %zext_ln27_147 = zext i12 %j_0_49 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_147"/></StgValue>
</operation>

<operation id="3716" st_id="886" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle49:4  %add_ln27_73 = add i23 %zext_ln25_24, %zext_ln27_147

]]></Node>
<StgValue><ssdm name="add_ln27_73"/></StgValue>
</operation>

<operation id="3717" st_id="886" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="31" op_0_bw="23">
<![CDATA[
j_cycle49:5  %zext_ln27_148 = zext i23 %add_ln27_73 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_148"/></StgValue>
</operation>

<operation id="3718" st_id="886" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle49:6  %add_ln27_74 = add i31 %zext_ln27_148, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_74"/></StgValue>
</operation>
</state>

<state id="887" st_id="887">

<operation id="3719" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="64" op_0_bw="31">
<![CDATA[
j_cycle49:7  %zext_ln27_149 = zext i31 %add_ln27_74 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_149"/></StgValue>
</operation>

<operation id="3720" st_id="887" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle49:8  %gmem_addr_147 = getelementptr i32* %gmem, i64 %zext_ln27_149

]]></Node>
<StgValue><ssdm name="gmem_addr_147"/></StgValue>
</operation>

<operation id="3721" st_id="887" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle49:9  %add_ln28_49 = add i31 %zext_ln27_148, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_49"/></StgValue>
</operation>

<operation id="3722" st_id="887" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle49:12  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>
</state>

<state id="888" st_id="888">

<operation id="3723" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="64" op_0_bw="31">
<![CDATA[
j_cycle49:10  %zext_ln28_49 = zext i31 %add_ln28_49 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_49"/></StgValue>
</operation>

<operation id="3724" st_id="888" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle49:11  %gmem_addr_148 = getelementptr i32* %gmem, i64 %zext_ln28_49

]]></Node>
<StgValue><ssdm name="gmem_addr_148"/></StgValue>
</operation>

<operation id="3725" st_id="888" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle49:12  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3726" st_id="888" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle49:14  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="889" st_id="889">

<operation id="3727" st_id="889" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle49:12  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3728" st_id="889" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle49:14  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="890" st_id="890">

<operation id="3729" st_id="890" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle49:12  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3730" st_id="890" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle49:14  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="891" st_id="891">

<operation id="3731" st_id="891" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle49:12  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3732" st_id="891" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle49:14  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="892" st_id="892">

<operation id="3733" st_id="892" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle49:12  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3734" st_id="892" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle49:14  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="893" st_id="893">

<operation id="3735" st_id="893" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
j_cycle49:12  %gmem_load_98_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_98_req"/></StgValue>
</operation>

<operation id="3736" st_id="893" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle49:14  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="894" st_id="894">

<operation id="3737" st_id="894" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle49:13  %gmem_addr_147_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_147)

]]></Node>
<StgValue><ssdm name="gmem_addr_147_read"/></StgValue>
</operation>

<operation id="3738" st_id="894" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle49:14  %gmem_load_99_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_99_req"/></StgValue>
</operation>
</state>

<state id="895" st_id="895">

<operation id="3739" st_id="895" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle49:15  %gmem_addr_148_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_148)

]]></Node>
<StgValue><ssdm name="gmem_addr_148_read"/></StgValue>
</operation>
</state>

<state id="896" st_id="896">

<operation id="3740" st_id="896" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle49:16  %mul_ln30_49 = mul nsw i32 %gmem_addr_148_read, %gmem_addr_147_read

]]></Node>
<StgValue><ssdm name="mul_ln30_49"/></StgValue>
</operation>
</state>

<state id="897" st_id="897">

<operation id="3741" st_id="897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle49:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3742" st_id="897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle49:1  %tmp_99 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="3743" st_id="897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle49:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3744" st_id="897" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle49:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_149, i32 %mul_ln30_49, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3745" st_id="897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle49:18  %empty_158 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_99) nounwind

]]></Node>
<StgValue><ssdm name="empty_158"/></StgValue>
</operation>

<operation id="3746" st_id="897" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="0" op_0_bw="0">
<![CDATA[
j_cycle49:19  br label %51

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="898" st_id="898">

<operation id="3747" st_id="898" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)

]]></Node>
<StgValue><ssdm name="p_wr_resp245"/></StgValue>
</operation>

<operation id="3748" st_id="898" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle49:3  %tmp_98 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>
</state>

<state id="899" st_id="899">

<operation id="3749" st_id="899" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)

]]></Node>
<StgValue><ssdm name="p_wr_resp245"/></StgValue>
</operation>
</state>

<state id="900" st_id="900">

<operation id="3750" st_id="900" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)

]]></Node>
<StgValue><ssdm name="p_wr_resp245"/></StgValue>
</operation>
</state>

<state id="901" st_id="901">

<operation id="3751" st_id="901" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)

]]></Node>
<StgValue><ssdm name="p_wr_resp245"/></StgValue>
</operation>
</state>

<state id="902" st_id="902">

<operation id="3752" st_id="902" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1">
<![CDATA[
i_cycle49:0  %p_wr_resp245 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_149)

]]></Node>
<StgValue><ssdm name="p_wr_resp245"/></StgValue>
</operation>

<operation id="3753" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle49:1  %empty_156 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_96) nounwind

]]></Node>
<StgValue><ssdm name="empty_156"/></StgValue>
</operation>

<operation id="3754" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle49:2  %or_ln22_49 = or i11 %empty_10, 50

]]></Node>
<StgValue><ssdm name="or_ln22_49"/></StgValue>
</operation>

<operation id="3755" st_id="902" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="0" op_0_bw="0">
<![CDATA[
i_cycle49:4  br label %52

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="903" st_id="903">

<operation id="3756" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_50 = phi i12 [ 0, %i_cycle49 ], [ %add_ln25_50, %j_cycle50 ]

]]></Node>
<StgValue><ssdm name="j_0_50"/></StgValue>
</operation>

<operation id="3757" st_id="903" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_50 = icmp eq i12 %j_0_50, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_50"/></StgValue>
</operation>

<operation id="3758" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_160 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_160"/></StgValue>
</operation>

<operation id="3759" st_id="903" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_50 = add i12 %j_0_50, 1

]]></Node>
<StgValue><ssdm name="add_ln25_50"/></StgValue>
</operation>

<operation id="3760" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_50, label %i_cycle50, label %j_cycle50

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3761" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle50:3  %tmp_206 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_49, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="3762" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle50:4  %tmp_207 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_206, i12 %j_0_50)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="3763" st_id="903" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="31" op_0_bw="22">
<![CDATA[
j_cycle50:5  %zext_ln27_151 = zext i22 %tmp_207 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_151"/></StgValue>
</operation>

<operation id="3764" st_id="903" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle50:6  %add_ln27_75 = add i31 %zext_ln27_151, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_75"/></StgValue>
</operation>
</state>

<state id="904" st_id="904">

<operation id="3765" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="64" op_0_bw="31">
<![CDATA[
j_cycle50:7  %zext_ln27_152 = zext i31 %add_ln27_75 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_152"/></StgValue>
</operation>

<operation id="3766" st_id="904" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle50:8  %gmem_addr_150 = getelementptr i32* %gmem, i64 %zext_ln27_152

]]></Node>
<StgValue><ssdm name="gmem_addr_150"/></StgValue>
</operation>

<operation id="3767" st_id="904" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle50:9  %add_ln28_50 = add i31 %zext_ln27_151, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_50"/></StgValue>
</operation>

<operation id="3768" st_id="904" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>
</state>

<state id="905" st_id="905">

<operation id="3769" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="64" op_0_bw="31">
<![CDATA[
j_cycle50:10  %zext_ln28_50 = zext i31 %add_ln28_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_50"/></StgValue>
</operation>

<operation id="3770" st_id="905" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle50:11  %gmem_addr_151 = getelementptr i32* %gmem, i64 %zext_ln28_50

]]></Node>
<StgValue><ssdm name="gmem_addr_151"/></StgValue>
</operation>

<operation id="3771" st_id="905" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3772" st_id="905" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="906" st_id="906">

<operation id="3773" st_id="906" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3774" st_id="906" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="907" st_id="907">

<operation id="3775" st_id="907" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3776" st_id="907" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="908" st_id="908">

<operation id="3777" st_id="908" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3778" st_id="908" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="909" st_id="909">

<operation id="3779" st_id="909" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3780" st_id="909" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="910" st_id="910">

<operation id="3781" st_id="910" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:15  %gmem_load_100_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_100_req"/></StgValue>
</operation>

<operation id="3782" st_id="910" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="911" st_id="911">

<operation id="3783" st_id="911" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle50:16  %gmem_addr_150_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_150)

]]></Node>
<StgValue><ssdm name="gmem_addr_150_read"/></StgValue>
</operation>

<operation id="3784" st_id="911" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle50:17  %gmem_load_101_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_101_req"/></StgValue>
</operation>
</state>

<state id="912" st_id="912">

<operation id="3785" st_id="912" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle50:12  %add_ln32_50 = add i31 %zext_ln27_151, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_50"/></StgValue>
</operation>

<operation id="3786" st_id="912" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle50:18  %gmem_addr_151_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_151)

]]></Node>
<StgValue><ssdm name="gmem_addr_151_read"/></StgValue>
</operation>
</state>

<state id="913" st_id="913">

<operation id="3787" st_id="913" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="64" op_0_bw="31">
<![CDATA[
j_cycle50:13  %zext_ln32_51 = zext i31 %add_ln32_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_51"/></StgValue>
</operation>

<operation id="3788" st_id="913" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle50:14  %gmem_addr_152 = getelementptr i32* %gmem, i64 %zext_ln32_51

]]></Node>
<StgValue><ssdm name="gmem_addr_152"/></StgValue>
</operation>

<operation id="3789" st_id="913" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle50:19  %mul_ln30_50 = mul nsw i32 %gmem_addr_150_read, %gmem_addr_151_read

]]></Node>
<StgValue><ssdm name="mul_ln30_50"/></StgValue>
</operation>

<operation id="3790" st_id="913" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:20  %gmem_addr_152_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_152_req"/></StgValue>
</operation>
</state>

<state id="914" st_id="914">

<operation id="3791" st_id="914" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle50:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_152, i32 %mul_ln30_50, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="915" st_id="915">

<operation id="3792" st_id="915" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:22  %gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)

]]></Node>
<StgValue><ssdm name="gmem_addr_152_resp"/></StgValue>
</operation>
</state>

<state id="916" st_id="916">

<operation id="3793" st_id="916" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:22  %gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)

]]></Node>
<StgValue><ssdm name="gmem_addr_152_resp"/></StgValue>
</operation>
</state>

<state id="917" st_id="917">

<operation id="3794" st_id="917" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:22  %gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)

]]></Node>
<StgValue><ssdm name="gmem_addr_152_resp"/></StgValue>
</operation>
</state>

<state id="918" st_id="918">

<operation id="3795" st_id="918" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:22  %gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)

]]></Node>
<StgValue><ssdm name="gmem_addr_152_resp"/></StgValue>
</operation>
</state>

<state id="919" st_id="919">

<operation id="3796" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle50:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3797" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle50:1  %tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="3798" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle50:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3799" st_id="919" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle50:22  %gmem_addr_152_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_152)

]]></Node>
<StgValue><ssdm name="gmem_addr_152_resp"/></StgValue>
</operation>

<operation id="3800" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle50:23  %empty_161 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_101) nounwind

]]></Node>
<StgValue><ssdm name="empty_161"/></StgValue>
</operation>

<operation id="3801" st_id="919" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_50" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="0" op_0_bw="0">
<![CDATA[
j_cycle50:24  br label %52

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="920" st_id="920">

<operation id="3802" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle50:1  %or_ln22_50 = or i11 %empty_10, 51

]]></Node>
<StgValue><ssdm name="or_ln22_50"/></StgValue>
</operation>

<operation id="3803" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle50:2  %tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="3804" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle50:3  %tmp_205 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_50, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="3805" st_id="920" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="31" op_0_bw="22">
<![CDATA[
i_cycle50:5  %zext_ln27_150 = zext i22 %tmp_205 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_150"/></StgValue>
</operation>

<operation id="3806" st_id="920" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle50:6  %add_ln32_51 = add i31 %zext_ln27_150, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_51"/></StgValue>
</operation>
</state>

<state id="921" st_id="921">

<operation id="3807" st_id="921" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle50:0  %empty_159 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_98) nounwind

]]></Node>
<StgValue><ssdm name="empty_159"/></StgValue>
</operation>

<operation id="3808" st_id="921" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="23" op_0_bw="22">
<![CDATA[
i_cycle50:4  %zext_ln25_25 = zext i22 %tmp_205 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_25"/></StgValue>
</operation>

<operation id="3809" st_id="921" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="64" op_0_bw="31">
<![CDATA[
i_cycle50:7  %zext_ln32_50 = zext i31 %add_ln32_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_50"/></StgValue>
</operation>

<operation id="3810" st_id="921" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle50:8  %gmem_addr_155 = getelementptr i32* %gmem, i64 %zext_ln32_50

]]></Node>
<StgValue><ssdm name="gmem_addr_155"/></StgValue>
</operation>

<operation id="3811" st_id="921" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle50:9  %p_wr_req246 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_155, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req246"/></StgValue>
</operation>

<operation id="3812" st_id="921" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="0">
<![CDATA[
i_cycle50:10  br label %53

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="922" st_id="922">

<operation id="3813" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_51 = phi i12 [ 0, %i_cycle50 ], [ %add_ln25_51, %j_cycle51 ]

]]></Node>
<StgValue><ssdm name="j_0_51"/></StgValue>
</operation>

<operation id="3814" st_id="922" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_51 = icmp eq i12 %j_0_51, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_51"/></StgValue>
</operation>

<operation id="3815" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_163 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_163"/></StgValue>
</operation>

<operation id="3816" st_id="922" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_51 = add i12 %j_0_51, 1

]]></Node>
<StgValue><ssdm name="add_ln25_51"/></StgValue>
</operation>

<operation id="3817" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_51, label %i_cycle51, label %j_cycle51

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3818" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="23" op_0_bw="12">
<![CDATA[
j_cycle51:3  %zext_ln27_153 = zext i12 %j_0_51 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_153"/></StgValue>
</operation>

<operation id="3819" st_id="922" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle51:4  %add_ln27_76 = add i23 %zext_ln25_25, %zext_ln27_153

]]></Node>
<StgValue><ssdm name="add_ln27_76"/></StgValue>
</operation>

<operation id="3820" st_id="922" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="31" op_0_bw="23">
<![CDATA[
j_cycle51:5  %zext_ln27_154 = zext i23 %add_ln27_76 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_154"/></StgValue>
</operation>

<operation id="3821" st_id="922" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle51:6  %add_ln27_77 = add i31 %zext_ln27_154, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_77"/></StgValue>
</operation>

<operation id="3822" st_id="922" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle51:9  %add_ln28_51 = add i31 %zext_ln27_154, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_51"/></StgValue>
</operation>
</state>

<state id="923" st_id="923">

<operation id="3823" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="64" op_0_bw="31">
<![CDATA[
j_cycle51:7  %zext_ln27_155 = zext i31 %add_ln27_77 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_155"/></StgValue>
</operation>

<operation id="3824" st_id="923" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle51:8  %gmem_addr_153 = getelementptr i32* %gmem, i64 %zext_ln27_155

]]></Node>
<StgValue><ssdm name="gmem_addr_153"/></StgValue>
</operation>

<operation id="3825" st_id="923" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle51:12  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>
</state>

<state id="924" st_id="924">

<operation id="3826" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="64" op_0_bw="31">
<![CDATA[
j_cycle51:10  %zext_ln28_51 = zext i31 %add_ln28_51 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_51"/></StgValue>
</operation>

<operation id="3827" st_id="924" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle51:11  %gmem_addr_154 = getelementptr i32* %gmem, i64 %zext_ln28_51

]]></Node>
<StgValue><ssdm name="gmem_addr_154"/></StgValue>
</operation>

<operation id="3828" st_id="924" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle51:12  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3829" st_id="924" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle51:14  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="925" st_id="925">

<operation id="3830" st_id="925" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle51:12  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3831" st_id="925" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle51:14  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="926" st_id="926">

<operation id="3832" st_id="926" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle51:12  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3833" st_id="926" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle51:14  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="927" st_id="927">

<operation id="3834" st_id="927" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle51:12  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3835" st_id="927" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle51:14  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="928" st_id="928">

<operation id="3836" st_id="928" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle51:12  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3837" st_id="928" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle51:14  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="929" st_id="929">

<operation id="3838" st_id="929" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
j_cycle51:12  %gmem_load_102_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_102_req"/></StgValue>
</operation>

<operation id="3839" st_id="929" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle51:14  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="930" st_id="930">

<operation id="3840" st_id="930" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle51:13  %gmem_addr_153_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_153)

]]></Node>
<StgValue><ssdm name="gmem_addr_153_read"/></StgValue>
</operation>

<operation id="3841" st_id="930" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle51:14  %gmem_load_103_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_103_req"/></StgValue>
</operation>
</state>

<state id="931" st_id="931">

<operation id="3842" st_id="931" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle51:15  %gmem_addr_154_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_154)

]]></Node>
<StgValue><ssdm name="gmem_addr_154_read"/></StgValue>
</operation>
</state>

<state id="932" st_id="932">

<operation id="3843" st_id="932" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle51:16  %mul_ln30_51 = mul nsw i32 %gmem_addr_154_read, %gmem_addr_153_read

]]></Node>
<StgValue><ssdm name="mul_ln30_51"/></StgValue>
</operation>
</state>

<state id="933" st_id="933">

<operation id="3844" st_id="933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle51:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3845" st_id="933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle51:1  %tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="3846" st_id="933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle51:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3847" st_id="933" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle51:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_155, i32 %mul_ln30_51, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3848" st_id="933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle51:18  %empty_164 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_103) nounwind

]]></Node>
<StgValue><ssdm name="empty_164"/></StgValue>
</operation>

<operation id="3849" st_id="933" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="0" op_0_bw="0">
<![CDATA[
j_cycle51:19  br label %53

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="934" st_id="934">

<operation id="3850" st_id="934" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)

]]></Node>
<StgValue><ssdm name="p_wr_resp247"/></StgValue>
</operation>

<operation id="3851" st_id="934" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle51:3  %tmp_102 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>
</state>

<state id="935" st_id="935">

<operation id="3852" st_id="935" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)

]]></Node>
<StgValue><ssdm name="p_wr_resp247"/></StgValue>
</operation>
</state>

<state id="936" st_id="936">

<operation id="3853" st_id="936" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)

]]></Node>
<StgValue><ssdm name="p_wr_resp247"/></StgValue>
</operation>
</state>

<state id="937" st_id="937">

<operation id="3854" st_id="937" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)

]]></Node>
<StgValue><ssdm name="p_wr_resp247"/></StgValue>
</operation>
</state>

<state id="938" st_id="938">

<operation id="3855" st_id="938" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1">
<![CDATA[
i_cycle51:0  %p_wr_resp247 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_155)

]]></Node>
<StgValue><ssdm name="p_wr_resp247"/></StgValue>
</operation>

<operation id="3856" st_id="938" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle51:1  %empty_162 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_100) nounwind

]]></Node>
<StgValue><ssdm name="empty_162"/></StgValue>
</operation>

<operation id="3857" st_id="938" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle51:2  %or_ln22_51 = or i11 %empty_10, 52

]]></Node>
<StgValue><ssdm name="or_ln22_51"/></StgValue>
</operation>

<operation id="3858" st_id="938" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="0" op_0_bw="0">
<![CDATA[
i_cycle51:4  br label %54

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="939" st_id="939">

<operation id="3859" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_52 = phi i12 [ 0, %i_cycle51 ], [ %add_ln25_52, %j_cycle52 ]

]]></Node>
<StgValue><ssdm name="j_0_52"/></StgValue>
</operation>

<operation id="3860" st_id="939" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_52 = icmp eq i12 %j_0_52, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_52"/></StgValue>
</operation>

<operation id="3861" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_166 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_166"/></StgValue>
</operation>

<operation id="3862" st_id="939" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_52 = add i12 %j_0_52, 1

]]></Node>
<StgValue><ssdm name="add_ln25_52"/></StgValue>
</operation>

<operation id="3863" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_52, label %i_cycle52, label %j_cycle52

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3864" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle52:3  %tmp_209 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_51, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="3865" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle52:4  %tmp_210 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_209, i12 %j_0_52)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="3866" st_id="939" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="31" op_0_bw="22">
<![CDATA[
j_cycle52:5  %zext_ln27_157 = zext i22 %tmp_210 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_157"/></StgValue>
</operation>

<operation id="3867" st_id="939" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle52:6  %add_ln27_78 = add i31 %zext_ln27_157, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_78"/></StgValue>
</operation>
</state>

<state id="940" st_id="940">

<operation id="3868" st_id="940" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="64" op_0_bw="31">
<![CDATA[
j_cycle52:7  %zext_ln27_158 = zext i31 %add_ln27_78 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_158"/></StgValue>
</operation>

<operation id="3869" st_id="940" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle52:8  %gmem_addr_156 = getelementptr i32* %gmem, i64 %zext_ln27_158

]]></Node>
<StgValue><ssdm name="gmem_addr_156"/></StgValue>
</operation>

<operation id="3870" st_id="940" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle52:9  %add_ln28_52 = add i31 %zext_ln27_157, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_52"/></StgValue>
</operation>

<operation id="3871" st_id="940" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>
</state>

<state id="941" st_id="941">

<operation id="3872" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="64" op_0_bw="31">
<![CDATA[
j_cycle52:10  %zext_ln28_52 = zext i31 %add_ln28_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_52"/></StgValue>
</operation>

<operation id="3873" st_id="941" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle52:11  %gmem_addr_157 = getelementptr i32* %gmem, i64 %zext_ln28_52

]]></Node>
<StgValue><ssdm name="gmem_addr_157"/></StgValue>
</operation>

<operation id="3874" st_id="941" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3875" st_id="941" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="942" st_id="942">

<operation id="3876" st_id="942" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3877" st_id="942" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="943" st_id="943">

<operation id="3878" st_id="943" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3879" st_id="943" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="944" st_id="944">

<operation id="3880" st_id="944" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3881" st_id="944" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="945" st_id="945">

<operation id="3882" st_id="945" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3883" st_id="945" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="946" st_id="946">

<operation id="3884" st_id="946" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:15  %gmem_load_104_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_104_req"/></StgValue>
</operation>

<operation id="3885" st_id="946" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="947" st_id="947">

<operation id="3886" st_id="947" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle52:16  %gmem_addr_156_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_156)

]]></Node>
<StgValue><ssdm name="gmem_addr_156_read"/></StgValue>
</operation>

<operation id="3887" st_id="947" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle52:17  %gmem_load_105_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_105_req"/></StgValue>
</operation>
</state>

<state id="948" st_id="948">

<operation id="3888" st_id="948" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle52:12  %add_ln32_52 = add i31 %zext_ln27_157, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_52"/></StgValue>
</operation>

<operation id="3889" st_id="948" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle52:18  %gmem_addr_157_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_157)

]]></Node>
<StgValue><ssdm name="gmem_addr_157_read"/></StgValue>
</operation>
</state>

<state id="949" st_id="949">

<operation id="3890" st_id="949" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="64" op_0_bw="31">
<![CDATA[
j_cycle52:13  %zext_ln32_53 = zext i31 %add_ln32_52 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_53"/></StgValue>
</operation>

<operation id="3891" st_id="949" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle52:14  %gmem_addr_158 = getelementptr i32* %gmem, i64 %zext_ln32_53

]]></Node>
<StgValue><ssdm name="gmem_addr_158"/></StgValue>
</operation>

<operation id="3892" st_id="949" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle52:19  %mul_ln30_52 = mul nsw i32 %gmem_addr_156_read, %gmem_addr_157_read

]]></Node>
<StgValue><ssdm name="mul_ln30_52"/></StgValue>
</operation>

<operation id="3893" st_id="949" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:20  %gmem_addr_158_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_158_req"/></StgValue>
</operation>
</state>

<state id="950" st_id="950">

<operation id="3894" st_id="950" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle52:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_158, i32 %mul_ln30_52, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="951" st_id="951">

<operation id="3895" st_id="951" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:22  %gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)

]]></Node>
<StgValue><ssdm name="gmem_addr_158_resp"/></StgValue>
</operation>
</state>

<state id="952" st_id="952">

<operation id="3896" st_id="952" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:22  %gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)

]]></Node>
<StgValue><ssdm name="gmem_addr_158_resp"/></StgValue>
</operation>
</state>

<state id="953" st_id="953">

<operation id="3897" st_id="953" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:22  %gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)

]]></Node>
<StgValue><ssdm name="gmem_addr_158_resp"/></StgValue>
</operation>
</state>

<state id="954" st_id="954">

<operation id="3898" st_id="954" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:22  %gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)

]]></Node>
<StgValue><ssdm name="gmem_addr_158_resp"/></StgValue>
</operation>
</state>

<state id="955" st_id="955">

<operation id="3899" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle52:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3900" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle52:1  %tmp_105 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="3901" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle52:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3902" st_id="955" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle52:22  %gmem_addr_158_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_158)

]]></Node>
<StgValue><ssdm name="gmem_addr_158_resp"/></StgValue>
</operation>

<operation id="3903" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle52:23  %empty_167 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_105) nounwind

]]></Node>
<StgValue><ssdm name="empty_167"/></StgValue>
</operation>

<operation id="3904" st_id="955" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="0" op_0_bw="0">
<![CDATA[
j_cycle52:24  br label %54

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="956" st_id="956">

<operation id="3905" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle52:1  %or_ln22_52 = or i11 %empty_10, 53

]]></Node>
<StgValue><ssdm name="or_ln22_52"/></StgValue>
</operation>

<operation id="3906" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle52:2  %tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="3907" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle52:3  %tmp_208 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_52, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="3908" st_id="956" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="31" op_0_bw="22">
<![CDATA[
i_cycle52:5  %zext_ln27_156 = zext i22 %tmp_208 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_156"/></StgValue>
</operation>

<operation id="3909" st_id="956" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle52:6  %add_ln32_53 = add i31 %zext_ln27_156, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_53"/></StgValue>
</operation>
</state>

<state id="957" st_id="957">

<operation id="3910" st_id="957" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle52:0  %empty_165 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_102) nounwind

]]></Node>
<StgValue><ssdm name="empty_165"/></StgValue>
</operation>

<operation id="3911" st_id="957" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="23" op_0_bw="22">
<![CDATA[
i_cycle52:4  %zext_ln25_26 = zext i22 %tmp_208 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_26"/></StgValue>
</operation>

<operation id="3912" st_id="957" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="64" op_0_bw="31">
<![CDATA[
i_cycle52:7  %zext_ln32_52 = zext i31 %add_ln32_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_52"/></StgValue>
</operation>

<operation id="3913" st_id="957" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle52:8  %gmem_addr_161 = getelementptr i32* %gmem, i64 %zext_ln32_52

]]></Node>
<StgValue><ssdm name="gmem_addr_161"/></StgValue>
</operation>

<operation id="3914" st_id="957" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle52:9  %p_wr_req248 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_161, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req248"/></StgValue>
</operation>

<operation id="3915" st_id="957" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="0">
<![CDATA[
i_cycle52:10  br label %55

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="958" st_id="958">

<operation id="3916" st_id="958" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_53 = phi i12 [ 0, %i_cycle52 ], [ %add_ln25_53, %j_cycle53 ]

]]></Node>
<StgValue><ssdm name="j_0_53"/></StgValue>
</operation>

<operation id="3917" st_id="958" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_53 = icmp eq i12 %j_0_53, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_53"/></StgValue>
</operation>

<operation id="3918" st_id="958" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_169 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_169"/></StgValue>
</operation>

<operation id="3919" st_id="958" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_53 = add i12 %j_0_53, 1

]]></Node>
<StgValue><ssdm name="add_ln25_53"/></StgValue>
</operation>

<operation id="3920" st_id="958" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_53, label %i_cycle53, label %j_cycle53

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3921" st_id="958" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="23" op_0_bw="12">
<![CDATA[
j_cycle53:3  %zext_ln27_159 = zext i12 %j_0_53 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_159"/></StgValue>
</operation>

<operation id="3922" st_id="958" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle53:4  %add_ln27_79 = add i23 %zext_ln25_26, %zext_ln27_159

]]></Node>
<StgValue><ssdm name="add_ln27_79"/></StgValue>
</operation>

<operation id="3923" st_id="958" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="31" op_0_bw="23">
<![CDATA[
j_cycle53:5  %zext_ln27_160 = zext i23 %add_ln27_79 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_160"/></StgValue>
</operation>

<operation id="3924" st_id="958" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle53:6  %add_ln27_80 = add i31 %zext_ln27_160, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_80"/></StgValue>
</operation>
</state>

<state id="959" st_id="959">

<operation id="3925" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="64" op_0_bw="31">
<![CDATA[
j_cycle53:7  %zext_ln27_161 = zext i31 %add_ln27_80 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_161"/></StgValue>
</operation>

<operation id="3926" st_id="959" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle53:8  %gmem_addr_159 = getelementptr i32* %gmem, i64 %zext_ln27_161

]]></Node>
<StgValue><ssdm name="gmem_addr_159"/></StgValue>
</operation>

<operation id="3927" st_id="959" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle53:9  %add_ln28_53 = add i31 %zext_ln27_160, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_53"/></StgValue>
</operation>

<operation id="3928" st_id="959" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle53:12  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>
</state>

<state id="960" st_id="960">

<operation id="3929" st_id="960" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="64" op_0_bw="31">
<![CDATA[
j_cycle53:10  %zext_ln28_53 = zext i31 %add_ln28_53 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_53"/></StgValue>
</operation>

<operation id="3930" st_id="960" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle53:11  %gmem_addr_160 = getelementptr i32* %gmem, i64 %zext_ln28_53

]]></Node>
<StgValue><ssdm name="gmem_addr_160"/></StgValue>
</operation>

<operation id="3931" st_id="960" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle53:12  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3932" st_id="960" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle53:14  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="961" st_id="961">

<operation id="3933" st_id="961" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle53:12  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3934" st_id="961" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle53:14  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="962" st_id="962">

<operation id="3935" st_id="962" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle53:12  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3936" st_id="962" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle53:14  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="963" st_id="963">

<operation id="3937" st_id="963" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle53:12  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3938" st_id="963" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle53:14  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="964" st_id="964">

<operation id="3939" st_id="964" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle53:12  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3940" st_id="964" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle53:14  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="965" st_id="965">

<operation id="3941" st_id="965" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
j_cycle53:12  %gmem_load_106_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_106_req"/></StgValue>
</operation>

<operation id="3942" st_id="965" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle53:14  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="966" st_id="966">

<operation id="3943" st_id="966" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle53:13  %gmem_addr_159_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_159)

]]></Node>
<StgValue><ssdm name="gmem_addr_159_read"/></StgValue>
</operation>

<operation id="3944" st_id="966" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle53:14  %gmem_load_107_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_107_req"/></StgValue>
</operation>
</state>

<state id="967" st_id="967">

<operation id="3945" st_id="967" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle53:15  %gmem_addr_160_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_160)

]]></Node>
<StgValue><ssdm name="gmem_addr_160_read"/></StgValue>
</operation>
</state>

<state id="968" st_id="968">

<operation id="3946" st_id="968" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle53:16  %mul_ln30_53 = mul nsw i32 %gmem_addr_160_read, %gmem_addr_159_read

]]></Node>
<StgValue><ssdm name="mul_ln30_53"/></StgValue>
</operation>
</state>

<state id="969" st_id="969">

<operation id="3947" st_id="969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle53:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="3948" st_id="969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle53:1  %tmp_107 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="3949" st_id="969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle53:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="3950" st_id="969" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle53:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_161, i32 %mul_ln30_53, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="3951" st_id="969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle53:18  %empty_170 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_107) nounwind

]]></Node>
<StgValue><ssdm name="empty_170"/></StgValue>
</operation>

<operation id="3952" st_id="969" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="0" op_0_bw="0">
<![CDATA[
j_cycle53:19  br label %55

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="970" st_id="970">

<operation id="3953" st_id="970" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)

]]></Node>
<StgValue><ssdm name="p_wr_resp249"/></StgValue>
</operation>

<operation id="3954" st_id="970" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle53:3  %tmp_106 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>
</state>

<state id="971" st_id="971">

<operation id="3955" st_id="971" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)

]]></Node>
<StgValue><ssdm name="p_wr_resp249"/></StgValue>
</operation>
</state>

<state id="972" st_id="972">

<operation id="3956" st_id="972" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)

]]></Node>
<StgValue><ssdm name="p_wr_resp249"/></StgValue>
</operation>
</state>

<state id="973" st_id="973">

<operation id="3957" st_id="973" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)

]]></Node>
<StgValue><ssdm name="p_wr_resp249"/></StgValue>
</operation>
</state>

<state id="974" st_id="974">

<operation id="3958" st_id="974" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1">
<![CDATA[
i_cycle53:0  %p_wr_resp249 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_161)

]]></Node>
<StgValue><ssdm name="p_wr_resp249"/></StgValue>
</operation>

<operation id="3959" st_id="974" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle53:1  %empty_168 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_104) nounwind

]]></Node>
<StgValue><ssdm name="empty_168"/></StgValue>
</operation>

<operation id="3960" st_id="974" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle53:2  %or_ln22_53 = or i11 %empty_10, 54

]]></Node>
<StgValue><ssdm name="or_ln22_53"/></StgValue>
</operation>

<operation id="3961" st_id="974" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="0" op_0_bw="0">
<![CDATA[
i_cycle53:4  br label %56

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="975" st_id="975">

<operation id="3962" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_54 = phi i12 [ 0, %i_cycle53 ], [ %add_ln25_54, %j_cycle54 ]

]]></Node>
<StgValue><ssdm name="j_0_54"/></StgValue>
</operation>

<operation id="3963" st_id="975" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_54 = icmp eq i12 %j_0_54, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_54"/></StgValue>
</operation>

<operation id="3964" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_172 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_172"/></StgValue>
</operation>

<operation id="3965" st_id="975" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_54 = add i12 %j_0_54, 1

]]></Node>
<StgValue><ssdm name="add_ln25_54"/></StgValue>
</operation>

<operation id="3966" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_54, label %i_cycle54, label %j_cycle54

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="3967" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle54:3  %tmp_212 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_53, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="3968" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle54:4  %tmp_213 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_212, i12 %j_0_54)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="3969" st_id="975" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="31" op_0_bw="22">
<![CDATA[
j_cycle54:5  %zext_ln27_163 = zext i22 %tmp_213 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_163"/></StgValue>
</operation>

<operation id="3970" st_id="975" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle54:6  %add_ln27_81 = add i31 %zext_ln27_163, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_81"/></StgValue>
</operation>
</state>

<state id="976" st_id="976">

<operation id="3971" st_id="976" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="64" op_0_bw="31">
<![CDATA[
j_cycle54:7  %zext_ln27_164 = zext i31 %add_ln27_81 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_164"/></StgValue>
</operation>

<operation id="3972" st_id="976" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle54:8  %gmem_addr_162 = getelementptr i32* %gmem, i64 %zext_ln27_164

]]></Node>
<StgValue><ssdm name="gmem_addr_162"/></StgValue>
</operation>

<operation id="3973" st_id="976" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle54:9  %add_ln28_54 = add i31 %zext_ln27_163, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_54"/></StgValue>
</operation>

<operation id="3974" st_id="976" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>
</state>

<state id="977" st_id="977">

<operation id="3975" st_id="977" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="64" op_0_bw="31">
<![CDATA[
j_cycle54:10  %zext_ln28_54 = zext i31 %add_ln28_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_54"/></StgValue>
</operation>

<operation id="3976" st_id="977" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle54:11  %gmem_addr_163 = getelementptr i32* %gmem, i64 %zext_ln28_54

]]></Node>
<StgValue><ssdm name="gmem_addr_163"/></StgValue>
</operation>

<operation id="3977" st_id="977" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3978" st_id="977" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="978" st_id="978">

<operation id="3979" st_id="978" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3980" st_id="978" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="979" st_id="979">

<operation id="3981" st_id="979" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3982" st_id="979" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="980" st_id="980">

<operation id="3983" st_id="980" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3984" st_id="980" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="981" st_id="981">

<operation id="3985" st_id="981" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3986" st_id="981" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="982" st_id="982">

<operation id="3987" st_id="982" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:15  %gmem_load_108_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_108_req"/></StgValue>
</operation>

<operation id="3988" st_id="982" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="983" st_id="983">

<operation id="3989" st_id="983" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle54:16  %gmem_addr_162_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_162)

]]></Node>
<StgValue><ssdm name="gmem_addr_162_read"/></StgValue>
</operation>

<operation id="3990" st_id="983" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle54:17  %gmem_load_109_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_109_req"/></StgValue>
</operation>
</state>

<state id="984" st_id="984">

<operation id="3991" st_id="984" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle54:12  %add_ln32_54 = add i31 %zext_ln27_163, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_54"/></StgValue>
</operation>

<operation id="3992" st_id="984" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle54:18  %gmem_addr_163_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_163)

]]></Node>
<StgValue><ssdm name="gmem_addr_163_read"/></StgValue>
</operation>
</state>

<state id="985" st_id="985">

<operation id="3993" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="64" op_0_bw="31">
<![CDATA[
j_cycle54:13  %zext_ln32_55 = zext i31 %add_ln32_54 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_55"/></StgValue>
</operation>

<operation id="3994" st_id="985" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle54:14  %gmem_addr_164 = getelementptr i32* %gmem, i64 %zext_ln32_55

]]></Node>
<StgValue><ssdm name="gmem_addr_164"/></StgValue>
</operation>

<operation id="3995" st_id="985" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle54:19  %mul_ln30_54 = mul nsw i32 %gmem_addr_162_read, %gmem_addr_163_read

]]></Node>
<StgValue><ssdm name="mul_ln30_54"/></StgValue>
</operation>

<operation id="3996" st_id="985" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:20  %gmem_addr_164_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_164_req"/></StgValue>
</operation>
</state>

<state id="986" st_id="986">

<operation id="3997" st_id="986" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle54:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_164, i32 %mul_ln30_54, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="987" st_id="987">

<operation id="3998" st_id="987" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:22  %gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)

]]></Node>
<StgValue><ssdm name="gmem_addr_164_resp"/></StgValue>
</operation>
</state>

<state id="988" st_id="988">

<operation id="3999" st_id="988" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:22  %gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)

]]></Node>
<StgValue><ssdm name="gmem_addr_164_resp"/></StgValue>
</operation>
</state>

<state id="989" st_id="989">

<operation id="4000" st_id="989" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:22  %gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)

]]></Node>
<StgValue><ssdm name="gmem_addr_164_resp"/></StgValue>
</operation>
</state>

<state id="990" st_id="990">

<operation id="4001" st_id="990" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:22  %gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)

]]></Node>
<StgValue><ssdm name="gmem_addr_164_resp"/></StgValue>
</operation>
</state>

<state id="991" st_id="991">

<operation id="4002" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle54:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4003" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle54:1  %tmp_109 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="4004" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle54:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4005" st_id="991" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle54:22  %gmem_addr_164_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_164)

]]></Node>
<StgValue><ssdm name="gmem_addr_164_resp"/></StgValue>
</operation>

<operation id="4006" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle54:23  %empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_109) nounwind

]]></Node>
<StgValue><ssdm name="empty_173"/></StgValue>
</operation>

<operation id="4007" st_id="991" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="0" op_0_bw="0">
<![CDATA[
j_cycle54:24  br label %56

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="992" st_id="992">

<operation id="4008" st_id="992" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle54:1  %or_ln22_54 = or i11 %empty_10, 55

]]></Node>
<StgValue><ssdm name="or_ln22_54"/></StgValue>
</operation>

<operation id="4009" st_id="992" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle54:2  %tmp_108 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="4010" st_id="992" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle54:3  %tmp_211 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_54, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="4011" st_id="992" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="31" op_0_bw="22">
<![CDATA[
i_cycle54:5  %zext_ln27_162 = zext i22 %tmp_211 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_162"/></StgValue>
</operation>

<operation id="4012" st_id="992" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle54:6  %add_ln32_55 = add i31 %zext_ln27_162, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_55"/></StgValue>
</operation>
</state>

<state id="993" st_id="993">

<operation id="4013" st_id="993" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle54:0  %empty_171 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_106) nounwind

]]></Node>
<StgValue><ssdm name="empty_171"/></StgValue>
</operation>

<operation id="4014" st_id="993" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="23" op_0_bw="22">
<![CDATA[
i_cycle54:4  %zext_ln25_27 = zext i22 %tmp_211 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_27"/></StgValue>
</operation>

<operation id="4015" st_id="993" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="64" op_0_bw="31">
<![CDATA[
i_cycle54:7  %zext_ln32_54 = zext i31 %add_ln32_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_54"/></StgValue>
</operation>

<operation id="4016" st_id="993" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle54:8  %gmem_addr_167 = getelementptr i32* %gmem, i64 %zext_ln32_54

]]></Node>
<StgValue><ssdm name="gmem_addr_167"/></StgValue>
</operation>

<operation id="4017" st_id="993" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle54:9  %p_wr_req250 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_167, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req250"/></StgValue>
</operation>

<operation id="4018" st_id="993" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="0">
<![CDATA[
i_cycle54:10  br label %57

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="994" st_id="994">

<operation id="4019" st_id="994" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_55 = phi i12 [ 0, %i_cycle54 ], [ %add_ln25_55, %j_cycle55 ]

]]></Node>
<StgValue><ssdm name="j_0_55"/></StgValue>
</operation>

<operation id="4020" st_id="994" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_55 = icmp eq i12 %j_0_55, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_55"/></StgValue>
</operation>

<operation id="4021" st_id="994" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_175 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_175"/></StgValue>
</operation>

<operation id="4022" st_id="994" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_55 = add i12 %j_0_55, 1

]]></Node>
<StgValue><ssdm name="add_ln25_55"/></StgValue>
</operation>

<operation id="4023" st_id="994" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_55, label %i_cycle55, label %j_cycle55

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="4024" st_id="994" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="23" op_0_bw="12">
<![CDATA[
j_cycle55:3  %zext_ln27_165 = zext i12 %j_0_55 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_165"/></StgValue>
</operation>

<operation id="4025" st_id="994" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle55:4  %add_ln27_82 = add i23 %zext_ln25_27, %zext_ln27_165

]]></Node>
<StgValue><ssdm name="add_ln27_82"/></StgValue>
</operation>

<operation id="4026" st_id="994" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="31" op_0_bw="23">
<![CDATA[
j_cycle55:5  %zext_ln27_166 = zext i23 %add_ln27_82 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_166"/></StgValue>
</operation>

<operation id="4027" st_id="994" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle55:6  %add_ln27_83 = add i31 %zext_ln27_166, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_83"/></StgValue>
</operation>
</state>

<state id="995" st_id="995">

<operation id="4028" st_id="995" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="64" op_0_bw="31">
<![CDATA[
j_cycle55:7  %zext_ln27_167 = zext i31 %add_ln27_83 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_167"/></StgValue>
</operation>

<operation id="4029" st_id="995" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle55:8  %gmem_addr_165 = getelementptr i32* %gmem, i64 %zext_ln27_167

]]></Node>
<StgValue><ssdm name="gmem_addr_165"/></StgValue>
</operation>

<operation id="4030" st_id="995" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle55:9  %add_ln28_55 = add i31 %zext_ln27_166, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_55"/></StgValue>
</operation>

<operation id="4031" st_id="995" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle55:12  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>
</state>

<state id="996" st_id="996">

<operation id="4032" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="64" op_0_bw="31">
<![CDATA[
j_cycle55:10  %zext_ln28_55 = zext i31 %add_ln28_55 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_55"/></StgValue>
</operation>

<operation id="4033" st_id="996" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle55:11  %gmem_addr_166 = getelementptr i32* %gmem, i64 %zext_ln28_55

]]></Node>
<StgValue><ssdm name="gmem_addr_166"/></StgValue>
</operation>

<operation id="4034" st_id="996" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle55:12  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="4035" st_id="996" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle55:14  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="997" st_id="997">

<operation id="4036" st_id="997" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle55:12  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="4037" st_id="997" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle55:14  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="998" st_id="998">

<operation id="4038" st_id="998" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle55:12  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="4039" st_id="998" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle55:14  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="999" st_id="999">

<operation id="4040" st_id="999" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle55:12  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="4041" st_id="999" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle55:14  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1000" st_id="1000">

<operation id="4042" st_id="1000" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle55:12  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="4043" st_id="1000" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle55:14  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1001" st_id="1001">

<operation id="4044" st_id="1001" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
j_cycle55:12  %gmem_load_110_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_110_req"/></StgValue>
</operation>

<operation id="4045" st_id="1001" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle55:14  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1002" st_id="1002">

<operation id="4046" st_id="1002" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle55:13  %gmem_addr_165_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_165)

]]></Node>
<StgValue><ssdm name="gmem_addr_165_read"/></StgValue>
</operation>

<operation id="4047" st_id="1002" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle55:14  %gmem_load_111_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_111_req"/></StgValue>
</operation>
</state>

<state id="1003" st_id="1003">

<operation id="4048" st_id="1003" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle55:15  %gmem_addr_166_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_166)

]]></Node>
<StgValue><ssdm name="gmem_addr_166_read"/></StgValue>
</operation>
</state>

<state id="1004" st_id="1004">

<operation id="4049" st_id="1004" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle55:16  %mul_ln30_55 = mul nsw i32 %gmem_addr_166_read, %gmem_addr_165_read

]]></Node>
<StgValue><ssdm name="mul_ln30_55"/></StgValue>
</operation>
</state>

<state id="1005" st_id="1005">

<operation id="4050" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle55:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4051" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle55:1  %tmp_111 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="4052" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle55:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4053" st_id="1005" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle55:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_167, i32 %mul_ln30_55, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="4054" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle55:18  %empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_111) nounwind

]]></Node>
<StgValue><ssdm name="empty_176"/></StgValue>
</operation>

<operation id="4055" st_id="1005" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="0" op_0_bw="0">
<![CDATA[
j_cycle55:19  br label %57

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1006" st_id="1006">

<operation id="4056" st_id="1006" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)

]]></Node>
<StgValue><ssdm name="p_wr_resp251"/></StgValue>
</operation>
</state>

<state id="1007" st_id="1007">

<operation id="4057" st_id="1007" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)

]]></Node>
<StgValue><ssdm name="p_wr_resp251"/></StgValue>
</operation>
</state>

<state id="1008" st_id="1008">

<operation id="4058" st_id="1008" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)

]]></Node>
<StgValue><ssdm name="p_wr_resp251"/></StgValue>
</operation>
</state>

<state id="1009" st_id="1009">

<operation id="4059" st_id="1009" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)

]]></Node>
<StgValue><ssdm name="p_wr_resp251"/></StgValue>
</operation>
</state>

<state id="1010" st_id="1010">

<operation id="4060" st_id="1010" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1">
<![CDATA[
i_cycle55:0  %p_wr_resp251 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_167)

]]></Node>
<StgValue><ssdm name="p_wr_resp251"/></StgValue>
</operation>

<operation id="4061" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle55:1  %empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_108) nounwind

]]></Node>
<StgValue><ssdm name="empty_174"/></StgValue>
</operation>

<operation id="4062" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle55:2  %or_ln22_55 = or i11 %empty_10, 56

]]></Node>
<StgValue><ssdm name="or_ln22_55"/></StgValue>
</operation>

<operation id="4063" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle55:3  %tmp_110 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="4064" st_id="1010" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="0" op_0_bw="0">
<![CDATA[
i_cycle55:4  br label %58

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1011" st_id="1011">

<operation id="4065" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_56 = phi i12 [ 0, %i_cycle55 ], [ %add_ln25_56, %j_cycle56 ]

]]></Node>
<StgValue><ssdm name="j_0_56"/></StgValue>
</operation>

<operation id="4066" st_id="1011" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_56 = icmp eq i12 %j_0_56, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_56"/></StgValue>
</operation>

<operation id="4067" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_178"/></StgValue>
</operation>

<operation id="4068" st_id="1011" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_56 = add i12 %j_0_56, 1

]]></Node>
<StgValue><ssdm name="add_ln25_56"/></StgValue>
</operation>

<operation id="4069" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_56, label %i_cycle56, label %j_cycle56

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="4070" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle56:3  %tmp_215 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_55, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="4071" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle56:4  %tmp_216 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_215, i12 %j_0_56)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="4072" st_id="1011" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="31" op_0_bw="22">
<![CDATA[
j_cycle56:5  %zext_ln27_169 = zext i22 %tmp_216 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_169"/></StgValue>
</operation>

<operation id="4073" st_id="1011" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle56:6  %add_ln27_84 = add i31 %zext_ln27_169, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_84"/></StgValue>
</operation>
</state>

<state id="1012" st_id="1012">

<operation id="4074" st_id="1012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="64" op_0_bw="31">
<![CDATA[
j_cycle56:7  %zext_ln27_170 = zext i31 %add_ln27_84 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_170"/></StgValue>
</operation>

<operation id="4075" st_id="1012" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle56:8  %gmem_addr_168 = getelementptr i32* %gmem, i64 %zext_ln27_170

]]></Node>
<StgValue><ssdm name="gmem_addr_168"/></StgValue>
</operation>

<operation id="4076" st_id="1012" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle56:9  %add_ln28_56 = add i31 %zext_ln27_169, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_56"/></StgValue>
</operation>

<operation id="4077" st_id="1012" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>
</state>

<state id="1013" st_id="1013">

<operation id="4078" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="64" op_0_bw="31">
<![CDATA[
j_cycle56:10  %zext_ln28_56 = zext i31 %add_ln28_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_56"/></StgValue>
</operation>

<operation id="4079" st_id="1013" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle56:11  %gmem_addr_169 = getelementptr i32* %gmem, i64 %zext_ln28_56

]]></Node>
<StgValue><ssdm name="gmem_addr_169"/></StgValue>
</operation>

<operation id="4080" st_id="1013" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="4081" st_id="1013" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1014" st_id="1014">

<operation id="4082" st_id="1014" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="4083" st_id="1014" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1015" st_id="1015">

<operation id="4084" st_id="1015" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="4085" st_id="1015" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1016" st_id="1016">

<operation id="4086" st_id="1016" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="4087" st_id="1016" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1017" st_id="1017">

<operation id="4088" st_id="1017" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="4089" st_id="1017" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1018" st_id="1018">

<operation id="4090" st_id="1018" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:15  %gmem_load_112_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_112_req"/></StgValue>
</operation>

<operation id="4091" st_id="1018" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1019" st_id="1019">

<operation id="4092" st_id="1019" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle56:16  %gmem_addr_168_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_168)

]]></Node>
<StgValue><ssdm name="gmem_addr_168_read"/></StgValue>
</operation>

<operation id="4093" st_id="1019" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle56:17  %gmem_load_113_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_113_req"/></StgValue>
</operation>
</state>

<state id="1020" st_id="1020">

<operation id="4094" st_id="1020" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle56:12  %add_ln32_56 = add i31 %zext_ln27_169, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_56"/></StgValue>
</operation>

<operation id="4095" st_id="1020" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle56:18  %gmem_addr_169_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_169)

]]></Node>
<StgValue><ssdm name="gmem_addr_169_read"/></StgValue>
</operation>
</state>

<state id="1021" st_id="1021">

<operation id="4096" st_id="1021" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="64" op_0_bw="31">
<![CDATA[
j_cycle56:13  %zext_ln32_57 = zext i31 %add_ln32_56 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_57"/></StgValue>
</operation>

<operation id="4097" st_id="1021" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle56:14  %gmem_addr_170 = getelementptr i32* %gmem, i64 %zext_ln32_57

]]></Node>
<StgValue><ssdm name="gmem_addr_170"/></StgValue>
</operation>

<operation id="4098" st_id="1021" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle56:19  %mul_ln30_56 = mul nsw i32 %gmem_addr_168_read, %gmem_addr_169_read

]]></Node>
<StgValue><ssdm name="mul_ln30_56"/></StgValue>
</operation>

<operation id="4099" st_id="1021" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:20  %gmem_addr_170_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_170_req"/></StgValue>
</operation>
</state>

<state id="1022" st_id="1022">

<operation id="4100" st_id="1022" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle56:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_170, i32 %mul_ln30_56, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="1023" st_id="1023">

<operation id="4101" st_id="1023" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:22  %gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)

]]></Node>
<StgValue><ssdm name="gmem_addr_170_resp"/></StgValue>
</operation>
</state>

<state id="1024" st_id="1024">

<operation id="4102" st_id="1024" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:22  %gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)

]]></Node>
<StgValue><ssdm name="gmem_addr_170_resp"/></StgValue>
</operation>
</state>

<state id="1025" st_id="1025">

<operation id="4103" st_id="1025" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:22  %gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)

]]></Node>
<StgValue><ssdm name="gmem_addr_170_resp"/></StgValue>
</operation>
</state>

<state id="1026" st_id="1026">

<operation id="4104" st_id="1026" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:22  %gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)

]]></Node>
<StgValue><ssdm name="gmem_addr_170_resp"/></StgValue>
</operation>
</state>

<state id="1027" st_id="1027">

<operation id="4105" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle56:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4106" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle56:1  %tmp_113 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="4107" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle56:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4108" st_id="1027" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle56:22  %gmem_addr_170_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_170)

]]></Node>
<StgValue><ssdm name="gmem_addr_170_resp"/></StgValue>
</operation>

<operation id="4109" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle56:23  %empty_179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_113) nounwind

]]></Node>
<StgValue><ssdm name="empty_179"/></StgValue>
</operation>

<operation id="4110" st_id="1027" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_56" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="0" op_0_bw="0">
<![CDATA[
j_cycle56:24  br label %58

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1028" st_id="1028">

<operation id="4111" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle56:1  %or_ln22_56 = or i11 %empty_10, 57

]]></Node>
<StgValue><ssdm name="or_ln22_56"/></StgValue>
</operation>

<operation id="4112" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle56:2  %tmp_112 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="4113" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle56:3  %tmp_214 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_56, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="4114" st_id="1028" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="31" op_0_bw="22">
<![CDATA[
i_cycle56:5  %zext_ln27_168 = zext i22 %tmp_214 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_168"/></StgValue>
</operation>

<operation id="4115" st_id="1028" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle56:6  %add_ln32_57 = add i31 %zext_ln27_168, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_57"/></StgValue>
</operation>
</state>

<state id="1029" st_id="1029">

<operation id="4116" st_id="1029" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle56:0  %empty_177 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_110) nounwind

]]></Node>
<StgValue><ssdm name="empty_177"/></StgValue>
</operation>

<operation id="4117" st_id="1029" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="23" op_0_bw="22">
<![CDATA[
i_cycle56:4  %zext_ln25_28 = zext i22 %tmp_214 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_28"/></StgValue>
</operation>

<operation id="4118" st_id="1029" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="64" op_0_bw="31">
<![CDATA[
i_cycle56:7  %zext_ln32_56 = zext i31 %add_ln32_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_56"/></StgValue>
</operation>

<operation id="4119" st_id="1029" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle56:8  %gmem_addr_173 = getelementptr i32* %gmem, i64 %zext_ln32_56

]]></Node>
<StgValue><ssdm name="gmem_addr_173"/></StgValue>
</operation>

<operation id="4120" st_id="1029" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle56:9  %p_wr_req252 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_173, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req252"/></StgValue>
</operation>

<operation id="4121" st_id="1029" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="0">
<![CDATA[
i_cycle56:10  br label %59

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1030" st_id="1030">

<operation id="4122" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_57 = phi i12 [ 0, %i_cycle56 ], [ %add_ln25_57, %j_cycle57 ]

]]></Node>
<StgValue><ssdm name="j_0_57"/></StgValue>
</operation>

<operation id="4123" st_id="1030" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_57 = icmp eq i12 %j_0_57, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_57"/></StgValue>
</operation>

<operation id="4124" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_181 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_181"/></StgValue>
</operation>

<operation id="4125" st_id="1030" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_57 = add i12 %j_0_57, 1

]]></Node>
<StgValue><ssdm name="add_ln25_57"/></StgValue>
</operation>

<operation id="4126" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_57, label %i_cycle57, label %j_cycle57

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="4127" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="23" op_0_bw="12">
<![CDATA[
j_cycle57:3  %zext_ln27_171 = zext i12 %j_0_57 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_171"/></StgValue>
</operation>

<operation id="4128" st_id="1030" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle57:4  %add_ln27_85 = add i23 %zext_ln25_28, %zext_ln27_171

]]></Node>
<StgValue><ssdm name="add_ln27_85"/></StgValue>
</operation>

<operation id="4129" st_id="1030" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="31" op_0_bw="23">
<![CDATA[
j_cycle57:5  %zext_ln27_172 = zext i23 %add_ln27_85 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_172"/></StgValue>
</operation>

<operation id="4130" st_id="1030" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle57:6  %add_ln27_86 = add i31 %zext_ln27_172, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_86"/></StgValue>
</operation>
</state>

<state id="1031" st_id="1031">

<operation id="4131" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="64" op_0_bw="31">
<![CDATA[
j_cycle57:7  %zext_ln27_173 = zext i31 %add_ln27_86 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_173"/></StgValue>
</operation>

<operation id="4132" st_id="1031" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle57:8  %gmem_addr_171 = getelementptr i32* %gmem, i64 %zext_ln27_173

]]></Node>
<StgValue><ssdm name="gmem_addr_171"/></StgValue>
</operation>

<operation id="4133" st_id="1031" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle57:9  %add_ln28_57 = add i31 %zext_ln27_172, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_57"/></StgValue>
</operation>

<operation id="4134" st_id="1031" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle57:12  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>
</state>

<state id="1032" st_id="1032">

<operation id="4135" st_id="1032" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="64" op_0_bw="31">
<![CDATA[
j_cycle57:10  %zext_ln28_57 = zext i31 %add_ln28_57 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_57"/></StgValue>
</operation>

<operation id="4136" st_id="1032" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle57:11  %gmem_addr_172 = getelementptr i32* %gmem, i64 %zext_ln28_57

]]></Node>
<StgValue><ssdm name="gmem_addr_172"/></StgValue>
</operation>

<operation id="4137" st_id="1032" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle57:12  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="4138" st_id="1032" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle57:14  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1033" st_id="1033">

<operation id="4139" st_id="1033" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle57:12  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="4140" st_id="1033" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle57:14  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1034" st_id="1034">

<operation id="4141" st_id="1034" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle57:12  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="4142" st_id="1034" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle57:14  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1035" st_id="1035">

<operation id="4143" st_id="1035" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle57:12  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="4144" st_id="1035" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle57:14  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1036" st_id="1036">

<operation id="4145" st_id="1036" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle57:12  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="4146" st_id="1036" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle57:14  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1037" st_id="1037">

<operation id="4147" st_id="1037" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
j_cycle57:12  %gmem_load_114_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_114_req"/></StgValue>
</operation>

<operation id="4148" st_id="1037" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle57:14  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1038" st_id="1038">

<operation id="4149" st_id="1038" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle57:13  %gmem_addr_171_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_171)

]]></Node>
<StgValue><ssdm name="gmem_addr_171_read"/></StgValue>
</operation>

<operation id="4150" st_id="1038" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle57:14  %gmem_load_115_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_115_req"/></StgValue>
</operation>
</state>

<state id="1039" st_id="1039">

<operation id="4151" st_id="1039" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle57:15  %gmem_addr_172_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_172)

]]></Node>
<StgValue><ssdm name="gmem_addr_172_read"/></StgValue>
</operation>
</state>

<state id="1040" st_id="1040">

<operation id="4152" st_id="1040" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle57:16  %mul_ln30_57 = mul nsw i32 %gmem_addr_172_read, %gmem_addr_171_read

]]></Node>
<StgValue><ssdm name="mul_ln30_57"/></StgValue>
</operation>
</state>

<state id="1041" st_id="1041">

<operation id="4153" st_id="1041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle57:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4154" st_id="1041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle57:1  %tmp_115 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="4155" st_id="1041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle57:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4156" st_id="1041" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle57:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_173, i32 %mul_ln30_57, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="4157" st_id="1041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle57:18  %empty_182 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_115) nounwind

]]></Node>
<StgValue><ssdm name="empty_182"/></StgValue>
</operation>

<operation id="4158" st_id="1041" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="0" op_0_bw="0">
<![CDATA[
j_cycle57:19  br label %59

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1042" st_id="1042">

<operation id="4159" st_id="1042" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)

]]></Node>
<StgValue><ssdm name="p_wr_resp253"/></StgValue>
</operation>

<operation id="4160" st_id="1042" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle57:3  %tmp_114 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="1043" st_id="1043">

<operation id="4161" st_id="1043" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)

]]></Node>
<StgValue><ssdm name="p_wr_resp253"/></StgValue>
</operation>
</state>

<state id="1044" st_id="1044">

<operation id="4162" st_id="1044" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)

]]></Node>
<StgValue><ssdm name="p_wr_resp253"/></StgValue>
</operation>
</state>

<state id="1045" st_id="1045">

<operation id="4163" st_id="1045" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)

]]></Node>
<StgValue><ssdm name="p_wr_resp253"/></StgValue>
</operation>
</state>

<state id="1046" st_id="1046">

<operation id="4164" st_id="1046" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1">
<![CDATA[
i_cycle57:0  %p_wr_resp253 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_173)

]]></Node>
<StgValue><ssdm name="p_wr_resp253"/></StgValue>
</operation>

<operation id="4165" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle57:1  %empty_180 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_112) nounwind

]]></Node>
<StgValue><ssdm name="empty_180"/></StgValue>
</operation>

<operation id="4166" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle57:2  %or_ln22_57 = or i11 %empty_10, 58

]]></Node>
<StgValue><ssdm name="or_ln22_57"/></StgValue>
</operation>

<operation id="4167" st_id="1046" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="0" op_0_bw="0">
<![CDATA[
i_cycle57:4  br label %60

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1047" st_id="1047">

<operation id="4168" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_58 = phi i12 [ 0, %i_cycle57 ], [ %add_ln25_58, %j_cycle58 ]

]]></Node>
<StgValue><ssdm name="j_0_58"/></StgValue>
</operation>

<operation id="4169" st_id="1047" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_58 = icmp eq i12 %j_0_58, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_58"/></StgValue>
</operation>

<operation id="4170" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_184 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_184"/></StgValue>
</operation>

<operation id="4171" st_id="1047" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_58 = add i12 %j_0_58, 1

]]></Node>
<StgValue><ssdm name="add_ln25_58"/></StgValue>
</operation>

<operation id="4172" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_58, label %i_cycle58, label %j_cycle58

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="4173" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle58:3  %tmp_218 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_57, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="4174" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle58:4  %tmp_219 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_218, i12 %j_0_58)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="4175" st_id="1047" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="31" op_0_bw="22">
<![CDATA[
j_cycle58:5  %zext_ln27_175 = zext i22 %tmp_219 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_175"/></StgValue>
</operation>

<operation id="4176" st_id="1047" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle58:6  %add_ln27_87 = add i31 %zext_ln27_175, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_87"/></StgValue>
</operation>
</state>

<state id="1048" st_id="1048">

<operation id="4177" st_id="1048" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="64" op_0_bw="31">
<![CDATA[
j_cycle58:7  %zext_ln27_176 = zext i31 %add_ln27_87 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_176"/></StgValue>
</operation>

<operation id="4178" st_id="1048" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle58:8  %gmem_addr_174 = getelementptr i32* %gmem, i64 %zext_ln27_176

]]></Node>
<StgValue><ssdm name="gmem_addr_174"/></StgValue>
</operation>

<operation id="4179" st_id="1048" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle58:9  %add_ln28_58 = add i31 %zext_ln27_175, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_58"/></StgValue>
</operation>

<operation id="4180" st_id="1048" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>
</state>

<state id="1049" st_id="1049">

<operation id="4181" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="64" op_0_bw="31">
<![CDATA[
j_cycle58:10  %zext_ln28_58 = zext i31 %add_ln28_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_58"/></StgValue>
</operation>

<operation id="4182" st_id="1049" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle58:11  %gmem_addr_175 = getelementptr i32* %gmem, i64 %zext_ln28_58

]]></Node>
<StgValue><ssdm name="gmem_addr_175"/></StgValue>
</operation>

<operation id="4183" st_id="1049" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="4184" st_id="1049" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1050" st_id="1050">

<operation id="4185" st_id="1050" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="4186" st_id="1050" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1051" st_id="1051">

<operation id="4187" st_id="1051" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="4188" st_id="1051" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1052" st_id="1052">

<operation id="4189" st_id="1052" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="4190" st_id="1052" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1053" st_id="1053">

<operation id="4191" st_id="1053" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="4192" st_id="1053" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1054" st_id="1054">

<operation id="4193" st_id="1054" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:15  %gmem_load_116_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_116_req"/></StgValue>
</operation>

<operation id="4194" st_id="1054" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1055" st_id="1055">

<operation id="4195" st_id="1055" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle58:16  %gmem_addr_174_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_174)

]]></Node>
<StgValue><ssdm name="gmem_addr_174_read"/></StgValue>
</operation>

<operation id="4196" st_id="1055" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle58:17  %gmem_load_117_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_117_req"/></StgValue>
</operation>
</state>

<state id="1056" st_id="1056">

<operation id="4197" st_id="1056" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle58:12  %add_ln32_58 = add i31 %zext_ln27_175, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_58"/></StgValue>
</operation>

<operation id="4198" st_id="1056" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle58:18  %gmem_addr_175_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_175)

]]></Node>
<StgValue><ssdm name="gmem_addr_175_read"/></StgValue>
</operation>
</state>

<state id="1057" st_id="1057">

<operation id="4199" st_id="1057" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="64" op_0_bw="31">
<![CDATA[
j_cycle58:13  %zext_ln32_59 = zext i31 %add_ln32_58 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_59"/></StgValue>
</operation>

<operation id="4200" st_id="1057" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle58:14  %gmem_addr_176 = getelementptr i32* %gmem, i64 %zext_ln32_59

]]></Node>
<StgValue><ssdm name="gmem_addr_176"/></StgValue>
</operation>

<operation id="4201" st_id="1057" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle58:19  %mul_ln30_58 = mul nsw i32 %gmem_addr_174_read, %gmem_addr_175_read

]]></Node>
<StgValue><ssdm name="mul_ln30_58"/></StgValue>
</operation>

<operation id="4202" st_id="1057" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:20  %gmem_addr_176_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_176_req"/></StgValue>
</operation>
</state>

<state id="1058" st_id="1058">

<operation id="4203" st_id="1058" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle58:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_176, i32 %mul_ln30_58, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="1059" st_id="1059">

<operation id="4204" st_id="1059" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:22  %gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)

]]></Node>
<StgValue><ssdm name="gmem_addr_176_resp"/></StgValue>
</operation>
</state>

<state id="1060" st_id="1060">

<operation id="4205" st_id="1060" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:22  %gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)

]]></Node>
<StgValue><ssdm name="gmem_addr_176_resp"/></StgValue>
</operation>
</state>

<state id="1061" st_id="1061">

<operation id="4206" st_id="1061" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:22  %gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)

]]></Node>
<StgValue><ssdm name="gmem_addr_176_resp"/></StgValue>
</operation>
</state>

<state id="1062" st_id="1062">

<operation id="4207" st_id="1062" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:22  %gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)

]]></Node>
<StgValue><ssdm name="gmem_addr_176_resp"/></StgValue>
</operation>
</state>

<state id="1063" st_id="1063">

<operation id="4208" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle58:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4209" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle58:1  %tmp_117 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="4210" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle58:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4211" st_id="1063" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle58:22  %gmem_addr_176_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_176)

]]></Node>
<StgValue><ssdm name="gmem_addr_176_resp"/></StgValue>
</operation>

<operation id="4212" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle58:23  %empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_117) nounwind

]]></Node>
<StgValue><ssdm name="empty_185"/></StgValue>
</operation>

<operation id="4213" st_id="1063" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="0" op_0_bw="0">
<![CDATA[
j_cycle58:24  br label %60

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1064" st_id="1064">

<operation id="4214" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle58:1  %or_ln22_58 = or i11 %empty_10, 59

]]></Node>
<StgValue><ssdm name="or_ln22_58"/></StgValue>
</operation>

<operation id="4215" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle58:2  %tmp_116 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="4216" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle58:3  %tmp_217 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_58, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="4217" st_id="1064" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="31" op_0_bw="22">
<![CDATA[
i_cycle58:5  %zext_ln27_174 = zext i22 %tmp_217 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_174"/></StgValue>
</operation>

<operation id="4218" st_id="1064" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle58:6  %add_ln32_59 = add i31 %zext_ln27_174, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_59"/></StgValue>
</operation>
</state>

<state id="1065" st_id="1065">

<operation id="4219" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle58:0  %empty_183 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_114) nounwind

]]></Node>
<StgValue><ssdm name="empty_183"/></StgValue>
</operation>

<operation id="4220" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="23" op_0_bw="22">
<![CDATA[
i_cycle58:4  %zext_ln25_29 = zext i22 %tmp_217 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_29"/></StgValue>
</operation>

<operation id="4221" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="64" op_0_bw="31">
<![CDATA[
i_cycle58:7  %zext_ln32_58 = zext i31 %add_ln32_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_58"/></StgValue>
</operation>

<operation id="4222" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle58:8  %gmem_addr_179 = getelementptr i32* %gmem, i64 %zext_ln32_58

]]></Node>
<StgValue><ssdm name="gmem_addr_179"/></StgValue>
</operation>

<operation id="4223" st_id="1065" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle58:9  %p_wr_req254 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_179, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req254"/></StgValue>
</operation>

<operation id="4224" st_id="1065" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="0">
<![CDATA[
i_cycle58:10  br label %61

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1066" st_id="1066">

<operation id="4225" st_id="1066" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_59 = phi i12 [ 0, %i_cycle58 ], [ %add_ln25_59, %j_cycle59 ]

]]></Node>
<StgValue><ssdm name="j_0_59"/></StgValue>
</operation>

<operation id="4226" st_id="1066" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_59 = icmp eq i12 %j_0_59, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_59"/></StgValue>
</operation>

<operation id="4227" st_id="1066" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_187 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_187"/></StgValue>
</operation>

<operation id="4228" st_id="1066" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_59 = add i12 %j_0_59, 1

]]></Node>
<StgValue><ssdm name="add_ln25_59"/></StgValue>
</operation>

<operation id="4229" st_id="1066" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_59, label %i_cycle59, label %j_cycle59

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="4230" st_id="1066" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="23" op_0_bw="12">
<![CDATA[
j_cycle59:3  %zext_ln27_177 = zext i12 %j_0_59 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_177"/></StgValue>
</operation>

<operation id="4231" st_id="1066" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle59:4  %add_ln27_88 = add i23 %zext_ln25_29, %zext_ln27_177

]]></Node>
<StgValue><ssdm name="add_ln27_88"/></StgValue>
</operation>

<operation id="4232" st_id="1066" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="31" op_0_bw="23">
<![CDATA[
j_cycle59:5  %zext_ln27_178 = zext i23 %add_ln27_88 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_178"/></StgValue>
</operation>

<operation id="4233" st_id="1066" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle59:6  %add_ln27_89 = add i31 %zext_ln27_178, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_89"/></StgValue>
</operation>
</state>

<state id="1067" st_id="1067">

<operation id="4234" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="64" op_0_bw="31">
<![CDATA[
j_cycle59:7  %zext_ln27_179 = zext i31 %add_ln27_89 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_179"/></StgValue>
</operation>

<operation id="4235" st_id="1067" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle59:8  %gmem_addr_177 = getelementptr i32* %gmem, i64 %zext_ln27_179

]]></Node>
<StgValue><ssdm name="gmem_addr_177"/></StgValue>
</operation>

<operation id="4236" st_id="1067" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle59:9  %add_ln28_59 = add i31 %zext_ln27_178, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_59"/></StgValue>
</operation>

<operation id="4237" st_id="1067" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle59:12  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>
</state>

<state id="1068" st_id="1068">

<operation id="4238" st_id="1068" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="64" op_0_bw="31">
<![CDATA[
j_cycle59:10  %zext_ln28_59 = zext i31 %add_ln28_59 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_59"/></StgValue>
</operation>

<operation id="4239" st_id="1068" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle59:11  %gmem_addr_178 = getelementptr i32* %gmem, i64 %zext_ln28_59

]]></Node>
<StgValue><ssdm name="gmem_addr_178"/></StgValue>
</operation>

<operation id="4240" st_id="1068" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle59:12  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="4241" st_id="1068" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle59:14  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1069" st_id="1069">

<operation id="4242" st_id="1069" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle59:12  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="4243" st_id="1069" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle59:14  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1070" st_id="1070">

<operation id="4244" st_id="1070" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle59:12  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="4245" st_id="1070" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle59:14  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1071" st_id="1071">

<operation id="4246" st_id="1071" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle59:12  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="4247" st_id="1071" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle59:14  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1072" st_id="1072">

<operation id="4248" st_id="1072" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle59:12  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="4249" st_id="1072" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle59:14  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1073" st_id="1073">

<operation id="4250" st_id="1073" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
j_cycle59:12  %gmem_load_118_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_118_req"/></StgValue>
</operation>

<operation id="4251" st_id="1073" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle59:14  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1074" st_id="1074">

<operation id="4252" st_id="1074" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle59:13  %gmem_addr_177_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_177)

]]></Node>
<StgValue><ssdm name="gmem_addr_177_read"/></StgValue>
</operation>

<operation id="4253" st_id="1074" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle59:14  %gmem_load_119_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_119_req"/></StgValue>
</operation>
</state>

<state id="1075" st_id="1075">

<operation id="4254" st_id="1075" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle59:15  %gmem_addr_178_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_178)

]]></Node>
<StgValue><ssdm name="gmem_addr_178_read"/></StgValue>
</operation>
</state>

<state id="1076" st_id="1076">

<operation id="4255" st_id="1076" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle59:16  %mul_ln30_59 = mul nsw i32 %gmem_addr_178_read, %gmem_addr_177_read

]]></Node>
<StgValue><ssdm name="mul_ln30_59"/></StgValue>
</operation>
</state>

<state id="1077" st_id="1077">

<operation id="4256" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle59:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4257" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle59:1  %tmp_119 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="4258" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle59:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4259" st_id="1077" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle59:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_179, i32 %mul_ln30_59, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="4260" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle59:18  %empty_188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_119) nounwind

]]></Node>
<StgValue><ssdm name="empty_188"/></StgValue>
</operation>

<operation id="4261" st_id="1077" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="0" op_0_bw="0">
<![CDATA[
j_cycle59:19  br label %61

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1078" st_id="1078">

<operation id="4262" st_id="1078" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle59:0  %p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)

]]></Node>
<StgValue><ssdm name="p_wr_resp255"/></StgValue>
</operation>

<operation id="4263" st_id="1078" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle59:3  %tmp_118 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="1079" st_id="1079">

<operation id="4264" st_id="1079" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle59:0  %p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)

]]></Node>
<StgValue><ssdm name="p_wr_resp255"/></StgValue>
</operation>
</state>

<state id="1080" st_id="1080">

<operation id="4265" st_id="1080" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle59:0  %p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)

]]></Node>
<StgValue><ssdm name="p_wr_resp255"/></StgValue>
</operation>
</state>

<state id="1081" st_id="1081">

<operation id="4266" st_id="1081" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle59:0  %p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)

]]></Node>
<StgValue><ssdm name="p_wr_resp255"/></StgValue>
</operation>
</state>

<state id="1082" st_id="1082">

<operation id="4267" st_id="1082" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1">
<![CDATA[
i_cycle59:0  %p_wr_resp255 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_179)

]]></Node>
<StgValue><ssdm name="p_wr_resp255"/></StgValue>
</operation>

<operation id="4268" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle59:1  %empty_186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_116) nounwind

]]></Node>
<StgValue><ssdm name="empty_186"/></StgValue>
</operation>

<operation id="4269" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle59:2  %or_ln22_59 = or i11 %empty_10, 60

]]></Node>
<StgValue><ssdm name="or_ln22_59"/></StgValue>
</operation>

<operation id="4270" st_id="1082" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="0" op_0_bw="0">
<![CDATA[
i_cycle59:4  br label %62

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1083" st_id="1083">

<operation id="4271" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_60 = phi i12 [ 0, %i_cycle59 ], [ %add_ln25_60, %j_cycle60 ]

]]></Node>
<StgValue><ssdm name="j_0_60"/></StgValue>
</operation>

<operation id="4272" st_id="1083" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_60 = icmp eq i12 %j_0_60, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_60"/></StgValue>
</operation>

<operation id="4273" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_190 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_190"/></StgValue>
</operation>

<operation id="4274" st_id="1083" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_60 = add i12 %j_0_60, 1

]]></Node>
<StgValue><ssdm name="add_ln25_60"/></StgValue>
</operation>

<operation id="4275" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_60, label %i_cycle60, label %j_cycle60

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="4276" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle60:3  %tmp_221 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_59, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="4277" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle60:4  %tmp_222 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_221, i12 %j_0_60)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="4278" st_id="1083" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="31" op_0_bw="22">
<![CDATA[
j_cycle60:5  %zext_ln27_181 = zext i22 %tmp_222 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_181"/></StgValue>
</operation>

<operation id="4279" st_id="1083" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle60:6  %add_ln27_90 = add i31 %zext_ln27_181, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_90"/></StgValue>
</operation>
</state>

<state id="1084" st_id="1084">

<operation id="4280" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="64" op_0_bw="31">
<![CDATA[
j_cycle60:7  %zext_ln27_182 = zext i31 %add_ln27_90 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_182"/></StgValue>
</operation>

<operation id="4281" st_id="1084" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle60:8  %gmem_addr_180 = getelementptr i32* %gmem, i64 %zext_ln27_182

]]></Node>
<StgValue><ssdm name="gmem_addr_180"/></StgValue>
</operation>

<operation id="4282" st_id="1084" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle60:9  %add_ln28_60 = add i31 %zext_ln27_181, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_60"/></StgValue>
</operation>

<operation id="4283" st_id="1084" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:15  %gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>
</state>

<state id="1085" st_id="1085">

<operation id="4284" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="64" op_0_bw="31">
<![CDATA[
j_cycle60:10  %zext_ln28_60 = zext i31 %add_ln28_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_60"/></StgValue>
</operation>

<operation id="4285" st_id="1085" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle60:11  %gmem_addr_181 = getelementptr i32* %gmem, i64 %zext_ln28_60

]]></Node>
<StgValue><ssdm name="gmem_addr_181"/></StgValue>
</operation>

<operation id="4286" st_id="1085" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:15  %gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4287" st_id="1085" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle60:17  %gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>
</state>

<state id="1086" st_id="1086">

<operation id="4288" st_id="1086" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:15  %gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4289" st_id="1086" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle60:17  %gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>
</state>

<state id="1087" st_id="1087">

<operation id="4290" st_id="1087" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:15  %gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4291" st_id="1087" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle60:17  %gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>
</state>

<state id="1088" st_id="1088">

<operation id="4292" st_id="1088" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:15  %gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4293" st_id="1088" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle60:17  %gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>
</state>

<state id="1089" st_id="1089">

<operation id="4294" st_id="1089" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:15  %gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4295" st_id="1089" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle60:17  %gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>
</state>

<state id="1090" st_id="1090">

<operation id="4296" st_id="1090" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:15  %gmem_load_120_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_120_req"/></StgValue>
</operation>

<operation id="4297" st_id="1090" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle60:17  %gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>
</state>

<state id="1091" st_id="1091">

<operation id="4298" st_id="1091" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle60:16  %gmem_addr_180_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_180)

]]></Node>
<StgValue><ssdm name="gmem_addr_180_read"/></StgValue>
</operation>

<operation id="4299" st_id="1091" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle60:17  %gmem_load_121_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_121_req"/></StgValue>
</operation>
</state>

<state id="1092" st_id="1092">

<operation id="4300" st_id="1092" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle60:12  %add_ln32_60 = add i31 %zext_ln27_181, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_60"/></StgValue>
</operation>

<operation id="4301" st_id="1092" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle60:18  %gmem_addr_181_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_181)

]]></Node>
<StgValue><ssdm name="gmem_addr_181_read"/></StgValue>
</operation>
</state>

<state id="1093" st_id="1093">

<operation id="4302" st_id="1093" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="64" op_0_bw="31">
<![CDATA[
j_cycle60:13  %zext_ln32_61 = zext i31 %add_ln32_60 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_61"/></StgValue>
</operation>

<operation id="4303" st_id="1093" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle60:14  %gmem_addr_182 = getelementptr i32* %gmem, i64 %zext_ln32_61

]]></Node>
<StgValue><ssdm name="gmem_addr_182"/></StgValue>
</operation>

<operation id="4304" st_id="1093" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle60:19  %mul_ln30_60 = mul nsw i32 %gmem_addr_180_read, %gmem_addr_181_read

]]></Node>
<StgValue><ssdm name="mul_ln30_60"/></StgValue>
</operation>

<operation id="4305" st_id="1093" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:20  %gmem_addr_182_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_182, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_182_req"/></StgValue>
</operation>
</state>

<state id="1094" st_id="1094">

<operation id="4306" st_id="1094" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle60:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_182, i32 %mul_ln30_60, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="1095" st_id="1095">

<operation id="4307" st_id="1095" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:22  %gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)

]]></Node>
<StgValue><ssdm name="gmem_addr_182_resp"/></StgValue>
</operation>
</state>

<state id="1096" st_id="1096">

<operation id="4308" st_id="1096" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:22  %gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)

]]></Node>
<StgValue><ssdm name="gmem_addr_182_resp"/></StgValue>
</operation>
</state>

<state id="1097" st_id="1097">

<operation id="4309" st_id="1097" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:22  %gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)

]]></Node>
<StgValue><ssdm name="gmem_addr_182_resp"/></StgValue>
</operation>
</state>

<state id="1098" st_id="1098">

<operation id="4310" st_id="1098" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:22  %gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)

]]></Node>
<StgValue><ssdm name="gmem_addr_182_resp"/></StgValue>
</operation>
</state>

<state id="1099" st_id="1099">

<operation id="4311" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle60:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4312" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle60:1  %tmp_121 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4313" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle60:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4314" st_id="1099" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle60:22  %gmem_addr_182_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_182)

]]></Node>
<StgValue><ssdm name="gmem_addr_182_resp"/></StgValue>
</operation>

<operation id="4315" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle60:23  %empty_191 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_121) nounwind

]]></Node>
<StgValue><ssdm name="empty_191"/></StgValue>
</operation>

<operation id="4316" st_id="1099" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_60" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="0" op_0_bw="0">
<![CDATA[
j_cycle60:24  br label %62

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1100" st_id="1100">

<operation id="4317" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle60:1  %or_ln22_60 = or i11 %empty_10, 61

]]></Node>
<StgValue><ssdm name="or_ln22_60"/></StgValue>
</operation>

<operation id="4318" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle60:2  %tmp_120 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4319" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle60:3  %tmp_220 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_60, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="4320" st_id="1100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="31" op_0_bw="22">
<![CDATA[
i_cycle60:5  %zext_ln27_180 = zext i22 %tmp_220 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_180"/></StgValue>
</operation>

<operation id="4321" st_id="1100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle60:6  %add_ln32_61 = add i31 %zext_ln27_180, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_61"/></StgValue>
</operation>
</state>

<state id="1101" st_id="1101">

<operation id="4322" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle60:0  %empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_118) nounwind

]]></Node>
<StgValue><ssdm name="empty_189"/></StgValue>
</operation>

<operation id="4323" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="23" op_0_bw="22">
<![CDATA[
i_cycle60:4  %zext_ln25_30 = zext i22 %tmp_220 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_30"/></StgValue>
</operation>

<operation id="4324" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="64" op_0_bw="31">
<![CDATA[
i_cycle60:7  %zext_ln32_60 = zext i31 %add_ln32_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_60"/></StgValue>
</operation>

<operation id="4325" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle60:8  %gmem_addr_185 = getelementptr i32* %gmem, i64 %zext_ln32_60

]]></Node>
<StgValue><ssdm name="gmem_addr_185"/></StgValue>
</operation>

<operation id="4326" st_id="1101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle60:9  %p_wr_req256 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_185, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req256"/></StgValue>
</operation>

<operation id="4327" st_id="1101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="0">
<![CDATA[
i_cycle60:10  br label %63

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1102" st_id="1102">

<operation id="4328" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_61 = phi i12 [ 0, %i_cycle60 ], [ %add_ln25_61, %j_cycle61 ]

]]></Node>
<StgValue><ssdm name="j_0_61"/></StgValue>
</operation>

<operation id="4329" st_id="1102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_61 = icmp eq i12 %j_0_61, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_61"/></StgValue>
</operation>

<operation id="4330" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_193 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_193"/></StgValue>
</operation>

<operation id="4331" st_id="1102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_61 = add i12 %j_0_61, 1

]]></Node>
<StgValue><ssdm name="add_ln25_61"/></StgValue>
</operation>

<operation id="4332" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_61, label %i_cycle61, label %j_cycle61

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="4333" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="23" op_0_bw="12">
<![CDATA[
j_cycle61:3  %zext_ln27_183 = zext i12 %j_0_61 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_183"/></StgValue>
</operation>

<operation id="4334" st_id="1102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle61:4  %add_ln27_91 = add i23 %zext_ln25_30, %zext_ln27_183

]]></Node>
<StgValue><ssdm name="add_ln27_91"/></StgValue>
</operation>

<operation id="4335" st_id="1102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="31" op_0_bw="23">
<![CDATA[
j_cycle61:5  %zext_ln27_184 = zext i23 %add_ln27_91 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_184"/></StgValue>
</operation>

<operation id="4336" st_id="1102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle61:6  %add_ln27_92 = add i31 %zext_ln27_184, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_92"/></StgValue>
</operation>

<operation id="4337" st_id="1102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle61:9  %add_ln28_61 = add i31 %zext_ln27_184, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_61"/></StgValue>
</operation>
</state>

<state id="1103" st_id="1103">

<operation id="4338" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="64" op_0_bw="31">
<![CDATA[
j_cycle61:7  %zext_ln27_185 = zext i31 %add_ln27_92 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_185"/></StgValue>
</operation>

<operation id="4339" st_id="1103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle61:8  %gmem_addr_183 = getelementptr i32* %gmem, i64 %zext_ln27_185

]]></Node>
<StgValue><ssdm name="gmem_addr_183"/></StgValue>
</operation>

<operation id="4340" st_id="1103" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle61:12  %gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>
</state>

<state id="1104" st_id="1104">

<operation id="4341" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="64" op_0_bw="31">
<![CDATA[
j_cycle61:10  %zext_ln28_61 = zext i31 %add_ln28_61 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_61"/></StgValue>
</operation>

<operation id="4342" st_id="1104" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle61:11  %gmem_addr_184 = getelementptr i32* %gmem, i64 %zext_ln28_61

]]></Node>
<StgValue><ssdm name="gmem_addr_184"/></StgValue>
</operation>

<operation id="4343" st_id="1104" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle61:12  %gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4344" st_id="1104" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle61:14  %gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>
</state>

<state id="1105" st_id="1105">

<operation id="4345" st_id="1105" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle61:12  %gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4346" st_id="1105" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle61:14  %gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>
</state>

<state id="1106" st_id="1106">

<operation id="4347" st_id="1106" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle61:12  %gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4348" st_id="1106" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle61:14  %gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>
</state>

<state id="1107" st_id="1107">

<operation id="4349" st_id="1107" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle61:12  %gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4350" st_id="1107" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle61:14  %gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>
</state>

<state id="1108" st_id="1108">

<operation id="4351" st_id="1108" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle61:12  %gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4352" st_id="1108" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle61:14  %gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>
</state>

<state id="1109" st_id="1109">

<operation id="4353" st_id="1109" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
j_cycle61:12  %gmem_load_122_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_122_req"/></StgValue>
</operation>

<operation id="4354" st_id="1109" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle61:14  %gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>
</state>

<state id="1110" st_id="1110">

<operation id="4355" st_id="1110" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle61:13  %gmem_addr_183_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_183)

]]></Node>
<StgValue><ssdm name="gmem_addr_183_read"/></StgValue>
</operation>

<operation id="4356" st_id="1110" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle61:14  %gmem_load_123_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_123_req"/></StgValue>
</operation>
</state>

<state id="1111" st_id="1111">

<operation id="4357" st_id="1111" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle61:15  %gmem_addr_184_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_184)

]]></Node>
<StgValue><ssdm name="gmem_addr_184_read"/></StgValue>
</operation>
</state>

<state id="1112" st_id="1112">

<operation id="4358" st_id="1112" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle61:16  %mul_ln30_61 = mul nsw i32 %gmem_addr_184_read, %gmem_addr_183_read

]]></Node>
<StgValue><ssdm name="mul_ln30_61"/></StgValue>
</operation>
</state>

<state id="1113" st_id="1113">

<operation id="4359" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle61:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4360" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle61:1  %tmp_123 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="4361" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle61:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4362" st_id="1113" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle61:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_185, i32 %mul_ln30_61, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="4363" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle61:18  %empty_194 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_123) nounwind

]]></Node>
<StgValue><ssdm name="empty_194"/></StgValue>
</operation>

<operation id="4364" st_id="1113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="0" op_0_bw="0">
<![CDATA[
j_cycle61:19  br label %63

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1114" st_id="1114">

<operation id="4365" st_id="1114" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle61:0  %p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)

]]></Node>
<StgValue><ssdm name="p_wr_resp257"/></StgValue>
</operation>

<operation id="4366" st_id="1114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle61:3  %tmp_122 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>
</state>

<state id="1115" st_id="1115">

<operation id="4367" st_id="1115" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle61:0  %p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)

]]></Node>
<StgValue><ssdm name="p_wr_resp257"/></StgValue>
</operation>
</state>

<state id="1116" st_id="1116">

<operation id="4368" st_id="1116" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle61:0  %p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)

]]></Node>
<StgValue><ssdm name="p_wr_resp257"/></StgValue>
</operation>
</state>

<state id="1117" st_id="1117">

<operation id="4369" st_id="1117" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle61:0  %p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)

]]></Node>
<StgValue><ssdm name="p_wr_resp257"/></StgValue>
</operation>
</state>

<state id="1118" st_id="1118">

<operation id="4370" st_id="1118" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1">
<![CDATA[
i_cycle61:0  %p_wr_resp257 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_185)

]]></Node>
<StgValue><ssdm name="p_wr_resp257"/></StgValue>
</operation>

<operation id="4371" st_id="1118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle61:1  %empty_192 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_120) nounwind

]]></Node>
<StgValue><ssdm name="empty_192"/></StgValue>
</operation>

<operation id="4372" st_id="1118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle61:2  %or_ln22_61 = or i11 %empty_10, 62

]]></Node>
<StgValue><ssdm name="or_ln22_61"/></StgValue>
</operation>

<operation id="4373" st_id="1118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="0" op_0_bw="0">
<![CDATA[
i_cycle61:4  br label %64

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1119" st_id="1119">

<operation id="4374" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_62 = phi i12 [ 0, %i_cycle61 ], [ %add_ln25_62, %j_cycle62 ]

]]></Node>
<StgValue><ssdm name="j_0_62"/></StgValue>
</operation>

<operation id="4375" st_id="1119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_62 = icmp eq i12 %j_0_62, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_62"/></StgValue>
</operation>

<operation id="4376" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_196 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_196"/></StgValue>
</operation>

<operation id="4377" st_id="1119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_62 = add i12 %j_0_62, 1

]]></Node>
<StgValue><ssdm name="add_ln25_62"/></StgValue>
</operation>

<operation id="4378" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_62, label %i_cycle62, label %j_cycle62

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="4379" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="10" op_0_bw="10" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
j_cycle62:3  %tmp_224 = call i10 @_ssdm_op_PartSelect.i10.i11.i32.i32(i11 %or_ln22_61, i32 1, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="4380" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="22" op_0_bw="22" op_1_bw="10" op_2_bw="12">
<![CDATA[
j_cycle62:4  %tmp_225 = call i22 @_ssdm_op_BitConcatenate.i22.i10.i12(i10 %tmp_224, i12 %j_0_62)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="4381" st_id="1119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="31" op_0_bw="22">
<![CDATA[
j_cycle62:5  %zext_ln27_187 = zext i22 %tmp_225 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_187"/></StgValue>
</operation>

<operation id="4382" st_id="1119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle62:6  %add_ln27_93 = add i31 %zext_ln27_187, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_93"/></StgValue>
</operation>
</state>

<state id="1120" st_id="1120">

<operation id="4383" st_id="1120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="64" op_0_bw="31">
<![CDATA[
j_cycle62:7  %zext_ln27_188 = zext i31 %add_ln27_93 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_188"/></StgValue>
</operation>

<operation id="4384" st_id="1120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle62:8  %gmem_addr_186 = getelementptr i32* %gmem, i64 %zext_ln27_188

]]></Node>
<StgValue><ssdm name="gmem_addr_186"/></StgValue>
</operation>

<operation id="4385" st_id="1120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle62:9  %add_ln28_62 = add i31 %zext_ln27_187, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_62"/></StgValue>
</operation>

<operation id="4386" st_id="1120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle62:12  %add_ln32_62 = add i31 %zext_ln27_187, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_62"/></StgValue>
</operation>

<operation id="4387" st_id="1120" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:15  %gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>
</state>

<state id="1121" st_id="1121">

<operation id="4388" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="64" op_0_bw="31">
<![CDATA[
j_cycle62:10  %zext_ln28_62 = zext i31 %add_ln28_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_62"/></StgValue>
</operation>

<operation id="4389" st_id="1121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle62:11  %gmem_addr_187 = getelementptr i32* %gmem, i64 %zext_ln28_62

]]></Node>
<StgValue><ssdm name="gmem_addr_187"/></StgValue>
</operation>

<operation id="4390" st_id="1121" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:15  %gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4391" st_id="1121" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle62:17  %gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>
</state>

<state id="1122" st_id="1122">

<operation id="4392" st_id="1122" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:15  %gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4393" st_id="1122" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle62:17  %gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>
</state>

<state id="1123" st_id="1123">

<operation id="4394" st_id="1123" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:15  %gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4395" st_id="1123" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle62:17  %gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>
</state>

<state id="1124" st_id="1124">

<operation id="4396" st_id="1124" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:15  %gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4397" st_id="1124" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle62:17  %gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>
</state>

<state id="1125" st_id="1125">

<operation id="4398" st_id="1125" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:15  %gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4399" st_id="1125" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle62:17  %gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>
</state>

<state id="1126" st_id="1126">

<operation id="4400" st_id="1126" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:15  %gmem_load_124_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_124_req"/></StgValue>
</operation>

<operation id="4401" st_id="1126" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle62:17  %gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>
</state>

<state id="1127" st_id="1127">

<operation id="4402" st_id="1127" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle62:16  %gmem_addr_186_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_186)

]]></Node>
<StgValue><ssdm name="gmem_addr_186_read"/></StgValue>
</operation>

<operation id="4403" st_id="1127" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle62:17  %gmem_load_125_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_125_req"/></StgValue>
</operation>
</state>

<state id="1128" st_id="1128">

<operation id="4404" st_id="1128" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle62:18  %gmem_addr_187_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_187)

]]></Node>
<StgValue><ssdm name="gmem_addr_187_read"/></StgValue>
</operation>
</state>

<state id="1129" st_id="1129">

<operation id="4405" st_id="1129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="64" op_0_bw="31">
<![CDATA[
j_cycle62:13  %zext_ln32_63 = zext i31 %add_ln32_62 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_63"/></StgValue>
</operation>

<operation id="4406" st_id="1129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle62:14  %gmem_addr_188 = getelementptr i32* %gmem, i64 %zext_ln32_63

]]></Node>
<StgValue><ssdm name="gmem_addr_188"/></StgValue>
</operation>

<operation id="4407" st_id="1129" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle62:19  %mul_ln30_62 = mul nsw i32 %gmem_addr_186_read, %gmem_addr_187_read

]]></Node>
<StgValue><ssdm name="mul_ln30_62"/></StgValue>
</operation>

<operation id="4408" st_id="1129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:20  %gmem_addr_188_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_188, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_addr_188_req"/></StgValue>
</operation>
</state>

<state id="1130" st_id="1130">

<operation id="4409" st_id="1130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
j_cycle62:21  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_188, i32 %mul_ln30_62, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>
</state>

<state id="1131" st_id="1131">

<operation id="4410" st_id="1131" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:22  %gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)

]]></Node>
<StgValue><ssdm name="gmem_addr_188_resp"/></StgValue>
</operation>
</state>

<state id="1132" st_id="1132">

<operation id="4411" st_id="1132" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:22  %gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)

]]></Node>
<StgValue><ssdm name="gmem_addr_188_resp"/></StgValue>
</operation>
</state>

<state id="1133" st_id="1133">

<operation id="4412" st_id="1133" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:22  %gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)

]]></Node>
<StgValue><ssdm name="gmem_addr_188_resp"/></StgValue>
</operation>
</state>

<state id="1134" st_id="1134">

<operation id="4413" st_id="1134" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:22  %gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)

]]></Node>
<StgValue><ssdm name="gmem_addr_188_resp"/></StgValue>
</operation>
</state>

<state id="1135" st_id="1135">

<operation id="4414" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle62:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4415" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle62:1  %tmp_125 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="4416" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle62:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4417" st_id="1135" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle62:22  %gmem_addr_188_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_188)

]]></Node>
<StgValue><ssdm name="gmem_addr_188_resp"/></StgValue>
</operation>

<operation id="4418" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle62:23  %empty_197 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_125) nounwind

]]></Node>
<StgValue><ssdm name="empty_197"/></StgValue>
</operation>

<operation id="4419" st_id="1135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_62" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="0" op_0_bw="0">
<![CDATA[
j_cycle62:24  br label %64

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1136" st_id="1136">

<operation id="4420" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
i_cycle62:1  %or_ln22_62 = or i11 %empty_10, 63

]]></Node>
<StgValue><ssdm name="or_ln22_62"/></StgValue>
</operation>

<operation id="4421" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i_cycle62:2  %tmp_124 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="4422" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
i_cycle62:3  %tmp_223 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %or_ln22_62, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="4423" st_id="1136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="31" op_0_bw="22">
<![CDATA[
i_cycle62:5  %zext_ln27_186 = zext i22 %tmp_223 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_186"/></StgValue>
</operation>

<operation id="4424" st_id="1136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
i_cycle62:6  %add_ln32_63 = add i31 %zext_ln27_186, %p_cast197

]]></Node>
<StgValue><ssdm name="add_ln32_63"/></StgValue>
</operation>
</state>

<state id="1137" st_id="1137">

<operation id="4425" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle62:0  %empty_195 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_122) nounwind

]]></Node>
<StgValue><ssdm name="empty_195"/></StgValue>
</operation>

<operation id="4426" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="23" op_0_bw="22">
<![CDATA[
i_cycle62:4  %zext_ln25_31 = zext i22 %tmp_223 to i23

]]></Node>
<StgValue><ssdm name="zext_ln25_31"/></StgValue>
</operation>

<operation id="4427" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="64" op_0_bw="31">
<![CDATA[
i_cycle62:7  %zext_ln32_62 = zext i31 %add_ln32_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln32_62"/></StgValue>
</operation>

<operation id="4428" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
i_cycle62:8  %gmem_addr_191 = getelementptr i32* %gmem, i64 %zext_ln32_62

]]></Node>
<StgValue><ssdm name="gmem_addr_191"/></StgValue>
</operation>

<operation id="4429" st_id="1137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
i_cycle62:9  %p_wr_req258 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_191, i32 2048)

]]></Node>
<StgValue><ssdm name="p_wr_req258"/></StgValue>
</operation>

<operation id="4430" st_id="1137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="0" op_0_bw="0">
<![CDATA[
i_cycle62:10  br label %65

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1138" st_id="1138">

<operation id="4431" st_id="1138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %j_0_63 = phi i12 [ 0, %i_cycle62 ], [ %add_ln25_63, %j_cycle63 ]

]]></Node>
<StgValue><ssdm name="j_0_63"/></StgValue>
</operation>

<operation id="4432" st_id="1138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln25_63 = icmp eq i12 %j_0_63, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln25_63"/></StgValue>
</operation>

<operation id="4433" st_id="1138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_199 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind

]]></Node>
<StgValue><ssdm name="empty_199"/></StgValue>
</operation>

<operation id="4434" st_id="1138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %add_ln25_63 = add i12 %j_0_63, 1

]]></Node>
<StgValue><ssdm name="add_ln25_63"/></StgValue>
</operation>

<operation id="4435" st_id="1138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln25_63, label %i_cycle_end, label %j_cycle63

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="4436" st_id="1138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="23" op_0_bw="12">
<![CDATA[
j_cycle63:3  %zext_ln27_189 = zext i12 %j_0_63 to i23

]]></Node>
<StgValue><ssdm name="zext_ln27_189"/></StgValue>
</operation>

<operation id="4437" st_id="1138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
j_cycle63:4  %add_ln27_94 = add i23 %zext_ln25_31, %zext_ln27_189

]]></Node>
<StgValue><ssdm name="add_ln27_94"/></StgValue>
</operation>

<operation id="4438" st_id="1138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="31" op_0_bw="23">
<![CDATA[
j_cycle63:5  %zext_ln27_190 = zext i23 %add_ln27_94 to i31

]]></Node>
<StgValue><ssdm name="zext_ln27_190"/></StgValue>
</operation>

<operation id="4439" st_id="1138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle63:6  %add_ln27_95 = add i31 %zext_ln27_190, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln27_95"/></StgValue>
</operation>

<operation id="4440" st_id="1138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
j_cycle63:9  %add_ln28_63 = add i31 %zext_ln27_190, %p_cast196

]]></Node>
<StgValue><ssdm name="add_ln28_63"/></StgValue>
</operation>
</state>

<state id="1139" st_id="1139">

<operation id="4441" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="64" op_0_bw="31">
<![CDATA[
j_cycle63:7  %zext_ln27_191 = zext i31 %add_ln27_95 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_191"/></StgValue>
</operation>

<operation id="4442" st_id="1139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle63:8  %gmem_addr_189 = getelementptr i32* %gmem, i64 %zext_ln27_191

]]></Node>
<StgValue><ssdm name="gmem_addr_189"/></StgValue>
</operation>

<operation id="4443" st_id="1139" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle63:12  %gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>
</state>

<state id="1140" st_id="1140">

<operation id="4444" st_id="1140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="64" op_0_bw="31">
<![CDATA[
j_cycle63:10  %zext_ln28_63 = zext i31 %add_ln28_63 to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_63"/></StgValue>
</operation>

<operation id="4445" st_id="1140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
j_cycle63:11  %gmem_addr_190 = getelementptr i32* %gmem, i64 %zext_ln28_63

]]></Node>
<StgValue><ssdm name="gmem_addr_190"/></StgValue>
</operation>

<operation id="4446" st_id="1140" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle63:12  %gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4447" st_id="1140" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle63:14  %gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>
</state>

<state id="1141" st_id="1141">

<operation id="4448" st_id="1141" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle63:12  %gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4449" st_id="1141" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle63:14  %gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>
</state>

<state id="1142" st_id="1142">

<operation id="4450" st_id="1142" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle63:12  %gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4451" st_id="1142" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle63:14  %gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>
</state>

<state id="1143" st_id="1143">

<operation id="4452" st_id="1143" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle63:12  %gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4453" st_id="1143" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle63:14  %gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>
</state>

<state id="1144" st_id="1144">

<operation id="4454" st_id="1144" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle63:12  %gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4455" st_id="1144" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle63:14  %gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>
</state>

<state id="1145" st_id="1145">

<operation id="4456" st_id="1145" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1">
<![CDATA[
j_cycle63:12  %gmem_load_126_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_126_req"/></StgValue>
</operation>

<operation id="4457" st_id="1145" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle63:14  %gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>
</state>

<state id="1146" st_id="1146">

<operation id="4458" st_id="1146" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
j_cycle63:13  %gmem_addr_189_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_189)

]]></Node>
<StgValue><ssdm name="gmem_addr_189_read"/></StgValue>
</operation>

<operation id="4459" st_id="1146" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1">
<![CDATA[
j_cycle63:14  %gmem_load_127_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="gmem_load_127_req"/></StgValue>
</operation>
</state>

<state id="1147" st_id="1147">

<operation id="4460" st_id="1147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1" op_3_bw="32">
<![CDATA[
j_cycle63:15  %gmem_addr_190_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_190)

]]></Node>
<StgValue><ssdm name="gmem_addr_190_read"/></StgValue>
</operation>
</state>

<state id="1148" st_id="1148">

<operation id="4461" st_id="1148" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
j_cycle63:16  %mul_ln30_63 = mul nsw i32 %gmem_addr_190_read, %gmem_addr_189_read

]]></Node>
<StgValue><ssdm name="mul_ln30_63"/></StgValue>
</operation>
</state>

<state id="1149" st_id="1149">

<operation id="4462" st_id="1149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
j_cycle63:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln25"/></StgValue>
</operation>

<operation id="4463" st_id="1149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
j_cycle63:1  %tmp_126 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="4464" st_id="1149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
j_cycle63:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="4465" st_id="1149" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1" op_33_bw="1" op_34_bw="1" op_35_bw="1">
<![CDATA[
j_cycle63:17  call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_191, i32 %mul_ln30_63, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="4466" st_id="1149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
j_cycle63:18  %empty_200 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str8, i32 %tmp_126) nounwind

]]></Node>
<StgValue><ssdm name="empty_200"/></StgValue>
</operation>

<operation id="4467" st_id="1149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25_63" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="0" op_0_bw="0">
<![CDATA[
j_cycle63:19  br label %65

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="1150" st_id="1150">

<operation id="4468" st_id="1150" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)

]]></Node>
<StgValue><ssdm name="p_wr_resp259"/></StgValue>
</operation>

<operation id="4469" st_id="1150" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
i_cycle_end:2  %add_ln22 = add i12 %i_0_0, 64

]]></Node>
<StgValue><ssdm name="add_ln22"/></StgValue>
</operation>
</state>

<state id="1151" st_id="1151">

<operation id="4470" st_id="1151" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)

]]></Node>
<StgValue><ssdm name="p_wr_resp259"/></StgValue>
</operation>
</state>

<state id="1152" st_id="1152">

<operation id="4471" st_id="1152" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)

]]></Node>
<StgValue><ssdm name="p_wr_resp259"/></StgValue>
</operation>
</state>

<state id="1153" st_id="1153">

<operation id="4472" st_id="1153" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)

]]></Node>
<StgValue><ssdm name="p_wr_resp259"/></StgValue>
</operation>
</state>

<state id="1154" st_id="1154">

<operation id="4473" st_id="1154" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="1" op_18_bw="1" op_19_bw="1" op_20_bw="1" op_21_bw="1" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="1" op_27_bw="1" op_28_bw="1" op_29_bw="1" op_30_bw="1" op_31_bw="1" op_32_bw="1">
<![CDATA[
i_cycle_end:0  %p_wr_resp259 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_191)

]]></Node>
<StgValue><ssdm name="p_wr_resp259"/></StgValue>
</operation>

<operation id="4474" st_id="1154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i_cycle_end:1  %empty_198 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str7, i32 %tmp_124) nounwind

]]></Node>
<StgValue><ssdm name="empty_198"/></StgValue>
</operation>

<operation id="4475" st_id="1154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="0" op_0_bw="0">
<![CDATA[
i_cycle_end:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
