proc main(int32 a0_0, int32 a1_0, int32 a2_0, int32 a3_0, int32 a4_0, int32 a5_0, int32 a6_0, int32 a7_0, int32 a8_0, int32 a9_0) =
{ true && and [a0_0 <=s 73819750@32, a0_0 >=s (-73819750)@32, a1_0 <=s 36909875@32, a1_0 >=s (-36909875)@32, a2_0 <=s 73819750@32, a2_0 >=s (-73819750)@32, a3_0 <=s 36909875@32, a3_0 >=s (-36909875)@32, a4_0 <=s 73819750@32, a4_0 >=s (-73819750)@32, a5_0 <=s 36909875@32, a5_0 >=s (-36909875)@32, a6_0 <=s 73819750@32, a6_0 >=s (-73819750)@32, a7_0 <=s 36909875@32, a7_0 >=s (-36909875)@32, a8_0 <=s 73819750@32, a8_0 >=s (-73819750)@32, a9_0 <=s 36909875@32, a9_0 >=s (-36909875)@32] }
mulj h054_1 a0_0 121666@int32;
mulj h155_1 a1_0 121666@int32;
mulj h256_1 a2_0 121666@int32;
mulj h357_1 a3_0 121666@int32;
mulj h458_1 a4_0 121666@int32;
mulj h559_1 a5_0 121666@int32;
mulj h660_1 a6_0 121666@int32;
mulj h761_1 a7_0 121666@int32;
mulj h862_1 a8_0 121666@int32;
mulj h963_1 a9_0 121666@int32;
add v11_1 h963_1 16777216@int64;
split carry964_1 tmp_to_use_1 v11_1 25;
mul v12_1 carry964_1 19@int64;
add h065_1 v12_1 h054_1;
and v13_1@int64 v11_1 (-33554432)@int64;
assume v13_1 = carry964_1 * 33554432 && true;
sub h966_1 h963_1 v13_1;
add v14_1 h155_1 16777216@int64;
split carry167_1 tmp_to_use_2 v14_1 25;
add h268_1 h256_1 carry167_1;
and v15_1@int64 v14_1 (-33554432)@int64;
assume v15_1 = carry167_1 * 33554432 && true;
sub h169_1 h155_1 v15_1;
add v16_1 h357_1 16777216@int64;
split carry370_1 tmp_to_use_3 v16_1 25;
add h471_1 h458_1 carry370_1;
and v17_1@int64 v16_1 (-33554432)@int64;
assume v17_1 = carry370_1 * 33554432 && true;
sub h372_1 h357_1 v17_1;
add v18_1 h559_1 16777216@int64;
split carry573_1 tmp_to_use_4 v18_1 25;
add h674_1 h660_1 carry573_1;
and v19_1@int64 v18_1 (-33554432)@int64;
assume v19_1 = carry573_1 * 33554432 && true;
sub h575_1 h559_1 v19_1;
add v20_1 h761_1 16777216@int64;
split carry776_1 tmp_to_use_5 v20_1 25;
add h877_1 h862_1 carry776_1;
and v21_1@int64 v20_1 (-33554432)@int64;
assume v21_1 = carry776_1 * 33554432 && true;
sub h778_1 h761_1 v21_1;
add v22_1 h065_1 33554432@int64;
split carry079_1 tmp_to_use_6 v22_1 26;
add h180_1 h169_1 carry079_1;
and v23_1@int64 v22_1 (-67108864)@int64;
assume v23_1 = carry079_1 * 67108864 && true;
sub h081_1 h065_1 v23_1;
add v24_1 h268_1 33554432@int64;
split carry282_1 tmp_to_use_7 v24_1 26;
add h383_1 h372_1 carry282_1;
and v25_1@int64 v24_1 (-67108864)@int64;
assume v25_1 = carry282_1 * 67108864 && true;
sub h284_1 h268_1 v25_1;
add v26_1 h471_1 33554432@int64;
split carry485_1 tmp_to_use_8 v26_1 26;
add h586_1 h575_1 carry485_1;
and v27_1@int64 v26_1 (-67108864)@int64;
assume v27_1 = carry485_1 * 67108864 && true;
sub h487_1 h471_1 v27_1;
add v28_1 h674_1 33554432@int64;
split carry688_1 tmp_to_use_9 v28_1 26;
add h789_1 h778_1 carry688_1;
and v29_1@int64 v28_1 (-67108864)@int64;
assume v29_1 = carry688_1 * 67108864 && true;
sub h690_1 h674_1 v29_1;
add v30_1 h877_1 33554432@int64;
split carry891_1 tmp_to_use_10 v30_1 26;
add h992_1 h966_1 carry891_1;
and v31_1@int64 v30_1 (-67108864)@int64;
assume v31_1 = carry891_1 * 67108864 && true;
sub h893_1 h877_1 v31_1;
vpc v32_1@int32 h081_1;
vpc v33_1@int32 h180_1;
vpc v34_1@int32 h284_1;
vpc v35_1@int32 h383_1;
vpc v36_1@int32 h487_1;
vpc v37_1@int32 h586_1;
vpc v38_1@int32 h690_1;
vpc v39_1@int32 h789_1;
vpc v40_1@int32 h893_1;
vpc v41_1@int32 h992_1;
{ v32_1 + (v33_1 * 67108864) + (v34_1 * 2251799813685248) + (v35_1 * 151115727451828646838272) + (v36_1 * 5070602400912917605986812821504) + (v37_1 * 340282366920938463463374607431768211456) + (v38_1 * 11417981541647679048466287755595961091061972992) + (v39_1 * 766247770432944429179173513575154591809369561091801088) + (v40_1 * 25711008708143844408671393477458601640355247900524685364822016) + (v41_1 * 1725436586697640946858688965569256363112777243042596638790631055949824) = (a0_0 + (a1_0 * 67108864) + (a2_0 * 2251799813685248) + (a3_0 * 151115727451828646838272) + (a4_0 * 5070602400912917605986812821504) + (a5_0 * 340282366920938463463374607431768211456) + (a6_0 * 11417981541647679048466287755595961091061972992) + (a7_0 * 766247770432944429179173513575154591809369561091801088) + (a8_0 * 25711008708143844408671393477458601640355247900524685364822016) + (a9_0 * 1725436586697640946858688965569256363112777243042596638790631055949824)) * 121666 (mod 57896044618658097711785492504343953926634992332820282019728792003956564819968 - 19) && and [v13_1 = mul (carry964_1) (33554432@64), v15_1 = mul (carry167_1) (33554432@64), v17_1 = mul (carry370_1) (33554432@64), v19_1 = mul (carry573_1) (33554432@64), v21_1 = mul (carry776_1) (33554432@64), v23_1 = mul (carry079_1) (67108864@64), v25_1 = mul (carry282_1) (67108864@64), v27_1 = mul (carry485_1) (67108864@64), v29_1 = mul (carry688_1) (67108864@64), v31_1 = mul (carry891_1) (67108864@64), v32_1 <=s 36909875@32, v32_1 >=s (-36909875)@32, v33_1 <=s 18454937@32, v33_1 >=s (-18454937)@32, v34_1 <=s 36909875@32, v34_1 >=s (-36909875)@32, v35_1 <=s 18454937@32, v35_1 >=s (-18454937)@32, v36_1 <=s 36909875@32, v36_1 >=s (-36909875)@32, v37_1 <=s 18454937@32, v37_1 >=s (-18454937)@32, v38_1 <=s 36909875@32, v38_1 >=s (-36909875)@32, v39_1 <=s 18454937@32, v39_1 >=s (-18454937)@32, v40_1 <=s 36909875@32, v40_1 >=s (-36909875)@32, v41_1 <=s 18454937@32, v41_1 >=s (-18454937)@32] }