#---------------------------------------------------------
# Our first Optimization 'compile' is intended to      
# produce a design that will meet hold-time            
# under worst-case conditions:                         
#    - slowest process corner                        
#    - highest operating temperature and lowest Vcc  
#    - expected worst case clock skew                
#---------------------------------------------------------
#---------------------------------------------------------
# Set the current design to the top level instance name 
# to make sure that you are working on the right design
# at the time of constraint setting and compilation
#---------------------------------------------------------
##################################################
# Revision History: 01/27/2010, by Chanyoun Won
#                   01/19/2011, by Won Ha Choi
#                   01/21/2011, by Zhuo Yan
##################################################
current_design $modname
Current design is 'MyDesign'.
#---------------------------------------------------------
# Set the synthetic library variable to enable use of 
# desigware blocks
#---------------------------------------------------------
set synthetic_library [list dw_foundation.sldb]
#---------------------------------------------------------
# Specify the worst case (slowest) libraries and       
# slowest temperature/Vcc conditions                   
# This would involve setting up the slow library as the 
# target and setting the link library to the conctenation
# of the target and the synthetic library
#---------------------------------------------------------
set target_library NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db
set link_library   [concat  $target_library $synthetic_library]
#---------------------------------------------------------
# Specify a 5000ps clock period with 50% duty cycle     
# and a skew of 50ps                                 
#---------------------------------------------------------
#set CLK_PER  5
set CLK_SKEW 0.05
create_clock -name $clkname -period $CLK_PER -waveform "0 [expr $CLK_PER / 2]" $clkname
set_clock_uncertainty $CLK_SKEW $clkname
#---------------------------------------------------------
# Now set up the 'CONSTRAINTS' on the design:          
# 1.  How much of the clock period is lost in the      
#     modules connected to it                          
# 2.  What type of cells are driving the inputs        
# 3.  What type of cells and how many (fanout) must it 
#     be able to drive                                 
#---------------------------------------------------------
# Following parameters have been modified based on Nangate 45nm library (slow conditional):
# DFF_CKQ, IP_DELAY, DFF_SETUP, OP_DELAY, WIRE_LOAD_EST
# These values are based on simulation. Credited to: Christopher Mineo
#---------------------------------------------------------
# ASSUME being driven by a slowest D-flip-flop         
# The DFF cell has a clock-Q delay of 638 ps          
# EX: 50um M3 has R of 178.57 Ohms and C of 12.5585fF. 0.69RC = 1.55ps, and wire load
# of 50um M3 is 13fF. Therefore, roughly 20ps wire delay is assumed.                
# NOTE: THESE ARE INITIAL ASSUMPTIONS ONLY             
#---------------------------------------------------------
#
set DFF_CKQ 0.638
set IP_DELAY [expr 0.02 + $DFF_CKQ]
set_input_delay $IP_DELAY -clock $clkname [remove_from_collection [all_inputs] $clkname]
#---------------------------------------------------------
# ASSUME this module is driving a D-flip-flip          
# The DFF cell has a set-up time of 546 ps             
# Same wire delay as mentioned above           
# NOTE: THESE ARE INITIAL ASSUMPTIONS ONLY             
#---------------------------------------------------------
set DFF_SETUP 0.546
set OP_DELAY [expr 0.02 + $DFF_SETUP]
set_output_delay $OP_DELAY -clock $clkname [all_outputs]
#---------------------------------------------------------  
# ASSUME being driven by a D-flip-flop                 
#---------------------------------------------------------
set DR_CELL_NAME DFFR_X1
set DR_CELL_PIN  Q
set_driving_cell -lib_cell "$DR_CELL_NAME" -pin "$DR_CELL_PIN" [remove_from_collection [all_inputs] $clkname]
Warning: Design rule attributes from the driving cell will be set on the port 'reset_n'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'dut_valid'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[127]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[126]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[125]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[124]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[123]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[122]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[121]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[120]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[119]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[118]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[117]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[116]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[115]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[114]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[113]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[112]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[111]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[110]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[109]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[108]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[107]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[106]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[105]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[104]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[103]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[102]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[101]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[100]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[99]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[98]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[97]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[96]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[95]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[94]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[93]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[92]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[91]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[90]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[89]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[88]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[87]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[86]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[85]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[84]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[83]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[82]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[81]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[80]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[79]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[78]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[77]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[76]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[75]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[74]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[73]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[72]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[71]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[70]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[69]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[68]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[67]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[66]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[65]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[64]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[63]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[62]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[61]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[60]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[59]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[58]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[57]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[56]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[55]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[54]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[53]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[52]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[51]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[50]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[49]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[48]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[47]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[46]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[45]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[44]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[43]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[42]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[41]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[40]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[39]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[38]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[37]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[36]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[35]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[34]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[33]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[32]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_input_sram_read_data[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[127]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[126]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[125]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[124]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[123]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[122]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[121]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[120]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[119]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[118]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[117]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[116]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[115]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[114]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[113]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[112]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[111]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[110]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[109]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[108]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[107]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[106]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[105]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[104]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[103]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[102]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[101]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[100]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[99]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[98]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[97]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[96]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[95]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[94]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[93]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[92]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[91]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[90]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[89]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[88]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[87]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[86]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[85]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[84]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[83]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[82]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[81]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[80]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[79]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[78]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[77]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[76]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[75]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[74]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[73]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[72]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[71]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[70]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[69]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[68]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[67]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[66]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[65]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[64]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[63]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[62]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[61]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[60]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[59]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[58]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[57]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[56]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[55]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[54]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[53]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[52]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[51]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[50]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[49]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[48]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[47]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[46]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[45]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[44]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[43]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[42]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[41]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[40]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[39]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[38]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[37]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[36]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[35]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[34]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[33]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[32]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_state_output_sram_read_data[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[127]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[126]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[125]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[124]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[123]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[122]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[121]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[120]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[119]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[118]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[117]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[116]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[115]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[114]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[113]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[112]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[111]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[110]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[109]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[108]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[107]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[106]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[105]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[104]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[103]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[102]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[101]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[100]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[99]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[98]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[97]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[96]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[95]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[94]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[93]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[92]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[91]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[90]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[89]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[88]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[87]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[86]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[85]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[84]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[83]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[82]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[81]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[80]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[79]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[78]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[77]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[76]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[75]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[74]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[73]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[72]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[71]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[70]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[69]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[68]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[67]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[66]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[65]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[64]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[63]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[62]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[61]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[60]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[59]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[58]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[57]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[56]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[55]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[54]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[53]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[52]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[51]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[50]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[49]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[48]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[47]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[46]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[45]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[44]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[43]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[42]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[41]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[40]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[39]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[38]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[37]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[36]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[35]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[34]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[33]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[32]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'scratchpad_sram_read_data[0]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[127]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[126]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[125]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[124]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[123]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[122]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[121]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[120]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[119]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[118]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[117]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[116]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[115]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[114]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[113]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[112]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[111]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[110]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[109]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[108]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[107]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[106]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[105]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[104]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[103]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[102]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[101]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[100]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[99]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[98]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[97]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[96]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[95]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[94]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[93]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[92]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[91]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[90]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[89]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[88]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[87]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[86]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[85]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[84]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[83]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[82]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[81]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[80]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[79]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[78]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[77]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[76]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[75]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[74]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[73]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[72]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[71]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[70]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[69]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[68]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[67]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[66]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[65]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[64]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[63]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[62]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[61]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[60]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[59]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[58]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[57]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[56]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[55]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[54]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[53]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[52]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[51]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[50]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[49]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[48]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[47]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[46]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[45]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[44]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[43]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[42]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[41]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[40]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[39]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[38]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[37]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[36]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[35]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[34]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[33]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[32]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[31]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[30]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[29]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[28]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[27]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[26]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[25]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[24]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[23]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[22]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[21]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[20]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[19]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[18]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[17]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[16]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[15]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[14]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[13]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[12]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[11]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[10]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[9]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[8]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[7]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[6]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[5]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[4]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[3]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[2]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[1]'. (UID-401)
Warning: Design rule attributes from the driving cell will be set on the port 'q_gates_sram_read_data[0]'. (UID-401)
#---------------------------------------------------------
# ASSUME the worst case output load is                 
# 4 D-flip-flop (D-inputs) and                         
# 0.013 units of wiring capacitance                     
#---------------------------------------------------------
set PORT_LOAD_CELL  NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm/DFFR_X1/D
set WIRE_LOAD_EST   0.013
set FANOUT          4
set PORT_LOAD [expr $WIRE_LOAD_EST + $FANOUT * [load_of $PORT_LOAD_CELL]]
set_load $PORT_LOAD [all_outputs]
#---------------------------------------------------------
# Now set the GOALS for the compile                    
# In most cases you want minimum area, so set the      
# goal for maximum area to be 0                        
#---------------------------------------------------------
set_max_area 0
#---------------------------------------------------------
# This command prevents feedthroughs from input to output and avoids assign statements                 
#--------------------------------------------------------- 
set_fix_multiple_port_nets -all -buffer_constants [get_designs]
#------------------------------------------------------
# For logic reduction, I want to make one flat design    
#                                                      
#------------------------------------------------------
ungroup -flatten -all
Information: Updating graph... (UID-83)
Warning: Design 'MyDesign' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
#---------------------------------------------------------
# check the design before optimization  
#---------------------------------------------------------
#---------------------------------------------------------
# check_design checks for consistency of design and issues
# warnings and errors. An error would imply the design is 
# not compilable. See > man check_design for more information.
#---------------------------------------------------------
check_design
 
****************************************
check_design summary:
Version:     T-2022.03-SP4
Date:        Fri Dec  8 15:41:05 2023
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                    803
    Unconnected ports (LINT-28)                                   160
    Shorted outputs (LINT-31)                                     321
    Constant outputs (LINT-52)                                    322

Cells                                                              22
    Cells do not drive (LINT-1)                                    22

Nets                                                               64
    Unloaded nets (LINT-2)                                         64
--------------------------------------------------------------------------------

Warning: In design 'MyDesign', cell 'B_76' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_77' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_78' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_79' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_80' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_81' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_82' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_83' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_84' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_85' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_86' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_87' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'C3249' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'C3270' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'C3277' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_91' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_92' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_93' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_94' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_95' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'C3318' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', cell 'B_97' does not drive any nets. (LINT-1)
Warning: In design 'MyDesign', net 'status_inst8[0]' driven by pin 'FP_Adder_AccumImg/U1/status_0' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst8[1]' driven by pin 'FP_Adder_AccumImg/U1/status_1' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst8[2]' driven by pin 'FP_Adder_AccumImg/U1/status_2' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst8[3]' driven by pin 'FP_Adder_AccumImg/U1/status_3' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst8[4]' driven by pin 'FP_Adder_AccumImg/U1/status_4' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst8[5]' driven by pin 'FP_Adder_AccumImg/U1/status_5' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst8[6]' driven by pin 'FP_Adder_AccumImg/U1/status_6' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst8[7]' driven by pin 'FP_Adder_AccumImg/U1/status_7' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst7[0]' driven by pin 'FP_Adder_AccumReal/U1/status_0' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst7[1]' driven by pin 'FP_Adder_AccumReal/U1/status_1' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst7[2]' driven by pin 'FP_Adder_AccumReal/U1/status_2' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst7[3]' driven by pin 'FP_Adder_AccumReal/U1/status_3' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst7[4]' driven by pin 'FP_Adder_AccumReal/U1/status_4' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst7[5]' driven by pin 'FP_Adder_AccumReal/U1/status_5' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst7[6]' driven by pin 'FP_Adder_AccumReal/U1/status_6' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst7[7]' driven by pin 'FP_Adder_AccumReal/U1/status_7' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst6[0]' driven by pin 'FP_Adder1/U1/status_0' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst6[1]' driven by pin 'FP_Adder1/U1/status_1' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst6[2]' driven by pin 'FP_Adder1/U1/status_2' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst6[3]' driven by pin 'FP_Adder1/U1/status_3' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst6[4]' driven by pin 'FP_Adder1/U1/status_4' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst6[5]' driven by pin 'FP_Adder1/U1/status_5' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst6[6]' driven by pin 'FP_Adder1/U1/status_6' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst6[7]' driven by pin 'FP_Adder1/U1/status_7' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst5[0]' driven by pin 'FP_Multiplier4/U1/status_0' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst5[1]' driven by pin 'FP_Multiplier4/U1/status_1' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst5[2]' driven by pin 'FP_Multiplier4/U1/status_2' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst5[3]' driven by pin 'FP_Multiplier4/U1/status_3' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst5[4]' driven by pin 'FP_Multiplier4/U1/status_4' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst5[5]' driven by pin 'FP_Multiplier4/U1/status_5' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst5[6]' driven by pin 'FP_Multiplier4/U1/status_6' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst5[7]' driven by pin 'FP_Multiplier4/U1/status_7' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst4[0]' driven by pin 'FP_Multiplier3/U1/status_0' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst4[1]' driven by pin 'FP_Multiplier3/U1/status_1' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst4[2]' driven by pin 'FP_Multiplier3/U1/status_2' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst4[3]' driven by pin 'FP_Multiplier3/U1/status_3' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst4[4]' driven by pin 'FP_Multiplier3/U1/status_4' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst4[5]' driven by pin 'FP_Multiplier3/U1/status_5' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst4[6]' driven by pin 'FP_Multiplier3/U1/status_6' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst4[7]' driven by pin 'FP_Multiplier3/U1/status_7' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst3[0]' driven by pin 'FP_Multiplier2/U1/status_0' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst3[1]' driven by pin 'FP_Multiplier2/U1/status_1' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst3[2]' driven by pin 'FP_Multiplier2/U1/status_2' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst3[3]' driven by pin 'FP_Multiplier2/U1/status_3' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst3[4]' driven by pin 'FP_Multiplier2/U1/status_4' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst3[5]' driven by pin 'FP_Multiplier2/U1/status_5' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst3[6]' driven by pin 'FP_Multiplier2/U1/status_6' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst3[7]' driven by pin 'FP_Multiplier2/U1/status_7' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst2[0]' driven by pin 'FP_Multiplier1/U1/status_0' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst2[1]' driven by pin 'FP_Multiplier1/U1/status_1' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst2[2]' driven by pin 'FP_Multiplier1/U1/status_2' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst2[3]' driven by pin 'FP_Multiplier1/U1/status_3' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst2[4]' driven by pin 'FP_Multiplier1/U1/status_4' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst2[5]' driven by pin 'FP_Multiplier1/U1/status_5' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst2[6]' driven by pin 'FP_Multiplier1/U1/status_6' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst2[7]' driven by pin 'FP_Multiplier1/U1/status_7' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst1[0]' driven by pin 'FP_MAC1/U1/status_0' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst1[1]' driven by pin 'FP_MAC1/U1/status_1' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst1[2]' driven by pin 'FP_MAC1/U1/status_2' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst1[3]' driven by pin 'FP_MAC1/U1/status_3' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst1[4]' driven by pin 'FP_MAC1/U1/status_4' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst1[5]' driven by pin 'FP_MAC1/U1/status_5' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst1[6]' driven by pin 'FP_MAC1/U1/status_6' has no loads. (LINT-2)
Warning: In design 'MyDesign', net 'status_inst1[7]' driven by pin 'FP_MAC1/U1/status_7' has no loads. (LINT-2)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[31]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[30]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[29]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[28]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[27]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[26]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[25]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[24]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[23]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[22]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[21]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[20]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[19]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[18]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[17]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[16]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[15]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[14]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[13]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[12]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[11]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[10]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[9]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[8]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[7]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[6]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[5]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[4]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[3]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[2]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[1]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_address[0]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[127]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[126]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[125]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[124]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[123]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[122]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[121]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[120]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[119]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[118]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[117]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[116]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[115]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[114]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[113]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[112]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[111]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[110]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[109]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[108]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[107]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[106]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[105]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[104]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[103]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[102]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[101]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[100]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[99]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[98]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[97]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[96]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[95]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[94]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[93]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[92]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[91]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[90]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[89]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[88]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[87]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[86]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[85]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[84]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[83]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[82]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[81]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[80]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[79]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[78]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[77]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[76]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[75]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[74]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[73]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[72]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[71]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[70]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[69]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[68]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[67]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[66]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[65]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[64]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[63]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[62]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[61]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[60]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[59]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[58]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[57]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[56]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[55]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[54]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[53]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[52]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[51]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[50]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[49]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[48]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[47]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[46]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[45]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[44]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[43]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[42]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[41]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[40]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[39]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[38]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[37]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[36]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[35]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[34]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[33]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[32]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[31]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[30]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[29]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[28]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[27]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[26]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[25]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[24]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[23]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[22]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[21]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[20]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[19]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[18]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[17]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[16]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[15]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[14]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[13]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[12]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[11]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[10]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[9]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[8]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[7]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[6]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[5]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[4]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[3]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[2]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[1]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', port 'q_state_output_sram_read_data[0]' is not connected to any nets. (LINT-28)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[0]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[1]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[2]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[3]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[4]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[5]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[6]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[7]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[8]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[9]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[10]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[11]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[12]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[13]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[14]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[15]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[16]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[17]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[18]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[19]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[20]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[21]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[22]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[23]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[24]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[25]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[26]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[27]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[28]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[29]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[30]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[31]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[32]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[33]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[34]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[35]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[36]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[37]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[38]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[39]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[40]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[41]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[42]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[43]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[44]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[45]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[46]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[47]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[48]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[49]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[50]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[51]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[52]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[53]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[54]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[55]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[56]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[57]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[58]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[59]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[60]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[61]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[62]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[63]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[64]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[65]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[66]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[67]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[68]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[69]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[70]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[71]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[72]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[73]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[74]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[75]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[76]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[77]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[78]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[79]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[80]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[81]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[82]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[83]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[84]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[85]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[86]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[87]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[88]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[89]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[90]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[91]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[92]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[93]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[94]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[95]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[96]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[97]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[98]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[99]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[100]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[101]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[102]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[103]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[104]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[105]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[106]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[107]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[108]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[109]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[110]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[111]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[112]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[113]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[114]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[115]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[116]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[117]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[118]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[119]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[120]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[121]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[122]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[123]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[124]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[125]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[126]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_data[127]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[0]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[1]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[2]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[3]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[4]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[5]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[6]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[7]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[8]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[9]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[10]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[11]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[12]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[13]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[14]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[15]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[16]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[17]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[18]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[19]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[20]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[21]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[22]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[23]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[24]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[25]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[26]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[27]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[28]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[29]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[30]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_address[31]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_gates_sram_write_enable'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[0]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[1]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[2]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[3]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[4]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[5]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[6]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[7]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[8]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[9]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[10]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[11]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[12]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[13]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[14]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[15]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[16]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[17]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[18]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[19]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[20]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[21]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[22]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[23]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[24]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[25]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[26]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[27]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[28]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[29]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[30]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[31]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[32]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[33]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[34]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[35]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[36]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[37]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[38]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[39]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[40]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[41]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[42]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[43]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[44]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[45]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[46]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[47]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[48]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[49]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[50]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[51]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[52]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[53]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[54]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[55]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[56]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[57]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[58]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[59]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[60]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[61]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[62]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[63]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[64]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[65]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[66]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[67]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[68]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[69]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[70]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[71]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[72]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[73]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[74]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[75]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[76]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[77]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[78]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[79]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[80]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[81]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[82]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[83]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[84]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[85]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[86]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[87]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[88]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[89]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[90]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[91]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[92]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[93]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[94]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[95]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[96]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[97]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[98]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[99]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[100]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[101]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[102]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[103]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[104]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[105]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[106]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[107]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[108]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[109]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[110]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[111]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[112]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[113]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[114]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[115]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[116]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[117]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[118]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[119]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[120]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[121]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[122]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[123]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[124]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[125]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[126]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_data[127]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[0]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[1]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[2]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[3]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[4]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[5]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[6]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[7]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[8]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[9]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[10]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[11]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[12]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[13]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[14]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[15]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[16]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[17]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[18]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[19]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[20]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[21]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[22]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[23]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[24]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[25]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[26]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[27]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[28]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[29]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[30]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to output port 'q_state_input_sram_write_address[31]'. (LINT-31)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_enable' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_address[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[127]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[126]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[125]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[124]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[123]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[122]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[121]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[120]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[119]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[118]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[117]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[116]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[115]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[114]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[113]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[112]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[111]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[110]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[109]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[108]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[107]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[106]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[105]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[104]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[103]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[102]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[101]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[100]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[99]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[98]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[97]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[96]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[95]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[94]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[93]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[92]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[91]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[90]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[89]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[88]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[87]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[86]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[85]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[84]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[83]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[82]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[81]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[80]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[79]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[78]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[77]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[76]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[75]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[74]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[73]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[72]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[71]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[70]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[69]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[68]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[67]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[66]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[65]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[64]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_state_input_sram_write_data[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_enable' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_address[0]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[127]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[126]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[125]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[124]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[123]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[122]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[121]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[120]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[119]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[118]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[117]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[116]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[115]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[114]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[113]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[112]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[111]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[110]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[109]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[108]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[107]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[106]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[105]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[104]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[103]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[102]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[101]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[100]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[99]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[98]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[97]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[96]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[95]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[94]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[93]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[92]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[91]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[90]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[89]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[88]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[87]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[86]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[85]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[84]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[83]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[82]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[81]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[80]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[79]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[78]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[77]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[76]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[75]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[74]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[73]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[72]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[71]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[70]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[69]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[68]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[67]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[66]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[65]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[64]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[63]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[62]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[61]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[60]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[59]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[58]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[57]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[56]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[55]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[54]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[53]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[52]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[51]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[50]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[49]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[48]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[47]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[46]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[45]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[44]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[43]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[42]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[41]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[40]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[39]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[38]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[37]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[36]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[35]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[34]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[33]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[32]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[31]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[30]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[29]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[28]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[27]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[26]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[25]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[24]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[23]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[22]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[21]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[20]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[19]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[18]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[17]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[16]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[15]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[14]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[13]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[12]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[11]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[10]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[9]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[8]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[7]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[6]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[5]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[4]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[3]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[2]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[1]' is connected directly to 'logic 0'. (LINT-52)
Warning: In design 'MyDesign', output port 'q_gates_sram_write_data[0]' is connected directly to 'logic 0'. (LINT-52)
#---------------------------------------------------------
# link performs check for presence of the design components 
# instantiated within the design. It makes sure that all the 
# components (either library unit or other designs within the
# heirarchy) are present in the search path and connects all 
# of the disparate components logically to the present design
#---------------------------------------------------------
link 

  Linking design 'MyDesign'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm (library)
                              /mnt/coe/workspace/ece/ece720-common/tech/nangate/NangateOpenCellLibrary_PDKv1_2_v2008_10/liberty/520/NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm.db
  dw_foundation.sldb (library)
                              /mnt/apps/public/COE/synopsys_apps/syn/T-2022.03-SP4/libraries/syn/dw_foundation.sldb

1
