Starting process: module

Starting process: 

SCUBA, Version Diamond Version 3.4.0.80
Fri Mar 03 10:40:43 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.4\ispfpga\bin\nt\scuba.exe -w -n squares -lang verilog -synth lse -bus_exp 7 -bb -arch xo3c00a -dram -type romblk -addr_width 7 -num_words 128 -data_width 15 -outdata REGISTERED -memfile c:/users/sec29/desktop/i2s_iot/squares.mem -memformat hex 
    Circuit name     : squares
    Module type      : rom
    Module Version   : 2.7
    Address width    : 7
    Data width       : 15
    Ports            : 
	Inputs       : Address[6:0], OutClock, OutClockEn, Reset
	Outputs      : Q[14:0]
    I/O buffer       : not inserted
    Memory file      : c:/users/sec29/desktop/i2s_iot/squares.mem
    EDIF output      : squares.edn
    Verilog output   : squares.v
    Verilog template : squares_tmpl.v
    Verilog testbench: tb_squares_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : squares.srp
    Estimated Resource Usage:
            LUT : 60
            Reg : 15

END   SCUBA Module Synthesis

File: squares.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


