{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/221 re (Done on website already).pdf"}, "page_content": "tate rectification of the input power signal to generate the\n\n25\n\nrectified power signal, and wherein the first power switch is\n\nthe first high-side power switch and the second power switch\n\nis the first low-side power switch, and, with respect to the first\n\npower switch, the first switch state is the off state.\n\n30\n\nk\n\nk\n\nk\n\nk\n\nk\n\nUS 8,913,409 B2\n\n35\n\n36\n\npower switch from an on state to an off state at or substantially near a zero-voltage-crossing point at a half-cycle of the input power signal.\n\n19. The synchronous rectifier device of claim 18, wherein the subset of power switches is further configured to comprise a first high-side power switch, at least one other high-side power switch, a first low-side power switch, and at least one other low-side power switch that are arranged and associated with each other to form and operate as a diode bridge to facilitate rectification of the input voltage signal to generate the rectified voltage signal, and wherein the first power switch is the first high-side power switch and the second power switch is the first low-side power switch.", "type": "Document"}}