// Seed: 2757161012
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  localparam id_3 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd35
) (
    output logic id_0,
    output supply1 id_1,
    input wire _id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri id_5,
    input wand id_6,
    input tri1 id_7,
    input wire id_8
);
  logic [7:0][-1 : id_2] id_10, id_11;
  logic id_12 = 1;
  assign id_10[1] = id_11;
  always if (!1'h0) id_0 <= 1;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign id_11[id_2] = id_11;
endmodule
