{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677636445151 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677636445151 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 28 17:07:25 2023 " "Processing started: Tue Feb 28 17:07:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677636445151 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636445151 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636445151 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677636445526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677636445526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/documents/github/ee443/lab 0/lab0_dcd3x8/dcd3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/documents/github/ee443/lab 0/lab0_dcd3x8/dcd3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-DCD3x8_BEHAVIORAL " "Found design unit 1: DCD3x8-DCD3x8_BEHAVIORAL" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453664 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Found entity 1: DCD3x8" {  } { { "../Lab 0/Lab0_DCD3x8/DCD3x8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_DCD3x8/DCD3x8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636453664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/documents/github/ee443/lab 0/lab0_reg8/reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/documents/github/ee443/lab 0/lab0_reg8/reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-REG16_BEHAVIORAL " "Found design unit 1: REG16-REG16_BEHAVIORAL" {  } { { "../Lab 0/Lab0_REG8/REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_REG8/REG16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453664 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "../Lab 0/Lab0_REG8/REG16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_REG8/REG16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636453664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/documents/github/ee443/lab 0/lab0_reg8/reg8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/documents/github/ee443/lab 0/lab0_reg8/reg8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-REG8_BEHAVIORAL " "Found design unit 1: REG8-REG8_BEHAVIORAL" {  } { { "../Lab 0/Lab0_REG8/REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_REG8/REG8.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453664 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "../Lab 0/Lab0_REG8/REG8.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 0/Lab0_REG8/REG8.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636453664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4x4-MUX4x4_BEHAVIORAL " "Found design unit 1: MUX4x4-MUX4x4_BEHAVIORAL" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453680 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4x4 " "Found entity 1: MUX4x4" {  } { { "Mux4x4.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/Mux4x4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636453680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8x16-MUX8x16_BEHAVIORAL " "Found design unit 1: MUX8x16-MUX8x16_BEHAVIORAL" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/MUX8x16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453680 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8x16 " "Found entity 1: MUX8x16" {  } { { "MUX8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/MUX8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636453680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8x16-REG8x16_BEHAVIORAL " "Found design unit 1: REG8x16-REG8x16_BEHAVIORAL" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453680 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8x16 " "Found entity 1: REG8x16" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677636453680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636453680 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REG8x16 " "Elaborating entity \"REG8x16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "8 16 REG8x16.vhd(66) " "VHDL expression error at REG8x16.vhd(66): expression has 8 elements, but must have 16 elements" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I1 REG8x16.vhd(66) " "VHDL error at REG8x16.vhd(66): formal port or parameter \"I1\" must have actual or default value" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I2 REG8x16.vhd(66) " "VHDL error at REG8x16.vhd(66): formal port or parameter \"I2\" must have actual or default value" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I3 REG8x16.vhd(66) " "VHDL error at REG8x16.vhd(66): formal port or parameter \"I3\" must have actual or default value" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I4 REG8x16.vhd(66) " "VHDL error at REG8x16.vhd(66): formal port or parameter \"I4\" must have actual or default value" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I5 REG8x16.vhd(66) " "VHDL error at REG8x16.vhd(66): formal port or parameter \"I5\" must have actual or default value" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I6 REG8x16.vhd(66) " "VHDL error at REG8x16.vhd(66): formal port or parameter \"I6\" must have actual or default value" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I7 REG8x16.vhd(66) " "VHDL error at REG8x16.vhd(66): formal port or parameter \"I7\" must have actual or default value" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "I8 REG8x16.vhd(66) " "VHDL error at REG8x16.vhd(66): formal port or parameter \"I8\" must have actual or default value" {  } { { "REG8x16.vhd" "" { Text "D:/Users/lmjacklin/Documents/GitHub/EE443/Lab 4/REG8x16.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677636453711 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677636453789 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 28 17:07:33 2023 " "Processing ended: Tue Feb 28 17:07:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677636453789 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677636453789 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677636453789 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636453789 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677636454383 ""}
