INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/full_adder_structural/full_adder_structural.srcs/sources_1/imports/Anidipta_002/or_gate/or_gate.srcs/sources_1/new/OR_GATE.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity OR_GATE
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/full_adder_structural/full_adder_structural.srcs/sources_1/imports/Anidipta_002/half_adder/half_adder.srcs/sources_1/new/HAKF_ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HALF_ADDER
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/full_adder_structural/full_adder_structural.srcs/sources_1/new/FULL_ADDER_STR.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULL_ADDER_STR
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Anidipta_002/full_adder_structural/full_adder_structural.srcs/sim_1/new/FULL_ADDER.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FULL_ADDER
