// Seed: 3455110164
module module_0 ();
  wire id_1;
  module_2 modCall_1 ();
endmodule
module module_1;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1, id_2;
  module_3 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  wire id_7;
  ;
  wire id_8;
endmodule
module module_4 #(
    parameter id_16 = 32'd38,
    parameter id_4  = 32'd51,
    parameter id_7  = 32'd76,
    parameter id_8  = 32'd83
) (
    output wor id_0,
    input wand id_1,
    output tri id_2,
    output tri1 id_3,
    output supply1 _id_4,
    input supply1 id_5,
    output uwire id_6[1 : id_7],
    output wand _id_7,
    output tri0 _id_8,
    input uwire id_9,
    input wire id_10,
    input tri0 id_11,
    input wand id_12,
    input tri1 id_13[id_16  <<  id_4 : -1  +  id_8],
    output tri0 id_14,
    output wire id_15,
    output tri0 _id_16
);
  parameter id_18 = "" != 1;
  module_3 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
