// Seed: 2353717614
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    output id_2,
    inout id_3,
    input logic id_4,
    output id_5,
    input reg id_6,
    input id_7,
    output id_8,
    output id_9,
    input id_10,
    input id_11,
    input id_12,
    output logic id_13,
    input logic id_14,
    output logic id_15,
    input id_16,
    input id_17,
    input logic id_18,
    input logic id_19,
    output logic id_20
);
  always @(posedge id_12 or posedge id_1)
    if (1 < id_0) begin
      id_3[1] <= id_6;
    end
endmodule
