Classic Timing Analyzer report for CPU
Thu Jun 30 12:14:15 2022
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                     ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.452 ns                         ; DATA[3]                                                                                                  ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] ; --         ; G3       ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 31.824 ns                        ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; HEX0[3]                                                                                                         ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 12.301 ns                        ; None[0]                                                                                                  ; B[0]                                                                                                            ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.215 ns                         ; RST                                                                                                      ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]                 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 80.96 MHz ( period = 12.352 ns ) ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]   ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15]                                            ; clk        ; clk      ; 13           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                          ;                                                                                                                 ;            ;          ; 13           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C50F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; G1              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; G3              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; G0              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; G2              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 80.96 MHz ( period = 12.352 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 4.973 ns                ;
; N/A                                     ; 81.39 MHz ( period = 12.286 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 4.940 ns                ;
; N/A                                     ; 81.94 MHz ( period = 12.204 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 4.899 ns                ;
; N/A                                     ; 81.95 MHz ( period = 12.202 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 4.898 ns                ;
; N/A                                     ; 83.42 MHz ( period = 11.988 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 4.812 ns                ;
; N/A                                     ; 83.43 MHz ( period = 11.986 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 4.582 ns                ;
; N/A                                     ; 83.88 MHz ( period = 11.922 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 4.779 ns                ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 4.549 ns                ;
; N/A                                     ; 84.46 MHz ( period = 11.840 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 4.738 ns                ;
; N/A                                     ; 84.47 MHz ( period = 11.838 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 4.737 ns                ;
; N/A                                     ; 84.47 MHz ( period = 11.838 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 4.508 ns                ;
; N/A                                     ; 84.49 MHz ( period = 11.836 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 4.507 ns                ;
; N/A                                     ; 84.56 MHz ( period = 11.826 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 85.44 MHz ( period = 11.704 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 4.636 ns                ;
; N/A                                     ; 85.93 MHz ( period = 11.638 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 4.603 ns                ;
; N/A                                     ; 86.24 MHz ( period = 11.596 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 4.595 ns                ;
; N/A                                     ; 86.54 MHz ( period = 11.556 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 4.562 ns                ;
; N/A                                     ; 86.55 MHz ( period = 11.554 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 4.561 ns                ;
; N/A                                     ; 86.81 MHz ( period = 11.520 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 4.571 ns                ;
; N/A                                     ; 87.18 MHz ( period = 11.470 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; clk        ; clk      ; None                        ; None                      ; 4.512 ns                ;
; N/A                                     ; 87.31 MHz ( period = 11.454 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 4.538 ns                ;
; N/A                                     ; 87.63 MHz ( period = 11.412 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 4.519 ns                ;
; N/A                                     ; 88.14 MHz ( period = 11.346 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 4.486 ns                ;
; N/A                                     ; 88.15 MHz ( period = 11.344 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 4.490 ns                ;
; N/A                                     ; 88.75 MHz ( period = 11.268 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 4.419 ns                ;
; N/A                                     ; 88.78 MHz ( period = 11.264 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 4.445 ns                ;
; N/A                                     ; 89.03 MHz ( period = 11.232 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 4.434 ns                ;
; N/A                                     ; 90.30 MHz ( period = 11.074 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 4.334 ns                ;
; N/A                                     ; 90.93 MHz ( period = 10.998 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 4.296 ns                ;
; N/A                                     ; 93.11 MHz ( period = 10.740 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 4.181 ns                ;
; N/A                                     ; 94.00 MHz ( period = 10.638 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[3]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 4.132 ns                ;
; N/A                                     ; 94.04 MHz ( period = 10.634 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 4.135 ns                ;
; N/A                                     ; 96.62 MHz ( period = 10.350 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 3.959 ns                ;
; N/A                                     ; 96.92 MHz ( period = 10.318 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 3.943 ns                ;
; N/A                                     ; 99.52 MHz ( period = 10.048 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 3.842 ns                ;
; N/A                                     ; 99.98 MHz ( period = 10.002 ns )                    ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]                           ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 3.590 ns                ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 7.796 ns                ;
; N/A                                     ; 114.64 MHz ( period = 8.723 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 7.684 ns                ;
; N/A                                     ; 117.05 MHz ( period = 8.543 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 7.635 ns                ;
; N/A                                     ; 117.08 MHz ( period = 8.541 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 7.523 ns                ;
; N/A                                     ; 118.47 MHz ( period = 8.441 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 7.194 ns                ;
; N/A                                     ; 119.03 MHz ( period = 8.401 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 7.459 ns                ;
; N/A                                     ; 119.06 MHz ( period = 8.399 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 7.347 ns                ;
; N/A                                     ; 121.55 MHz ( period = 8.227 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 7.090 ns                ;
; N/A                                     ; 124.07 MHz ( period = 8.060 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 7.009 ns                ;
; N/A                                     ; 124.78 MHz ( period = 8.014 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 6.991 ns                ;
; N/A                                     ; 126.87 MHz ( period = 7.882 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; clk        ; clk      ; None                        ; None                      ; 6.823 ns                ;
; N/A                                     ; 127.00 MHz ( period = 7.874 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 6.849 ns                ;
; N/A                                     ; 128.98 MHz ( period = 7.753 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 6.812 ns                ;
; N/A                                     ; 129.75 MHz ( period = 7.707 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 6.794 ns                ;
; N/A                                     ; 132.01 MHz ( period = 7.575 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; clk        ; clk      ; None                        ; None                      ; 6.626 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 6.652 ns                ;
; N/A                                     ; 141.12 MHz ( period = 7.086 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[2]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 6.047 ns                ;
; N/A                                     ; 142.51 MHz ( period = 7.017 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 5.975 ns                ;
; N/A                                     ; 144.84 MHz ( period = 6.904 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[2]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 5.886 ns                ;
; N/A                                     ; 144.86 MHz ( period = 6.903 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[2]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 5.656 ns                ;
; N/A                                     ; 146.31 MHz ( period = 6.835 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 5.814 ns                ;
; N/A                                     ; 146.33 MHz ( period = 6.834 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 5.584 ns                ;
; N/A                                     ; 147.45 MHz ( period = 6.782 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 5.728 ns                ;
; N/A                                     ; 147.89 MHz ( period = 6.762 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[2]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 5.710 ns                ;
; N/A                                     ; 147.91 MHz ( period = 6.761 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 5.774 ns                ;
; N/A                                     ; 148.65 MHz ( period = 6.727 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 5.687 ns                ;
; N/A                                     ; 149.41 MHz ( period = 6.693 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 5.638 ns                ;
; N/A                                     ; 149.75 MHz ( period = 6.678 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[4]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 150.53 MHz ( period = 6.643 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[6]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 5.623 ns                ;
; N/A                                     ; 151.15 MHz ( period = 6.616 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[2]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 5.593 ns                ;
; N/A                                     ; 151.45 MHz ( period = 6.603 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; clk        ; clk      ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 5.573 ns                ;
; N/A                                     ; 152.00 MHz ( period = 6.579 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 152.02 MHz ( period = 6.578 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 5.383 ns                ;
; N/A                                     ; 152.74 MHz ( period = 6.547 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 5.521 ns                ;
; N/A                                     ; 152.79 MHz ( period = 6.545 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 153.66 MHz ( period = 6.508 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[6]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 153.89 MHz ( period = 6.498 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 5.511 ns                ;
; N/A                                     ; 153.94 MHz ( period = 6.496 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[4]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 155.35 MHz ( period = 6.437 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 5.437 ns                ;
; N/A                                     ; 156.18 MHz ( period = 6.403 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 5.350 ns                ;
; N/A                                     ; 157.04 MHz ( period = 6.368 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 5.402 ns                ;
; N/A                                     ; 157.38 MHz ( period = 6.354 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[4]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 157.38 MHz ( period = 6.354 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[2]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 157.41 MHz ( period = 6.353 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 5.105 ns                ;
; N/A                                     ; 158.35 MHz ( period = 6.315 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 5.120 ns                ;
; N/A                                     ; 158.55 MHz ( period = 6.307 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[3]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 5.267 ns                ;
; N/A                                     ; 158.96 MHz ( period = 6.291 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 5.320 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 5.285 ns                ;
; N/A                                     ; 161.37 MHz ( period = 6.197 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 161.81 MHz ( period = 6.180 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[4]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 4.929 ns                ;
; N/A                                     ; 161.97 MHz ( period = 6.174 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 5.174 ns                ;
; N/A                                     ; 163.08 MHz ( period = 6.132 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 5.133 ns                ;
; N/A                                     ; 163.27 MHz ( period = 6.125 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[3]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 5.106 ns                ;
; N/A                                     ; 163.29 MHz ( period = 6.124 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[3]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 164.42 MHz ( period = 6.082 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 165.89 MHz ( period = 6.028 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 5.057 ns                ;
; N/A                                     ; 166.00 MHz ( period = 6.024 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 4.998 ns                ;
; N/A                                     ; 166.17 MHz ( period = 6.018 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; clk        ; clk      ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 167.14 MHz ( period = 5.983 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[3]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 4.930 ns                ;
; N/A                                     ; 167.50 MHz ( period = 5.970 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 4.946 ns                ;
; N/A                                     ; 167.84 MHz ( period = 5.958 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 167.90 MHz ( period = 5.956 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 4.957 ns                ;
; N/A                                     ; 173.13 MHz ( period = 5.776 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; 173.16 MHz ( period = 5.775 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 4.525 ns                ;
; N/A                                     ; 177.49 MHz ( period = 5.634 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 4.579 ns                ;
; N/A                                     ; 178.92 MHz ( period = 5.589 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 4.569 ns                ;
; N/A                                     ; 180.44 MHz ( period = 5.542 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 4.514 ns                ;
; N/A                                     ; 180.54 MHz ( period = 5.539 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; clk        ; clk      ; None                        ; None                      ; 4.532 ns                ;
; N/A                                     ; 181.00 MHz ( period = 5.525 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[3]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 4.501 ns                ;
; N/A                                     ; 182.22 MHz ( period = 5.488 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 4.462 ns                ;
; N/A                                     ; 182.45 MHz ( period = 5.481 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; clk        ; clk      ; None                        ; None                      ; 4.474 ns                ;
; N/A                                     ; 183.18 MHz ( period = 5.459 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 4.405 ns                ;
; N/A                                     ; 189.36 MHz ( period = 5.281 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; clk        ; clk      ; None                        ; None                      ; 4.219 ns                ;
; N/A                                     ; 197.59 MHz ( period = 5.061 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[5]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 3.956 ns                ;
; N/A                                     ; 204.96 MHz ( period = 4.879 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[5]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 3.795 ns                ;
; N/A                                     ; 205.55 MHz ( period = 4.865 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; clk        ; clk      ; None                        ; None                      ; 3.804 ns                ;
; N/A                                     ; 205.68 MHz ( period = 4.862 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; clk        ; clk      ; None                        ; None                      ; 3.613 ns                ;
; N/A                                     ; 214.36 MHz ( period = 4.665 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 3.611 ns                ;
; N/A                                     ; 215.24 MHz ( period = 4.646 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; clk        ; clk      ; None                        ; None                      ; 3.619 ns                ;
; N/A                                     ; 219.88 MHz ( period = 4.548 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; clk        ; clk      ; None                        ; None                      ; 3.523 ns                ;
; N/A                                     ; 224.72 MHz ( period = 4.450 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[14]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 3.550 ns                ;
; N/A                                     ; 226.14 MHz ( period = 4.422 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[5]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                    ; clk        ; clk      ; None                        ; None                      ; 3.304 ns                ;
; N/A                                     ; 227.48 MHz ( period = 4.396 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; clk        ; clk      ; None                        ; None                      ; 3.343 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13]                                                             ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; clk        ; clk      ; None                        ; None                      ; 3.305 ns                ;
; N/A                                     ; 249.63 MHz ( period = 4.006 ns )                    ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[7]                                                              ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                    ; clk        ; clk      ; None                        ; None                      ; 3.039 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg0  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg1  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg2  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|ram_block1a0~porta_address_reg3  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[5]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[5]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[5]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[5]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[7]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[7]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[7]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[7]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[14] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[14] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[14] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg3 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[14] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg0 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg1 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 260.01 MHz ( period = 3.846 ns )      ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|ram_block1a0~porta_address_reg2 ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                     ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15] ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15] ; clk        ; clk      ; None                       ; None                       ; 0.747 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[8]  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]  ; clk        ; clk      ; None                       ; None                       ; 0.971 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[9]  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]  ; clk        ; clk      ; None                       ; None                       ; 1.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[12] ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12] ; clk        ; clk      ; None                       ; None                       ; 1.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[2]  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[2]  ; clk        ; clk      ; None                       ; None                       ; 1.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[4]  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[4]  ; clk        ; clk      ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[3]  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[3]  ; clk        ; clk      ; None                       ; None                       ; 1.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[11] ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11] ; clk        ; clk      ; None                       ; None                       ; 1.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[13] ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13] ; clk        ; clk      ; None                       ; None                       ; 1.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[1]  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]  ; clk        ; clk      ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[6]  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[6]  ; clk        ; clk      ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[0]  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]  ; clk        ; clk      ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[10] ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10] ; clk        ; clk      ; None                       ; None                       ; 1.289 ns                 ;
+------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                         ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 5.452 ns   ; DATA[3]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] ; G3       ;
; N/A   ; None         ; 5.303 ns   ; DATA[3]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[3]  ; G0       ;
; N/A   ; None         ; 5.282 ns   ; DATA[7]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[7]  ; G0       ;
; N/A   ; None         ; 5.274 ns   ; DATA[3]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[3] ; G2       ;
; N/A   ; None         ; 5.168 ns   ; DATA[3]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] ; G1       ;
; N/A   ; None         ; 5.053 ns   ; DATA[2]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[2] ; G1       ;
; N/A   ; None         ; 4.956 ns   ; DATA[7]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[7] ; G2       ;
; N/A   ; None         ; 4.905 ns   ; DATA[7]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[7] ; G1       ;
; N/A   ; None         ; 4.847 ns   ; DATA[6]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[6] ; G2       ;
; N/A   ; None         ; 4.842 ns   ; DATA[7]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] ; G3       ;
; N/A   ; None         ; 4.828 ns   ; DATA[0]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[0] ; G3       ;
; N/A   ; None         ; 4.815 ns   ; DATA[0]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[0]  ; G0       ;
; N/A   ; None         ; 4.797 ns   ; DATA[2]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[2] ; G2       ;
; N/A   ; None         ; 4.750 ns   ; DATA[2]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[2]  ; G0       ;
; N/A   ; None         ; 4.741 ns   ; DATA[6]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[6]  ; G0       ;
; N/A   ; None         ; 4.730 ns   ; DATA[5]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[5]  ; G0       ;
; N/A   ; None         ; 4.683 ns   ; DATA[4]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] ; G2       ;
; N/A   ; None         ; 4.661 ns   ; DATA[2]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] ; G3       ;
; N/A   ; None         ; 4.634 ns   ; DATA[5]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[5] ; G2       ;
; N/A   ; None         ; 4.608 ns   ; DATA[6]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[6] ; G1       ;
; N/A   ; None         ; 4.572 ns   ; DATA[1]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[1] ; G1       ;
; N/A   ; None         ; 4.571 ns   ; DATA[6]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] ; G3       ;
; N/A   ; None         ; 4.547 ns   ; DATA[1]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[1] ; G2       ;
; N/A   ; None         ; 4.540 ns   ; DATA[5]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[5] ; G3       ;
; N/A   ; None         ; 4.511 ns   ; DATA[4]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[4]  ; G0       ;
; N/A   ; None         ; 4.482 ns   ; DATA[1]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[1] ; G3       ;
; N/A   ; None         ; 4.481 ns   ; DATA[0]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] ; G1       ;
; N/A   ; None         ; 4.403 ns   ; DATA[5]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[5] ; G1       ;
; N/A   ; None         ; 4.399 ns   ; DATA[1]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[1]  ; G0       ;
; N/A   ; None         ; 4.386 ns   ; DATA[4]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[4] ; G3       ;
; N/A   ; None         ; 4.382 ns   ; DATA[4]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[4] ; G1       ;
; N/A   ; None         ; 4.352 ns   ; DATA[0]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[0] ; G2       ;
; N/A   ; None         ; 4.340 ns   ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A   ; None         ; 4.199 ns   ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A   ; None         ; 4.158 ns   ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A   ; None         ; 4.157 ns   ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A   ; None         ; 4.017 ns   ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A   ; None         ; 4.016 ns   ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A   ; None         ; 4.016 ns   ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A   ; None         ; 3.938 ns   ; None[4]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A   ; None         ; 3.936 ns   ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A   ; None         ; 3.875 ns   ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A   ; None         ; 3.870 ns   ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; clk      ;
; N/A   ; None         ; 3.846 ns   ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A   ; None         ; 3.783 ns   ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                           ; clk      ;
; N/A   ; None         ; 3.780 ns   ; None[6]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A   ; None         ; 3.756 ns   ; None[4]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A   ; None         ; 3.754 ns   ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A   ; None         ; 3.753 ns   ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A   ; None         ; 3.729 ns   ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; clk      ;
; N/A   ; None         ; 3.706 ns   ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                           ; clk      ;
; N/A   ; None         ; 3.675 ns   ; None[5]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A   ; None         ; 3.664 ns   ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A   ; None         ; 3.663 ns   ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A   ; None         ; 3.657 ns   ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                           ; clk      ;
; N/A   ; None         ; 3.645 ns   ; None[6]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A   ; None         ; 3.614 ns   ; None[4]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A   ; None         ; 3.612 ns   ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A   ; None         ; 3.608 ns   ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                           ; clk      ;
; N/A   ; None         ; 3.528 ns   ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                           ; clk      ;
; N/A   ; None         ; 3.522 ns   ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A   ; None         ; 3.520 ns   ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                           ; clk      ;
; N/A   ; None         ; 3.493 ns   ; None[5]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A   ; None         ; 3.466 ns   ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; clk      ;
; N/A   ; None         ; 3.440 ns   ; None[4]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A   ; None         ; 3.064 ns   ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; clk      ;
; N/A   ; None         ; 3.036 ns   ; None[5]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A   ; None         ; 2.931 ns   ; None[7]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A   ; None         ; 1.969 ns   ; SET_PC     ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0]                 ; clk      ;
; N/A   ; None         ; 1.969 ns   ; SET_PC     ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1]                 ; clk      ;
; N/A   ; None         ; 1.969 ns   ; SET_PC     ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2]                 ; clk      ;
; N/A   ; None         ; 1.969 ns   ; SET_PC     ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]                 ; clk      ;
; N/A   ; None         ; 1.419 ns   ; PC_DATA[1] ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1]                 ; clk      ;
; N/A   ; None         ; 1.409 ns   ; PC_DATA[2] ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2]                 ; clk      ;
; N/A   ; None         ; 1.399 ns   ; PC_DATA[0] ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0]                 ; clk      ;
; N/A   ; None         ; 1.147 ns   ; PC_DATA[3] ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]                 ; clk      ;
; N/A   ; None         ; -1.736 ns  ; RST        ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0]                 ; clk      ;
; N/A   ; None         ; -1.736 ns  ; RST        ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1]                 ; clk      ;
; N/A   ; None         ; -1.736 ns  ; RST        ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2]                 ; clk      ;
; N/A   ; None         ; -1.736 ns  ; RST        ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]                 ; clk      ;
+-------+--------------+------------+------------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                   ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 31.824 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX0[3] ; clk        ;
; N/A                                     ; None                                                ; 31.795 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX0[1] ; clk        ;
; N/A                                     ; None                                                ; 31.467 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX1[3] ; clk        ;
; N/A                                     ; None                                                ; 31.442 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX1[2] ; clk        ;
; N/A                                     ; None                                                ; 31.231 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX1[3] ; clk        ;
; N/A                                     ; None                                                ; 31.206 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX1[2] ; clk        ;
; N/A                                     ; None                                                ; 31.153 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX1[3] ; clk        ;
; N/A                                     ; None                                                ; 31.128 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX1[2] ; clk        ;
; N/A                                     ; None                                                ; 31.117 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX0[2] ; clk        ;
; N/A                                     ; None                                                ; 31.107 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX0[4] ; clk        ;
; N/A                                     ; None                                                ; 31.101 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX0[0] ; clk        ;
; N/A                                     ; None                                                ; 31.095 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX0[5] ; clk        ;
; N/A                                     ; None                                                ; 31.091 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX0[6] ; clk        ;
; N/A                                     ; None                                                ; 31.038 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX1[3] ; clk        ;
; N/A                                     ; None                                                ; 31.013 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX1[2] ; clk        ;
; N/A                                     ; None                                                ; 30.796 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX0[3] ; clk        ;
; N/A                                     ; None                                                ; 30.767 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX0[1] ; clk        ;
; N/A                                     ; None                                                ; 30.758 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX1[3] ; clk        ;
; N/A                                     ; None                                                ; 30.733 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX1[2] ; clk        ;
; N/A                                     ; None                                                ; 30.488 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX0[3] ; clk        ;
; N/A                                     ; None                                                ; 30.459 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX0[1] ; clk        ;
; N/A                                     ; None                                                ; 30.386 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX1[1] ; clk        ;
; N/A                                     ; None                                                ; 30.358 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX1[5] ; clk        ;
; N/A                                     ; None                                                ; 30.215 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX1[0] ; clk        ;
; N/A                                     ; None                                                ; 30.150 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX1[1] ; clk        ;
; N/A                                     ; None                                                ; 30.122 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX1[5] ; clk        ;
; N/A                                     ; None                                                ; 30.089 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX0[2] ; clk        ;
; N/A                                     ; None                                                ; 30.079 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX0[4] ; clk        ;
; N/A                                     ; None                                                ; 30.073 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX0[0] ; clk        ;
; N/A                                     ; None                                                ; 30.072 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX1[1] ; clk        ;
; N/A                                     ; None                                                ; 30.067 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX0[5] ; clk        ;
; N/A                                     ; None                                                ; 30.063 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX0[6] ; clk        ;
; N/A                                     ; None                                                ; 30.044 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX1[5] ; clk        ;
; N/A                                     ; None                                                ; 29.979 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX1[0] ; clk        ;
; N/A                                     ; None                                                ; 29.957 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX1[1] ; clk        ;
; N/A                                     ; None                                                ; 29.929 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX1[5] ; clk        ;
; N/A                                     ; None                                                ; 29.901 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX1[0] ; clk        ;
; N/A                                     ; None                                                ; 29.884 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX1[6] ; clk        ;
; N/A                                     ; None                                                ; 29.786 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX1[0] ; clk        ;
; N/A                                     ; None                                                ; 29.781 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX0[2] ; clk        ;
; N/A                                     ; None                                                ; 29.771 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX0[4] ; clk        ;
; N/A                                     ; None                                                ; 29.765 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX0[0] ; clk        ;
; N/A                                     ; None                                                ; 29.759 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX0[5] ; clk        ;
; N/A                                     ; None                                                ; 29.755 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX0[6] ; clk        ;
; N/A                                     ; None                                                ; 29.680 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX1[4] ; clk        ;
; N/A                                     ; None                                                ; 29.677 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX1[1] ; clk        ;
; N/A                                     ; None                                                ; 29.649 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX1[5] ; clk        ;
; N/A                                     ; None                                                ; 29.648 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX1[6] ; clk        ;
; N/A                                     ; None                                                ; 29.573 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX0[3] ; clk        ;
; N/A                                     ; None                                                ; 29.570 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX1[6] ; clk        ;
; N/A                                     ; None                                                ; 29.544 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX0[1] ; clk        ;
; N/A                                     ; None                                                ; 29.506 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX1[0] ; clk        ;
; N/A                                     ; None                                                ; 29.455 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX1[6] ; clk        ;
; N/A                                     ; None                                                ; 29.453 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX1[3] ; clk        ;
; N/A                                     ; None                                                ; 29.444 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX1[4] ; clk        ;
; N/A                                     ; None                                                ; 29.428 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX1[2] ; clk        ;
; N/A                                     ; None                                                ; 29.366 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX1[4] ; clk        ;
; N/A                                     ; None                                                ; 29.251 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX1[4] ; clk        ;
; N/A                                     ; None                                                ; 29.175 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX1[6] ; clk        ;
; N/A                                     ; None                                                ; 28.971 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX1[4] ; clk        ;
; N/A                                     ; None                                                ; 28.866 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX0[2] ; clk        ;
; N/A                                     ; None                                                ; 28.856 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX0[4] ; clk        ;
; N/A                                     ; None                                                ; 28.850 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX0[0] ; clk        ;
; N/A                                     ; None                                                ; 28.844 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX0[5] ; clk        ;
; N/A                                     ; None                                                ; 28.840 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX0[6] ; clk        ;
; N/A                                     ; None                                                ; 28.372 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX1[1] ; clk        ;
; N/A                                     ; None                                                ; 28.344 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX1[5] ; clk        ;
; N/A                                     ; None                                                ; 28.201 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX1[0] ; clk        ;
; N/A                                     ; None                                                ; 27.870 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX1[6] ; clk        ;
; N/A                                     ; None                                                ; 27.666 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX1[4] ; clk        ;
; N/A                                     ; None                                                ; 26.937 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX0[3] ; clk        ;
; N/A                                     ; None                                                ; 26.908 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX0[1] ; clk        ;
; N/A                                     ; None                                                ; 26.230 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX0[2] ; clk        ;
; N/A                                     ; None                                                ; 26.220 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX0[4] ; clk        ;
; N/A                                     ; None                                                ; 26.214 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX0[0] ; clk        ;
; N/A                                     ; None                                                ; 26.208 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX0[5] ; clk        ;
; N/A                                     ; None                                                ; 26.204 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX0[6] ; clk        ;
; N/A                                     ; None                                                ; 23.381 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX0[3] ; clk        ;
; N/A                                     ; None                                                ; 23.352 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX0[1] ; clk        ;
; N/A                                     ; None                                                ; 22.674 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX0[2] ; clk        ;
; N/A                                     ; None                                                ; 22.664 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX0[4] ; clk        ;
; N/A                                     ; None                                                ; 22.658 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX0[0] ; clk        ;
; N/A                                     ; None                                                ; 22.652 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX0[5] ; clk        ;
; N/A                                     ; None                                                ; 22.648 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX0[6] ; clk        ;
; N/A                                     ; None                                                ; 21.131 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX0[3] ; clk        ;
; N/A                                     ; None                                                ; 21.102 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX0[1] ; clk        ;
; N/A                                     ; None                                                ; 20.424 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX0[2] ; clk        ;
; N/A                                     ; None                                                ; 20.414 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX0[4] ; clk        ;
; N/A                                     ; None                                                ; 20.408 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX0[0] ; clk        ;
; N/A                                     ; None                                                ; 20.402 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX0[5] ; clk        ;
; N/A                                     ; None                                                ; 20.398 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX0[6] ; clk        ;
; N/A                                     ; None                                                ; 18.304 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX1[3] ; clk        ;
; N/A                                     ; None                                                ; 18.279 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX1[2] ; clk        ;
; N/A                                     ; None                                                ; 18.227 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX2[5] ; clk        ;
; N/A                                     ; None                                                ; 18.135 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX2[5] ; clk        ;
; N/A                                     ; None                                                ; 17.976 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX2[5] ; clk        ;
; N/A                                     ; None                                                ; 17.867 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX2[5] ; clk        ;
; N/A                                     ; None                                                ; 17.819 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX2[2] ; clk        ;
; N/A                                     ; None                                                ; 17.786 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX2[3] ; clk        ;
; N/A                                     ; None                                                ; 17.772 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX2[5] ; clk        ;
; N/A                                     ; None                                                ; 17.761 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX2[0] ; clk        ;
; N/A                                     ; None                                                ; 17.727 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX2[2] ; clk        ;
; N/A                                     ; None                                                ; 17.694 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX2[3] ; clk        ;
; N/A                                     ; None                                                ; 17.669 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX2[0] ; clk        ;
; N/A                                     ; None                                                ; 17.568 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX2[2] ; clk        ;
; N/A                                     ; None                                                ; 17.535 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX2[3] ; clk        ;
; N/A                                     ; None                                                ; 17.510 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX2[0] ; clk        ;
; N/A                                     ; None                                                ; 17.459 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX2[2] ; clk        ;
; N/A                                     ; None                                                ; 17.426 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX2[3] ; clk        ;
; N/A                                     ; None                                                ; 17.401 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX2[0] ; clk        ;
; N/A                                     ; None                                                ; 17.364 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX2[2] ; clk        ;
; N/A                                     ; None                                                ; 17.331 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX2[3] ; clk        ;
; N/A                                     ; None                                                ; 17.306 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX2[0] ; clk        ;
; N/A                                     ; None                                                ; 17.223 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX1[1] ; clk        ;
; N/A                                     ; None                                                ; 17.195 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX1[5] ; clk        ;
; N/A                                     ; None                                                ; 17.052 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX1[0] ; clk        ;
; N/A                                     ; None                                                ; 16.721 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX1[6] ; clk        ;
; N/A                                     ; None                                                ; 16.714 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX2[5] ; clk        ;
; N/A                                     ; None                                                ; 16.655 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; B[0]    ; clk        ;
; N/A                                     ; None                                                ; 16.517 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                  ; HEX1[4] ; clk        ;
; N/A                                     ; None                                                ; 16.461 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX2[4] ; clk        ;
; N/A                                     ; None                                                ; 16.369 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX2[4] ; clk        ;
; N/A                                     ; None                                                ; 16.348 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; B[0]    ; clk        ;
; N/A                                     ; None                                                ; 16.306 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX2[2] ; clk        ;
; N/A                                     ; None                                                ; 16.273 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX2[3] ; clk        ;
; N/A                                     ; None                                                ; 16.248 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX2[0] ; clk        ;
; N/A                                     ; None                                                ; 16.210 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX2[4] ; clk        ;
; N/A                                     ; None                                                ; 16.101 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX2[4] ; clk        ;
; N/A                                     ; None                                                ; 16.006 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX2[4] ; clk        ;
; N/A                                     ; None                                                ; 15.544 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; B[7]    ; clk        ;
; N/A                                     ; None                                                ; 15.523 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; B[4]    ; clk        ;
; N/A                                     ; None                                                ; 15.521 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; B[4]    ; clk        ;
; N/A                                     ; None                                                ; 15.376 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; B[7]    ; clk        ;
; N/A                                     ; None                                                ; 15.350 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; B[5]    ; clk        ;
; N/A                                     ; None                                                ; 15.214 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; B[2]    ; clk        ;
; N/A                                     ; None                                                ; 15.177 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; B[5]    ; clk        ;
; N/A                                     ; None                                                ; 15.133 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; B[3]    ; clk        ;
; N/A                                     ; None                                                ; 14.948 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                  ; HEX2[4] ; clk        ;
; N/A                                     ; None                                                ; 14.907 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; B[2]    ; clk        ;
; N/A                                     ; None                                                ; 14.704 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; B[3]    ; clk        ;
; N/A                                     ; None                                                ; 14.555 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; F[3]    ; clk        ;
; N/A                                     ; None                                                ; 14.508 ns  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[0] ; B[0]    ; clk        ;
; N/A                                     ; None                                                ; 14.482 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; B[6]    ; clk        ;
; N/A                                     ; None                                                ; 14.329 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                    ; A[7]    ; clk        ;
; N/A                                     ; None                                                ; 14.312 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                   ; B[0]    ; clk        ;
; N/A                                     ; None                                                ; 14.275 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; B[1]    ; clk        ;
; N/A                                     ; None                                                ; 14.268 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]                                    ; B[1]    ; clk        ;
; N/A                                     ; None                                                ; 14.254 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                   ; B[0]    ; clk        ;
; N/A                                     ; None                                                ; 14.192 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                    ; A[7]    ; clk        ;
; N/A                                     ; None                                                ; 14.142 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]                                    ; B[6]    ; clk        ;
; N/A                                     ; None                                                ; 13.911 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                    ; A[2]    ; clk        ;
; N/A                                     ; None                                                ; 13.893 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                    ; A[5]    ; clk        ;
; N/A                                     ; None                                                ; 13.885 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                    ; A[5]    ; clk        ;
; N/A                                     ; None                                                ; 13.847 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                    ; A[6]    ; clk        ;
; N/A                                     ; None                                                ; 13.816 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[2]                                    ; B[2]    ; clk        ;
; N/A                                     ; None                                                ; 13.787 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; HEX2[6] ; clk        ;
; N/A                                     ; None                                                ; 13.779 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                    ; A[6]    ; clk        ;
; N/A                                     ; None                                                ; 13.742 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                    ; A[4]    ; clk        ;
; N/A                                     ; None                                                ; 13.723 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; F[5]    ; clk        ;
; N/A                                     ; None                                                ; 13.695 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; HEX2[6] ; clk        ;
; N/A                                     ; None                                                ; 13.616 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                    ; A[4]    ; clk        ;
; N/A                                     ; None                                                ; 13.580 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[6]                                    ; B[6]    ; clk        ;
; N/A                                     ; None                                                ; 13.536 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                  ; HEX2[6] ; clk        ;
; N/A                                     ; None                                                ; 13.496 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                  ; HEX0[3] ; clk        ;
; N/A                                     ; None                                                ; 13.491 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                   ; B[2]    ; clk        ;
; N/A                                     ; None                                                ; 13.481 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                  ; HEX0[1] ; clk        ;
; N/A                                     ; None                                                ; 13.476 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[4]                                    ; B[4]    ; clk        ;
; N/A                                     ; None                                                ; 13.427 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                  ; HEX2[6] ; clk        ;
; N/A                                     ; None                                                ; 13.350 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                    ; A[3]    ; clk        ;
; N/A                                     ; None                                                ; 13.345 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                    ; A[1]    ; clk        ;
; N/A                                     ; None                                                ; 13.338 ns  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[7] ; B[7]    ; clk        ;
; N/A                                     ; None                                                ; 13.334 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                    ; A[2]    ; clk        ;
; N/A                                     ; None                                                ; 13.332 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; HEX2[6] ; clk        ;
; N/A                                     ; None                                                ; 13.319 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                   ; B[4]    ; clk        ;
; N/A                                     ; None                                                ; 13.318 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                   ; B[1]    ; clk        ;
; N/A                                     ; None                                                ; 13.305 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                   ; B[6]    ; clk        ;
; N/A                                     ; None                                                ; 13.277 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]                                    ; A[0]    ; clk        ;
; N/A                                     ; None                                                ; 13.234 ns  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[5] ; B[5]    ; clk        ;
; N/A                                     ; None                                                ; 13.155 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                   ; B[4]    ; clk        ;
; N/A                                     ; None                                                ; 13.142 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                   ; B[1]    ; clk        ;
; N/A                                     ; None                                                ; 13.138 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                   ; B[2]    ; clk        ;
; N/A                                     ; None                                                ; 13.115 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                    ; A[3]    ; clk        ;
; N/A                                     ; None                                                ; 13.113 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                   ; B[6]    ; clk        ;
; N/A                                     ; None                                                ; 13.112 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                  ; F[4]    ; clk        ;
; N/A                                     ; None                                                ; 13.020 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                   ; B[5]    ; clk        ;
; N/A                                     ; None                                                ; 12.975 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]                                   ; B[7]    ; clk        ;
; N/A                                     ; None                                                ; 12.937 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                   ; B[7]    ; clk        ;
; N/A                                     ; None                                                ; 12.851 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]                                   ; B[5]    ; clk        ;
; N/A                                     ; None                                                ; 12.846 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                  ; F[7]    ; clk        ;
; N/A                                     ; None                                                ; 12.832 ns  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[2] ; B[2]    ; clk        ;
; N/A                                     ; None                                                ; 12.820 ns  ; ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1] ; B[1]    ; clk        ;
; N/A                                     ; None                                                ; 12.816 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[3]                                    ; B[3]    ; clk        ;
; N/A                                     ; None                                                ; 12.799 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                  ; HEX0[6] ; clk        ;
; N/A                                     ; None                                                ; 12.796 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                  ; HEX0[5] ; clk        ;
; N/A                                     ; None                                                ; 12.791 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                  ; HEX0[2] ; clk        ;
; N/A                                     ; None                                                ; 12.782 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                  ; HEX0[4] ; clk        ;
; N/A                                     ; None                                                ; 12.781 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                  ; HEX0[0] ; clk        ;
; N/A                                     ; None                                                ; 12.768 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                    ; A[1]    ; clk        ;
; N/A                                     ; None                                                ; 12.692 ns  ; IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]                                    ; A[0]    ; clk        ;
; N/A                                     ; None                                                ; 12.650 ns  ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                  ; F[6]    ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                        ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------+---------+------------+


+--------------------------------------------------------------+
; tpd                                                          ;
+-------+-------------------+-----------------+---------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To   ;
+-------+-------------------+-----------------+---------+------+
; N/A   ; None              ; 12.301 ns       ; None[0] ; B[0] ;
; N/A   ; None              ; 11.245 ns       ; None[7] ; B[7] ;
; N/A   ; None              ; 11.111 ns       ; None[5] ; B[5] ;
; N/A   ; None              ; 11.070 ns       ; None[2] ; B[2] ;
; N/A   ; None              ; 10.843 ns       ; None[1] ; B[1] ;
; N/A   ; None              ; 10.736 ns       ; None[4] ; B[4] ;
; N/A   ; None              ; 10.717 ns       ; None[6] ; B[6] ;
; N/A   ; None              ; 10.355 ns       ; None[3] ; B[3] ;
+-------+-------------------+-----------------+---------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                                                                              ; To Clock ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; 2.215 ns  ; RST        ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]                 ; clk      ;
; N/A           ; None        ; 2.209 ns  ; RST        ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2]                 ; clk      ;
; N/A           ; None        ; 2.207 ns  ; RST        ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0]                 ; clk      ;
; N/A           ; None        ; 2.206 ns  ; RST        ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1]                 ; clk      ;
; N/A           ; None        ; -0.641 ns ; None[6]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A           ; None        ; -0.725 ns ; None[4]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A           ; None        ; -0.792 ns ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                           ; clk      ;
; N/A           ; None        ; -0.917 ns ; PC_DATA[3] ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]                 ; clk      ;
; N/A           ; None        ; -1.038 ns ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]                                           ; clk      ;
; N/A           ; None        ; -1.073 ns ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                           ; clk      ;
; N/A           ; None        ; -1.169 ns ; PC_DATA[0] ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0]                 ; clk      ;
; N/A           ; None        ; -1.179 ns ; PC_DATA[2] ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2]                 ; clk      ;
; N/A           ; None        ; -1.189 ns ; PC_DATA[1] ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1]                 ; clk      ;
; N/A           ; None        ; -1.207 ns ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; clk      ;
; N/A           ; None        ; -1.484 ns ; None[5]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A           ; None        ; -1.739 ns ; SET_PC     ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[0]                 ; clk      ;
; N/A           ; None        ; -1.739 ns ; SET_PC     ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[1]                 ; clk      ;
; N/A           ; None        ; -1.739 ns ; SET_PC     ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[2]                 ; clk      ;
; N/A           ; None        ; -1.739 ns ; SET_PC     ; PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]                 ; clk      ;
; N/A           ; None        ; -1.813 ns ; None[7]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A           ; None        ; -2.482 ns ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A           ; None        ; -2.517 ns ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; clk      ;
; N/A           ; None        ; -2.536 ns ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A           ; None        ; -2.548 ns ; None[5]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A           ; None        ; -2.570 ns ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                           ; clk      ;
; N/A           ; None        ; -2.572 ns ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A           ; None        ; -2.626 ns ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A           ; None        ; -2.628 ns ; None[4]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A           ; None        ; -2.719 ns ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A           ; None        ; -2.725 ns ; None[5]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A           ; None        ; -2.753 ns ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]                                           ; clk      ;
; N/A           ; None        ; -2.780 ns ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; clk      ;
; N/A           ; None        ; -2.809 ns ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A           ; None        ; -2.811 ns ; None[4]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A           ; None        ; -2.833 ns ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]                                           ; clk      ;
; N/A           ; None        ; -2.835 ns ; None[6]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A           ; None        ; -2.835 ns ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A           ; None        ; -2.889 ns ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A           ; None        ; -2.896 ns ; None[3]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A           ; None        ; -2.921 ns ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]                                           ; clk      ;
; N/A           ; None        ; -2.976 ns ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]                                           ; clk      ;
; N/A           ; None        ; -2.986 ns ; None[0]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A           ; None        ; -2.988 ns ; None[4]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A           ; None        ; -3.030 ns ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]                                           ; clk      ;
; N/A           ; None        ; -3.072 ns ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A           ; None        ; -3.213 ns ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]                                           ; clk      ;
; N/A           ; None        ; -3.249 ns ; None[1]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A           ; None        ; -3.390 ns ; None[2]    ; DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]                                           ; clk      ;
; N/A           ; None        ; -3.515 ns ; DATA[0]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[0] ; G2       ;
; N/A           ; None        ; -3.633 ns ; DATA[1]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[1] ; G1       ;
; N/A           ; None        ; -3.687 ns ; DATA[4]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[4]  ; G0       ;
; N/A           ; None        ; -3.705 ns ; DATA[4]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[4] ; G1       ;
; N/A           ; None        ; -3.711 ns ; DATA[4]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[4] ; G3       ;
; N/A           ; None        ; -3.721 ns ; DATA[1]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[1]  ; G0       ;
; N/A           ; None        ; -3.725 ns ; DATA[5]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[5] ; G1       ;
; N/A           ; None        ; -3.806 ns ; DATA[1]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[1] ; G3       ;
; N/A           ; None        ; -3.808 ns ; DATA[0]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0] ; G1       ;
; N/A           ; None        ; -3.809 ns ; DATA[4]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4] ; G2       ;
; N/A           ; None        ; -3.842 ns ; DATA[5]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[5]  ; G0       ;
; N/A           ; None        ; -3.854 ns ; DATA[5]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[5] ; G3       ;
; N/A           ; None        ; -3.857 ns ; DATA[1]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[1] ; G2       ;
; N/A           ; None        ; -3.886 ns ; DATA[6]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6] ; G3       ;
; N/A           ; None        ; -3.890 ns ; DATA[6]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[6] ; G2       ;
; N/A           ; None        ; -3.930 ns ; DATA[6]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[6] ; G1       ;
; N/A           ; None        ; -3.957 ns ; DATA[5]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[5] ; G2       ;
; N/A           ; None        ; -3.977 ns ; DATA[0]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[0] ; G3       ;
; N/A           ; None        ; -3.980 ns ; DATA[2]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2] ; G3       ;
; N/A           ; None        ; -3.983 ns ; DATA[0]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[0]  ; G0       ;
; N/A           ; None        ; -4.034 ns ; DATA[7]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[7] ; G1       ;
; N/A           ; None        ; -4.051 ns ; DATA[6]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[6]  ; G0       ;
; N/A           ; None        ; -4.062 ns ; DATA[2]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[2]  ; G0       ;
; N/A           ; None        ; -4.111 ns ; DATA[2]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[2] ; G2       ;
; N/A           ; None        ; -4.128 ns ; DATA[7]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[7] ; G2       ;
; N/A           ; None        ; -4.149 ns ; DATA[7]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[7]  ; G0       ;
; N/A           ; None        ; -4.157 ns ; DATA[7]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7] ; G3       ;
; N/A           ; None        ; -4.176 ns ; DATA[2]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[2] ; G1       ;
; N/A           ; None        ; -4.490 ns ; DATA[3]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3] ; G1       ;
; N/A           ; None        ; -4.593 ns ; DATA[3]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[3] ; G2       ;
; N/A           ; None        ; -4.614 ns ; DATA[3]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[3]  ; G0       ;
; N/A           ; None        ; -4.771 ns ; DATA[3]    ; GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3] ; G3       ;
+---------------+-------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Thu Jun 30 12:14:15 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[12]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[13]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[14]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[8]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[10]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[9]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[11]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst1|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst2|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "G1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "G3" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "G0" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "G2" is a latch enable. Will not compute fmax for this pin.
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "FourPulseGenerator:inst3|inst3" as buffer
    Info: Detected ripple clock "FourPulseGenerator:inst3|inst" as buffer
    Info: Detected ripple clock "FourPulseGenerator:inst3|inst1" as buffer
    Info: Detected ripple clock "FourPulseGenerator:inst3|inst2" as buffer
Info: Clock "clk" has Internal fmax of 80.96 MHz between source memory "ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]" and destination register "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]" (period= 12.352 ns)
    Info: + Longest memory to register delay is 4.973 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X17_Y31; Fanout = 1; MEM Node = 'ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]'
        Info: 2: + IC(0.927 ns) + CELL(0.150 ns) = 1.165 ns; Loc. = LCCOMB_X22_Y31_N10; Fanout = 4; COMB Node = 'OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[1]~15'
        Info: 3: + IC(0.266 ns) + CELL(0.150 ns) = 1.581 ns; Loc. = LCCOMB_X22_Y31_N26; Fanout = 2; COMB Node = 'ALU:inst10|Add0~7'
        Info: 4: + IC(0.666 ns) + CELL(0.393 ns) = 2.640 ns; Loc. = LCCOMB_X19_Y31_N4; Fanout = 2; COMB Node = 'ALU:inst10|Add0~14'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.711 ns; Loc. = LCCOMB_X19_Y31_N6; Fanout = 2; COMB Node = 'ALU:inst10|Add0~16'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.782 ns; Loc. = LCCOMB_X19_Y31_N8; Fanout = 2; COMB Node = 'ALU:inst10|Add0~18'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.853 ns; Loc. = LCCOMB_X19_Y31_N10; Fanout = 2; COMB Node = 'ALU:inst10|Add0~20'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.924 ns; Loc. = LCCOMB_X19_Y31_N12; Fanout = 2; COMB Node = 'ALU:inst10|Add0~22'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 3.334 ns; Loc. = LCCOMB_X19_Y31_N14; Fanout = 1; COMB Node = 'ALU:inst10|Add0~23'
        Info: 10: + IC(0.680 ns) + CELL(0.150 ns) = 4.164 ns; Loc. = LCCOMB_X23_Y31_N12; Fanout = 1; COMB Node = 'ALU:inst10|Mux11~1'
        Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 4.568 ns; Loc. = LCCOMB_X23_Y31_N30; Fanout = 1; COMB Node = 'ALU:inst10|Mux11~2'
        Info: 12: + IC(0.255 ns) + CELL(0.150 ns) = 4.973 ns; Loc. = LCCOMB_X23_Y31_N14; Fanout = 12; REG Node = 'DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]'
        Info: Total cell delay = 1.925 ns ( 38.71 % )
        Info: Total interconnect delay = 3.048 ns ( 61.29 % )
    Info: - Smallest clock skew is -0.044 ns
        Info: + Shortest clock path from clock "clk" to destination register is 7.105 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N5; Fanout = 3; REG Node = 'FourPulseGenerator:inst3|inst3'
            Info: 3: + IC(2.683 ns) + CELL(0.000 ns) = 5.417 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'FourPulseGenerator:inst3|inst3~clkctrl'
            Info: 4: + IC(1.413 ns) + CELL(0.275 ns) = 7.105 ns; Loc. = LCCOMB_X23_Y31_N14; Fanout = 12; REG Node = 'DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[6]'
            Info: Total cell delay = 1.902 ns ( 26.77 % )
            Info: Total interconnect delay = 5.203 ns ( 73.23 % )
        Info: - Longest clock path from clock "clk" to source memory is 7.149 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N31; Fanout = 4; REG Node = 'FourPulseGenerator:inst3|inst2'
            Info: 3: + IC(2.766 ns) + CELL(0.000 ns) = 5.500 ns; Loc. = CLKCTRL_G15; Fanout = 12; COMB Node = 'FourPulseGenerator:inst3|inst2~clkctrl'
            Info: 4: + IC(1.014 ns) + CELL(0.635 ns) = 7.149 ns; Loc. = M4K_X17_Y31; Fanout = 1; MEM Node = 'ROM_data:inst8|lpm_rom_data:inst|altsyncram:altsyncram_component|altsyncram_c871:auto_generated|q_a[1]'
            Info: Total cell delay = 2.262 ns ( 31.64 % )
            Info: Total interconnect delay = 4.887 ns ( 68.36 % )
    Info: + Micro clock to output delay of source is 0.209 ns
    Info: + Micro setup delay of destination is 0.950 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 13 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15]" and destination pin or register "IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15]" for clock "clk" (Hold time is 1.005 ns)
    Info: + Largest clock skew is 1.961 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.196 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N17; Fanout = 4; REG Node = 'FourPulseGenerator:inst3|inst1'
            Info: 3: + IC(2.806 ns) + CELL(0.000 ns) = 5.540 ns; Loc. = CLKCTRL_G13; Fanout = 16; COMB Node = 'FourPulseGenerator:inst3|inst1~clkctrl'
            Info: 4: + IC(1.506 ns) + CELL(0.150 ns) = 7.196 ns; Loc. = LCCOMB_X18_Y32_N0; Fanout = 1; REG Node = 'IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15]'
            Info: Total cell delay = 1.777 ns ( 24.69 % )
            Info: Total interconnect delay = 5.419 ns ( 75.31 % )
        Info: - Shortest clock path from clock "clk" to source memory is 5.235 ns
            Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'
            Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N23; Fanout = 4; REG Node = 'FourPulseGenerator:inst3|inst'
            Info: 3: + IC(0.853 ns) + CELL(0.000 ns) = 3.587 ns; Loc. = CLKCTRL_G8; Fanout = 24; COMB Node = 'FourPulseGenerator:inst3|inst~clkctrl'
            Info: 4: + IC(1.013 ns) + CELL(0.635 ns) = 5.235 ns; Loc. = M4K_X17_Y32; Fanout = 1; MEM Node = 'ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15]'
            Info: Total cell delay = 2.262 ns ( 43.21 % )
            Info: Total interconnect delay = 2.973 ns ( 56.79 % )
    Info: - Micro clock to output delay of source is 0.209 ns
    Info: - Shortest memory to register delay is 0.747 ns
        Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X17_Y32; Fanout = 1; MEM Node = 'ROM_instruction:inst1|lpm_ir:inst|altsyncram:altsyncram_component|altsyncram_ho91:auto_generated|q_a[15]'
        Info: 2: + IC(0.384 ns) + CELL(0.275 ns) = 0.747 ns; Loc. = LCCOMB_X18_Y32_N0; Fanout = 1; REG Node = 'IR:inst2|lpm_latch_IR:inst|lpm_latch:lpm_latch_component|latches[15]'
        Info: Total cell delay = 0.363 ns ( 48.59 % )
        Info: Total interconnect delay = 0.384 ns ( 51.41 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3]" (data pin = "DATA[3]", clock pin = "G3") is 5.452 ns
    Info: + Longest pin to register delay is 7.549 ns
        Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_W11; Fanout = 4; PIN Node = 'DATA[3]'
        Info: 2: + IC(6.274 ns) + CELL(0.415 ns) = 7.549 ns; Loc. = LCCOMB_X21_Y31_N28; Fanout = 2; REG Node = 'GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 1.275 ns ( 16.89 % )
        Info: Total interconnect delay = 6.274 ns ( 83.11 % )
    Info: + Micro setup delay of destination is 0.681 ns
    Info: - Shortest clock path from clock "G3" to destination register is 2.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; CLK Node = 'G3'
        Info: 2: + IC(0.117 ns) + CELL(0.000 ns) = 1.096 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'G3~clkctrl'
        Info: 3: + IC(1.407 ns) + CELL(0.275 ns) = 2.778 ns; Loc. = LCCOMB_X21_Y31_N28; Fanout = 2; REG Node = 'GeneralPurposeRegister:inst7|FourRegister:inst|lpm_latch_reg8bit:inst3|lpm_latch:lpm_latch_component|latches[3]'
        Info: Total cell delay = 1.254 ns ( 45.14 % )
        Info: Total interconnect delay = 1.524 ns ( 54.86 % )
Info: tco from clock "clk" to destination pin "HEX0[3]" through register "DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]" is 31.824 ns
    Info: + Longest clock path from clock "clk" to source register is 7.128 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N5; Fanout = 3; REG Node = 'FourPulseGenerator:inst3|inst3'
        Info: 3: + IC(2.683 ns) + CELL(0.000 ns) = 5.417 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'FourPulseGenerator:inst3|inst3~clkctrl'
        Info: 4: + IC(1.436 ns) + CELL(0.275 ns) = 7.128 ns; Loc. = LCCOMB_X20_Y31_N24; Fanout = 12; REG Node = 'DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]'
        Info: Total cell delay = 1.902 ns ( 26.68 % )
        Info: Total interconnect delay = 5.226 ns ( 73.32 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 24.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X20_Y31_N24; Fanout = 12; REG Node = 'DR:inst18|lpm_latch8_DR:inst|lpm_latch:lpm_latch_component|latches[5]'
        Info: 2: + IC(3.512 ns) + CELL(0.504 ns) = 4.016 ns; Loc. = LCCOMB_X52_Y34_N14; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[1]~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 4.087 ns; Loc. = LCCOMB_X52_Y34_N16; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[2]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.158 ns; Loc. = LCCOMB_X52_Y34_N18; Fanout = 1; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[3]~5'
        Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 4.568 ns; Loc. = LCCOMB_X52_Y34_N20; Fanout = 11; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_3_result_int[4]~6'
        Info: 6: + IC(0.710 ns) + CELL(0.150 ns) = 5.428 ns; Loc. = LCCOMB_X54_Y34_N14; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[24]~61'
        Info: 7: + IC(0.765 ns) + CELL(0.414 ns) = 6.607 ns; Loc. = LCCOMB_X53_Y34_N6; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[1]~1'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.678 ns; Loc. = LCCOMB_X53_Y34_N8; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[2]~3'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.749 ns; Loc. = LCCOMB_X53_Y34_N10; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[3]~5'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.820 ns; Loc. = LCCOMB_X53_Y34_N12; Fanout = 1; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[4]~7'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 7.230 ns; Loc. = LCCOMB_X53_Y34_N14; Fanout = 14; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_4_result_int[5]~8'
        Info: 12: + IC(0.474 ns) + CELL(0.275 ns) = 7.979 ns; Loc. = LCCOMB_X52_Y34_N0; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[32]~68'
        Info: 13: + IC(1.283 ns) + CELL(0.414 ns) = 9.676 ns; Loc. = LCCOMB_X53_Y34_N16; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[1]~1'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 9.747 ns; Loc. = LCCOMB_X53_Y34_N18; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[2]~3'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 9.818 ns; Loc. = LCCOMB_X53_Y34_N20; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[3]~5'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 9.889 ns; Loc. = LCCOMB_X53_Y34_N22; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[4]~7'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 9.960 ns; Loc. = LCCOMB_X53_Y34_N24; Fanout = 1; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[5]~9'
        Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 10.370 ns; Loc. = LCCOMB_X53_Y34_N26; Fanout = 17; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_5_result_int[6]~10'
        Info: 19: + IC(0.510 ns) + CELL(0.275 ns) = 11.155 ns; Loc. = LCCOMB_X52_Y34_N22; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[41]~73'
        Info: 20: + IC(0.676 ns) + CELL(0.414 ns) = 12.245 ns; Loc. = LCCOMB_X51_Y34_N18; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[2]~3'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 12.316 ns; Loc. = LCCOMB_X51_Y34_N20; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[3]~5'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 12.387 ns; Loc. = LCCOMB_X51_Y34_N22; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[4]~7'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 12.458 ns; Loc. = LCCOMB_X51_Y34_N24; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[5]~9'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 12.529 ns; Loc. = LCCOMB_X51_Y34_N26; Fanout = 1; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[6]~11'
        Info: 25: + IC(0.000 ns) + CELL(0.410 ns) = 12.939 ns; Loc. = LCCOMB_X51_Y34_N28; Fanout = 14; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_6_result_int[7]~12'
        Info: 26: + IC(0.738 ns) + CELL(0.275 ns) = 13.952 ns; Loc. = LCCOMB_X50_Y33_N2; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[48]~78'
        Info: 27: + IC(0.741 ns) + CELL(0.414 ns) = 15.107 ns; Loc. = LCCOMB_X50_Y34_N2; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[1]~1'
        Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 15.178 ns; Loc. = LCCOMB_X50_Y34_N4; Fanout = 2; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[2]~3'
        Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 15.249 ns; Loc. = LCCOMB_X50_Y34_N6; Fanout = 1; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[3]~5'
        Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 15.320 ns; Loc. = LCCOMB_X50_Y34_N8; Fanout = 1; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[4]~7'
        Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 15.391 ns; Loc. = LCCOMB_X50_Y34_N10; Fanout = 1; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[5]~9'
        Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 15.462 ns; Loc. = LCCOMB_X50_Y34_N12; Fanout = 1; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[6]~11'
        Info: 33: + IC(0.000 ns) + CELL(0.159 ns) = 15.621 ns; Loc. = LCCOMB_X50_Y34_N14; Fanout = 1; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[7]~13'
        Info: 34: + IC(0.000 ns) + CELL(0.410 ns) = 16.031 ns; Loc. = LCCOMB_X50_Y34_N16; Fanout = 3; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|add_sub_7_result_int[8]~14'
        Info: 35: + IC(1.737 ns) + CELL(0.438 ns) = 18.206 ns; Loc. = LCCOMB_X22_Y31_N14; Fanout = 7; COMB Node = 'BCD_HEX:inst4|encode_BCD:inst1|lpm_divide:Mod1|lpm_divide_85m:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_00f:divider|StageOut[58]~87'
        Info: 36: + IC(1.737 ns) + CELL(0.438 ns) = 20.381 ns; Loc. = LCCOMB_X4_Y31_N22; Fanout = 1; COMB Node = 'BCD_HEX:inst4|HEX7:inst|7446:inst3|99~0'
        Info: 37: + IC(1.683 ns) + CELL(2.632 ns) = 24.696 ns; Loc. = PIN_R2; Fanout = 0; PIN Node = 'HEX0[3]'
        Info: Total cell delay = 10.130 ns ( 41.02 % )
        Info: Total interconnect delay = 14.566 ns ( 58.98 % )
Info: Longest tpd from source pin "None[0]" to destination pin "B[0]" is 12.301 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_J6; Fanout = 1; PIN Node = 'None[0]'
    Info: 2: + IC(5.196 ns) + CELL(0.419 ns) = 6.467 ns; Loc. = LCCOMB_X19_Y31_N20; Fanout = 4; COMB Node = 'OC:inst16|lpm_mux_B41:inst2|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[0]~19'
    Info: 3: + IC(3.026 ns) + CELL(2.808 ns) = 12.301 ns; Loc. = PIN_AF8; Fanout = 0; PIN Node = 'B[0]'
    Info: Total cell delay = 4.079 ns ( 33.16 % )
    Info: Total interconnect delay = 8.222 ns ( 66.84 % )
Info: th for register "PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]" (data pin = "RST", clock pin = "clk") is 2.215 ns
    Info: + Longest clock path from clock "clk" to destination register is 5.248 ns
        Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_A14; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(1.107 ns) + CELL(0.787 ns) = 2.734 ns; Loc. = LCFF_X40_Y40_N23; Fanout = 4; REG Node = 'FourPulseGenerator:inst3|inst'
        Info: 3: + IC(0.853 ns) + CELL(0.000 ns) = 3.587 ns; Loc. = CLKCTRL_G8; Fanout = 24; COMB Node = 'FourPulseGenerator:inst3|inst~clkctrl'
        Info: 4: + IC(1.124 ns) + CELL(0.537 ns) = 5.248 ns; Loc. = LCFF_X16_Y40_N23; Fanout = 2; REG Node = 'PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]'
        Info: Total cell delay = 2.164 ns ( 41.23 % )
        Info: Total interconnect delay = 3.084 ns ( 58.77 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.299 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 62; PIN Node = 'RST'
        Info: 2: + IC(1.424 ns) + CELL(0.275 ns) = 2.678 ns; Loc. = LCCOMB_X16_Y40_N24; Fanout = 1; COMB Node = 'PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|counter_reg_bit1a[3]~4'
        Info: 3: + IC(0.255 ns) + CELL(0.366 ns) = 3.299 ns; Loc. = LCFF_X16_Y40_N23; Fanout = 2; REG Node = 'PC:inst|lpm_counter_pc:inst|lpm_counter:lpm_counter_component|cntr_p2j:auto_generated|safe_q[3]'
        Info: Total cell delay = 1.620 ns ( 49.11 % )
        Info: Total interconnect delay = 1.679 ns ( 50.89 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Thu Jun 30 12:14:15 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


