<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Karthiswaran R - Portfolio</title>
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.3.0/dist/css/bootstrap.min.css" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0-beta3/css/all.min.css">
    <style>
        body { background-color: #f8f9fa; }
        .card { margin-bottom: 20px; transition: transform 0.2s; }
        .card:hover { transform: translateY(-5px); box-shadow: 0 4px 8px rgba(0,0,0,0.1); }
        h1, h2 { color: #343a40; }
        a { color: #007bff; }
        .btn { margin-bottom: 10px; }
        footer { background-color: #343a40; color: white; padding: px 0; }
    </style>
</head>
<body>
    <div class="container py-5">
        <h1 class="mb-4">Karthiswaran R - VLSI Enthusiast</h1>
        <p>Enthusiastic VLSI Engineer with a strong foundation in digital design, ASIC/FPGA development, and verification methodologies. Passionate about exploring advanced semiconductor technologies and design for testability (DFT). Experienced in HDL (Verilog/VHDL) coding, synthesis, and implementing complex digital circuits. Committed to continuous learning and contributing to innovative VLSI solutions.</p>
        <p>Email: <a href="mailto:karthi28974@gmail.com">karthi28974@gmail.com</a></p>
        <div class="mb-4">
            <a href="https://github.com/Karthiswaran-R" target="_blank" class="btn btn-dark me-2">
                <i class="fab fa-github"></i> GitHub
            </a>
            <a href="https://www.linkedin.com/in/karthiswaran-r" target="_blank" class="btn btn-primary">
                <i class="fab fa-linkedin"></i> LinkedIn
            </a>
        </div>

        <div class="card">
            <div class="card-body">
                <h2 class="card-title">Education</h2>
                <p>B.E Electronic Engineering (VLSI Design and Technology) - K.S. Rangasamy College of Technology (2023-2027)</p>
            </div>
        </div>

        <div class="card">
            <div class="card-body">
                <h2 class="card-title">Skills</h2>
                <ul>
                    <li>PCB Design (KiCAD, EasyEDA)</li>
                    <li>Web development (HTML, CSS, SQL, Bootstrap)</li>
                    <li>Programming Languages : Verilog , Python , C , C++</li>
                    <li>Operating Systems : Windows, Linux</li>
                </ul>
            </div>
        </div>

        <div class="card">
            <div class="card-body">
                <h2 class="card-title">Academic Projects</h2>
                <ul>
                    <li>LED Control using IC555 Timer</li>
                    <li>Automatic Parking Gate using Arduino & Ultrasonic Sensor</li>
                    <li>Smart Lighting System using Photodiode & Relay</li>
                </ul>
            </div>
        </div>

        <div class="card">
            <div class="card-body">
                <h2 class="card-title">Certifications</h2>
                <ul>
                    <li>PCB Design - K.S.Rangasamy College of Technology (July 2024)</li>
                    <li>AutoCAD - Guvi (April 2024)</li>
                    <li>Full Stack Development - I-BACUS-TECH (January 2024)</li>
                    <li>PCB Design & Fabrication - Enthu Tech (October 2024)</li>
                    <li>GIT - Guvi (October 2024)</li>
                    <li>VLSI Digital Design - Chip Design and Verilog Programming - Infosys (October 2024)</li>
                    <li>VLSI SoC Design using Verilog HDL - Maven Silicon (February 2025)</li>
                </ul>
            </div>
        </div>
    </div>
    <footer class="text-center">
        <p>&copy; 2025 Karthiswaran R. All Rights Reserved.</p>
    </footer>
</body>
</html>
