`timescale 1ps / 1 ps
module module_0 (
    output id_1,
    input id_2,
    input logic [id_1 : id_2] id_3,
    output id_4,
    output logic id_5,
    output id_6
);
  id_7 id_8 (
      .id_5(id_2),
      .id_6(id_4)
  );
endmodule
