INFO: [VRFC 10-2263] Analyzing Verilog file "F:/serial_adder/serial_adder.srcs/sources_1/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Full_adder/Full_adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/serial_adder/serial_adder.srcs/sources_1/new/serial_adde.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_adde
INFO: [VRFC 10-311] analyzing module sim
