<rss xmlns:atom="http://www.w3.org/2005/Atom" version="2.0"><channel><title>计算机体系结构 - 分类 - Wen Gao 的小站</title><link>https://salvely.github.io/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/</link><description>计算机体系结构 - 分类 - Wen Gao 的小站</description><generator>Hugo -- gohugo.io</generator><language>zh-CN</language><managingEditor>iamgwen9@gmail.com (Salvely)</managingEditor><webMaster>iamgwen9@gmail.com (Salvely)</webMaster><copyright>This work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.</copyright><lastBuildDate>Mon, 07 Apr 2025 18:31:01 +0800</lastBuildDate><atom:link href="https://salvely.github.io/categories/%E8%AE%A1%E7%AE%97%E6%9C%BA%E4%BD%93%E7%B3%BB%E7%BB%93%E6%9E%84/" rel="self" type="application/rss+xml"/><item><title>Verilog Language</title><link>https://salvely.github.io/verilog-language/</link><pubDate>Mon, 07 Apr 2025 18:31:01 +0800</pubDate><author><name>Wen Gao</name><uri>https://github.com/Salvely</uri><email>iamgwen9@gmail.com</email></author><guid>https://salvely.github.io/verilog-language/</guid><description></description></item><item><title>Getting Started</title><link>https://salvely.github.io/getting-started/</link><pubDate>Mon, 07 Apr 2025 18:15:25 +0800</pubDate><author><name>Wen Gao</name><uri>https://github.com/Salvely</uri><email>iamgwen9@gmail.com</email></author><guid>https://salvely.github.io/getting-started/</guid><description></description></item><item><title>&lt;Digital Design and Computer Architecture> MIPS 版本 阅读笔记</title><link>https://salvely.github.io/ddca%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0/</link><pubDate>Wed, 01 May 2024 09:36:04 +0800</pubDate><author><name>Wen Gao</name><uri>https://github.com/Salvely</uri><email>iamgwen9@gmail.com</email></author><guid>https://salvely.github.io/ddca%E9%98%85%E8%AF%BB%E7%AC%94%E8%AE%B0/</guid><description><![CDATA[<blockquote>
  <p>以下是 《Digital Design and Computer Architecture》 第 1-8 章的阅读笔记，目录采用原书结构，笔记内容为自己整理（3.5节 时序逻辑电路的时序特性分析跳过）。数字电路部分还可以参考这本教材：<a href="https://www.auhd.edu.ye/upfiles/elibrary/Azal2020-01-22-12-23-12-14318.pdf" target="_blank" rel="noopener noreferrer">Fundamentals of Digital Logic with Verilog Design, THIRD EDITION (auhd.edu.ye)</a></p>]]></description></item></channel></rss>