#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e549f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e54b80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1e462d0 .functor NOT 1, L_0x1eaf4b0, C4<0>, C4<0>, C4<0>;
L_0x1eaf290 .functor XOR 2, L_0x1eaf130, L_0x1eaf1f0, C4<00>, C4<00>;
L_0x1eaf3a0 .functor XOR 2, L_0x1eaf290, L_0x1eaf300, C4<00>, C4<00>;
v0x1ea7810_0 .net *"_ivl_10", 1 0, L_0x1eaf300;  1 drivers
v0x1ea7910_0 .net *"_ivl_12", 1 0, L_0x1eaf3a0;  1 drivers
v0x1ea79f0_0 .net *"_ivl_2", 1 0, L_0x1eaab30;  1 drivers
v0x1ea7ab0_0 .net *"_ivl_4", 1 0, L_0x1eaf130;  1 drivers
v0x1ea7b90_0 .net *"_ivl_6", 1 0, L_0x1eaf1f0;  1 drivers
v0x1ea7cc0_0 .net *"_ivl_8", 1 0, L_0x1eaf290;  1 drivers
v0x1ea7da0_0 .net "a", 0 0, v0x1ea2930_0;  1 drivers
v0x1ea7e40_0 .net "b", 0 0, v0x1ea29d0_0;  1 drivers
v0x1ea7ee0_0 .net "c", 0 0, v0x1ea2a70_0;  1 drivers
v0x1ea7f80_0 .var "clk", 0 0;
v0x1ea8020_0 .net "d", 0 0, v0x1ea2bb0_0;  1 drivers
v0x1ea80c0_0 .net "out_pos_dut", 0 0, L_0x1eaefd0;  1 drivers
v0x1ea8160_0 .net "out_pos_ref", 0 0, L_0x1ea9690;  1 drivers
v0x1ea8200_0 .net "out_sop_dut", 0 0, L_0x1eaca30;  1 drivers
v0x1ea82a0_0 .net "out_sop_ref", 0 0, L_0x1e7d0e0;  1 drivers
v0x1ea8340_0 .var/2u "stats1", 223 0;
v0x1ea83e0_0 .var/2u "strobe", 0 0;
v0x1ea8480_0 .net "tb_match", 0 0, L_0x1eaf4b0;  1 drivers
v0x1ea8550_0 .net "tb_mismatch", 0 0, L_0x1e462d0;  1 drivers
v0x1ea85f0_0 .net "wavedrom_enable", 0 0, v0x1ea2e80_0;  1 drivers
v0x1ea86c0_0 .net "wavedrom_title", 511 0, v0x1ea2f20_0;  1 drivers
L_0x1eaab30 .concat [ 1 1 0 0], L_0x1ea9690, L_0x1e7d0e0;
L_0x1eaf130 .concat [ 1 1 0 0], L_0x1ea9690, L_0x1e7d0e0;
L_0x1eaf1f0 .concat [ 1 1 0 0], L_0x1eaefd0, L_0x1eaca30;
L_0x1eaf300 .concat [ 1 1 0 0], L_0x1ea9690, L_0x1e7d0e0;
L_0x1eaf4b0 .cmp/eeq 2, L_0x1eaab30, L_0x1eaf3a0;
S_0x1e54d10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1e54b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1e466b0 .functor AND 1, v0x1ea2a70_0, v0x1ea2bb0_0, C4<1>, C4<1>;
L_0x1e46a90 .functor NOT 1, v0x1ea2930_0, C4<0>, C4<0>, C4<0>;
L_0x1e46e70 .functor NOT 1, v0x1ea29d0_0, C4<0>, C4<0>, C4<0>;
L_0x1e470f0 .functor AND 1, L_0x1e46a90, L_0x1e46e70, C4<1>, C4<1>;
L_0x1e5f580 .functor AND 1, L_0x1e470f0, v0x1ea2a70_0, C4<1>, C4<1>;
L_0x1e7d0e0 .functor OR 1, L_0x1e466b0, L_0x1e5f580, C4<0>, C4<0>;
L_0x1ea8b10 .functor NOT 1, v0x1ea29d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ea8b80 .functor OR 1, L_0x1ea8b10, v0x1ea2bb0_0, C4<0>, C4<0>;
L_0x1ea8c90 .functor AND 1, v0x1ea2a70_0, L_0x1ea8b80, C4<1>, C4<1>;
L_0x1ea8d50 .functor NOT 1, v0x1ea2930_0, C4<0>, C4<0>, C4<0>;
L_0x1ea8e20 .functor OR 1, L_0x1ea8d50, v0x1ea29d0_0, C4<0>, C4<0>;
L_0x1ea8e90 .functor AND 1, L_0x1ea8c90, L_0x1ea8e20, C4<1>, C4<1>;
L_0x1ea9010 .functor NOT 1, v0x1ea29d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ea9080 .functor OR 1, L_0x1ea9010, v0x1ea2bb0_0, C4<0>, C4<0>;
L_0x1ea8fa0 .functor AND 1, v0x1ea2a70_0, L_0x1ea9080, C4<1>, C4<1>;
L_0x1ea9210 .functor NOT 1, v0x1ea2930_0, C4<0>, C4<0>, C4<0>;
L_0x1ea9310 .functor OR 1, L_0x1ea9210, v0x1ea2bb0_0, C4<0>, C4<0>;
L_0x1ea93d0 .functor AND 1, L_0x1ea8fa0, L_0x1ea9310, C4<1>, C4<1>;
L_0x1ea9580 .functor XNOR 1, L_0x1ea8e90, L_0x1ea93d0, C4<0>, C4<0>;
v0x1e45c00_0 .net *"_ivl_0", 0 0, L_0x1e466b0;  1 drivers
v0x1e46000_0 .net *"_ivl_12", 0 0, L_0x1ea8b10;  1 drivers
v0x1e463e0_0 .net *"_ivl_14", 0 0, L_0x1ea8b80;  1 drivers
v0x1e467c0_0 .net *"_ivl_16", 0 0, L_0x1ea8c90;  1 drivers
v0x1e46ba0_0 .net *"_ivl_18", 0 0, L_0x1ea8d50;  1 drivers
v0x1e46f80_0 .net *"_ivl_2", 0 0, L_0x1e46a90;  1 drivers
v0x1e47200_0 .net *"_ivl_20", 0 0, L_0x1ea8e20;  1 drivers
v0x1ea0ea0_0 .net *"_ivl_24", 0 0, L_0x1ea9010;  1 drivers
v0x1ea0f80_0 .net *"_ivl_26", 0 0, L_0x1ea9080;  1 drivers
v0x1ea1060_0 .net *"_ivl_28", 0 0, L_0x1ea8fa0;  1 drivers
v0x1ea1140_0 .net *"_ivl_30", 0 0, L_0x1ea9210;  1 drivers
v0x1ea1220_0 .net *"_ivl_32", 0 0, L_0x1ea9310;  1 drivers
v0x1ea1300_0 .net *"_ivl_36", 0 0, L_0x1ea9580;  1 drivers
L_0x7fafebe49018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1ea13c0_0 .net *"_ivl_38", 0 0, L_0x7fafebe49018;  1 drivers
v0x1ea14a0_0 .net *"_ivl_4", 0 0, L_0x1e46e70;  1 drivers
v0x1ea1580_0 .net *"_ivl_6", 0 0, L_0x1e470f0;  1 drivers
v0x1ea1660_0 .net *"_ivl_8", 0 0, L_0x1e5f580;  1 drivers
v0x1ea1740_0 .net "a", 0 0, v0x1ea2930_0;  alias, 1 drivers
v0x1ea1800_0 .net "b", 0 0, v0x1ea29d0_0;  alias, 1 drivers
v0x1ea18c0_0 .net "c", 0 0, v0x1ea2a70_0;  alias, 1 drivers
v0x1ea1980_0 .net "d", 0 0, v0x1ea2bb0_0;  alias, 1 drivers
v0x1ea1a40_0 .net "out_pos", 0 0, L_0x1ea9690;  alias, 1 drivers
v0x1ea1b00_0 .net "out_sop", 0 0, L_0x1e7d0e0;  alias, 1 drivers
v0x1ea1bc0_0 .net "pos0", 0 0, L_0x1ea8e90;  1 drivers
v0x1ea1c80_0 .net "pos1", 0 0, L_0x1ea93d0;  1 drivers
L_0x1ea9690 .functor MUXZ 1, L_0x7fafebe49018, L_0x1ea8e90, L_0x1ea9580, C4<>;
S_0x1ea1e00 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1e54b80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1ea2930_0 .var "a", 0 0;
v0x1ea29d0_0 .var "b", 0 0;
v0x1ea2a70_0 .var "c", 0 0;
v0x1ea2b10_0 .net "clk", 0 0, v0x1ea7f80_0;  1 drivers
v0x1ea2bb0_0 .var "d", 0 0;
v0x1ea2ca0_0 .var/2u "fail", 0 0;
v0x1ea2d40_0 .var/2u "fail1", 0 0;
v0x1ea2de0_0 .net "tb_match", 0 0, L_0x1eaf4b0;  alias, 1 drivers
v0x1ea2e80_0 .var "wavedrom_enable", 0 0;
v0x1ea2f20_0 .var "wavedrom_title", 511 0;
E_0x1e53360/0 .event negedge, v0x1ea2b10_0;
E_0x1e53360/1 .event posedge, v0x1ea2b10_0;
E_0x1e53360 .event/or E_0x1e53360/0, E_0x1e53360/1;
S_0x1ea2130 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1ea1e00;
 .timescale -12 -12;
v0x1ea2370_0 .var/2s "i", 31 0;
E_0x1e53200 .event posedge, v0x1ea2b10_0;
S_0x1ea2470 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1ea1e00;
 .timescale -12 -12;
v0x1ea2670_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ea2750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1ea1e00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ea3100 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1e54b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ea9840 .functor NOT 1, v0x1ea29d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ea99e0 .functor AND 1, v0x1ea2930_0, L_0x1ea9840, C4<1>, C4<1>;
L_0x1ea9ac0 .functor NOT 1, v0x1ea2a70_0, C4<0>, C4<0>, C4<0>;
L_0x1ea9c40 .functor AND 1, L_0x1ea99e0, L_0x1ea9ac0, C4<1>, C4<1>;
L_0x1ea9d80 .functor NOT 1, v0x1ea2bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1ea9f00 .functor AND 1, L_0x1ea9c40, L_0x1ea9d80, C4<1>, C4<1>;
L_0x1eaa050 .functor NOT 1, v0x1ea2930_0, C4<0>, C4<0>, C4<0>;
L_0x1eaa1d0 .functor AND 1, L_0x1eaa050, v0x1ea29d0_0, C4<1>, C4<1>;
L_0x1eaa2e0 .functor NOT 1, v0x1ea2a70_0, C4<0>, C4<0>, C4<0>;
L_0x1eaa350 .functor AND 1, L_0x1eaa1d0, L_0x1eaa2e0, C4<1>, C4<1>;
L_0x1eaa4c0 .functor NOT 1, v0x1ea2bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1eaa530 .functor AND 1, L_0x1eaa350, L_0x1eaa4c0, C4<1>, C4<1>;
L_0x1eaa660 .functor OR 1, L_0x1ea9f00, L_0x1eaa530, C4<0>, C4<0>;
L_0x1eaa770 .functor NOT 1, v0x1ea2930_0, C4<0>, C4<0>, C4<0>;
L_0x1eaa5f0 .functor NOT 1, v0x1ea29d0_0, C4<0>, C4<0>, C4<0>;
L_0x1eaa860 .functor AND 1, L_0x1eaa770, L_0x1eaa5f0, C4<1>, C4<1>;
L_0x1eaaa00 .functor AND 1, L_0x1eaa860, v0x1ea2a70_0, C4<1>, C4<1>;
L_0x1eaaac0 .functor NOT 1, v0x1ea2bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1eaabd0 .functor AND 1, L_0x1eaaa00, L_0x1eaaac0, C4<1>, C4<1>;
L_0x1eaace0 .functor OR 1, L_0x1eaa660, L_0x1eaabd0, C4<0>, C4<0>;
L_0x1eaaea0 .functor NOT 1, v0x1ea2930_0, C4<0>, C4<0>, C4<0>;
L_0x1eaaf10 .functor NOT 1, v0x1ea29d0_0, C4<0>, C4<0>, C4<0>;
L_0x1eab040 .functor AND 1, L_0x1eaaea0, L_0x1eaaf10, C4<1>, C4<1>;
L_0x1eab150 .functor NOT 1, v0x1ea2a70_0, C4<0>, C4<0>, C4<0>;
L_0x1eab290 .functor AND 1, L_0x1eab040, L_0x1eab150, C4<1>, C4<1>;
L_0x1eab3a0 .functor AND 1, L_0x1eab290, v0x1ea2bb0_0, C4<1>, C4<1>;
L_0x1eab540 .functor OR 1, L_0x1eaace0, L_0x1eab3a0, C4<0>, C4<0>;
L_0x1eab650 .functor NOT 1, v0x1ea2930_0, C4<0>, C4<0>, C4<0>;
L_0x1eab7b0 .functor NOT 1, v0x1ea29d0_0, C4<0>, C4<0>, C4<0>;
L_0x1eab820 .functor AND 1, L_0x1eab650, L_0x1eab7b0, C4<1>, C4<1>;
L_0x1eaba30 .functor NOT 1, v0x1ea2a70_0, C4<0>, C4<0>, C4<0>;
L_0x1eabaa0 .functor AND 1, L_0x1eab820, L_0x1eaba30, C4<1>, C4<1>;
L_0x1eabcc0 .functor NOT 1, v0x1ea2bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1eabd30 .functor AND 1, L_0x1eabaa0, L_0x1eabcc0, C4<1>, C4<1>;
L_0x1eabf60 .functor OR 1, L_0x1eab540, L_0x1eabd30, C4<0>, C4<0>;
L_0x1eac070 .functor AND 1, v0x1ea2930_0, v0x1ea29d0_0, C4<1>, C4<1>;
L_0x1eac210 .functor AND 1, L_0x1eac070, v0x1ea2a70_0, C4<1>, C4<1>;
L_0x1eac2d0 .functor NOT 1, v0x1ea2bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1eac0e0 .functor AND 1, L_0x1eac210, L_0x1eac2d0, C4<1>, C4<1>;
L_0x1eac480 .functor OR 1, L_0x1eabf60, L_0x1eac0e0, C4<0>, C4<0>;
L_0x1eac6e0 .functor AND 1, v0x1ea2930_0, v0x1ea29d0_0, C4<1>, C4<1>;
L_0x1eac750 .functor AND 1, L_0x1eac6e0, v0x1ea2a70_0, C4<1>, C4<1>;
L_0x1eac970 .functor AND 1, L_0x1eac750, v0x1ea2bb0_0, C4<1>, C4<1>;
L_0x1eaca30 .functor OR 1, L_0x1eac480, L_0x1eac970, C4<0>, C4<0>;
L_0x1eacd00 .functor NOT 1, v0x1ea2930_0, C4<0>, C4<0>, C4<0>;
L_0x1eacd70 .functor NOT 1, v0x1ea29d0_0, C4<0>, C4<0>, C4<0>;
L_0x1eacf60 .functor OR 1, L_0x1eacd00, L_0x1eacd70, C4<0>, C4<0>;
L_0x1ead070 .functor OR 1, L_0x1eacf60, v0x1ea2a70_0, C4<0>, C4<0>;
L_0x1ead2c0 .functor OR 1, L_0x1ead070, v0x1ea2bb0_0, C4<0>, C4<0>;
L_0x1ead380 .functor NOT 1, v0x1ea29d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ead590 .functor OR 1, v0x1ea2930_0, L_0x1ead380, C4<0>, C4<0>;
L_0x1ead650 .functor NOT 1, v0x1ea2a70_0, C4<0>, C4<0>, C4<0>;
L_0x1eada80 .functor OR 1, L_0x1ead590, L_0x1ead650, C4<0>, C4<0>;
L_0x1eadb90 .functor NOT 1, v0x1ea2bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1eadfd0 .functor OR 1, L_0x1eada80, L_0x1eadb90, C4<0>, C4<0>;
L_0x1eae0e0 .functor AND 1, L_0x1ead2c0, L_0x1eadfd0, C4<1>, C4<1>;
L_0x1eae3c0 .functor NOT 1, v0x1ea2930_0, C4<0>, C4<0>, C4<0>;
L_0x1eae640 .functor OR 1, L_0x1eae3c0, v0x1ea29d0_0, C4<0>, C4<0>;
L_0x1eae8e0 .functor NOT 1, v0x1ea2a70_0, C4<0>, C4<0>, C4<0>;
L_0x1eae950 .functor OR 1, L_0x1eae640, L_0x1eae8e0, C4<0>, C4<0>;
L_0x1eaec50 .functor NOT 1, v0x1ea2bb0_0, C4<0>, C4<0>, C4<0>;
L_0x1eaecc0 .functor OR 1, L_0x1eae950, L_0x1eaec50, C4<0>, C4<0>;
L_0x1eaefd0 .functor AND 1, L_0x1eae0e0, L_0x1eaecc0, C4<1>, C4<1>;
v0x1ea32c0_0 .net *"_ivl_0", 0 0, L_0x1ea9840;  1 drivers
v0x1ea33a0_0 .net *"_ivl_10", 0 0, L_0x1ea9f00;  1 drivers
v0x1ea3480_0 .net *"_ivl_100", 0 0, L_0x1ead590;  1 drivers
v0x1ea3570_0 .net *"_ivl_102", 0 0, L_0x1ead650;  1 drivers
v0x1ea3650_0 .net *"_ivl_104", 0 0, L_0x1eada80;  1 drivers
v0x1ea3780_0 .net *"_ivl_106", 0 0, L_0x1eadb90;  1 drivers
v0x1ea3860_0 .net *"_ivl_108", 0 0, L_0x1eadfd0;  1 drivers
v0x1ea3940_0 .net *"_ivl_110", 0 0, L_0x1eae0e0;  1 drivers
v0x1ea3a20_0 .net *"_ivl_112", 0 0, L_0x1eae3c0;  1 drivers
v0x1ea3b90_0 .net *"_ivl_114", 0 0, L_0x1eae640;  1 drivers
v0x1ea3c70_0 .net *"_ivl_116", 0 0, L_0x1eae8e0;  1 drivers
v0x1ea3d50_0 .net *"_ivl_118", 0 0, L_0x1eae950;  1 drivers
v0x1ea3e30_0 .net *"_ivl_12", 0 0, L_0x1eaa050;  1 drivers
v0x1ea3f10_0 .net *"_ivl_120", 0 0, L_0x1eaec50;  1 drivers
v0x1ea3ff0_0 .net *"_ivl_122", 0 0, L_0x1eaecc0;  1 drivers
v0x1ea40d0_0 .net *"_ivl_14", 0 0, L_0x1eaa1d0;  1 drivers
v0x1ea41b0_0 .net *"_ivl_16", 0 0, L_0x1eaa2e0;  1 drivers
v0x1ea43a0_0 .net *"_ivl_18", 0 0, L_0x1eaa350;  1 drivers
v0x1ea4480_0 .net *"_ivl_2", 0 0, L_0x1ea99e0;  1 drivers
v0x1ea4560_0 .net *"_ivl_20", 0 0, L_0x1eaa4c0;  1 drivers
v0x1ea4640_0 .net *"_ivl_22", 0 0, L_0x1eaa530;  1 drivers
v0x1ea4720_0 .net *"_ivl_24", 0 0, L_0x1eaa660;  1 drivers
v0x1ea4800_0 .net *"_ivl_26", 0 0, L_0x1eaa770;  1 drivers
v0x1ea48e0_0 .net *"_ivl_28", 0 0, L_0x1eaa5f0;  1 drivers
v0x1ea49c0_0 .net *"_ivl_30", 0 0, L_0x1eaa860;  1 drivers
v0x1ea4aa0_0 .net *"_ivl_32", 0 0, L_0x1eaaa00;  1 drivers
v0x1ea4b80_0 .net *"_ivl_34", 0 0, L_0x1eaaac0;  1 drivers
v0x1ea4c60_0 .net *"_ivl_36", 0 0, L_0x1eaabd0;  1 drivers
v0x1ea4d40_0 .net *"_ivl_38", 0 0, L_0x1eaace0;  1 drivers
v0x1ea4e20_0 .net *"_ivl_4", 0 0, L_0x1ea9ac0;  1 drivers
v0x1ea4f00_0 .net *"_ivl_40", 0 0, L_0x1eaaea0;  1 drivers
v0x1ea4fe0_0 .net *"_ivl_42", 0 0, L_0x1eaaf10;  1 drivers
v0x1ea50c0_0 .net *"_ivl_44", 0 0, L_0x1eab040;  1 drivers
v0x1ea53b0_0 .net *"_ivl_46", 0 0, L_0x1eab150;  1 drivers
v0x1ea5490_0 .net *"_ivl_48", 0 0, L_0x1eab290;  1 drivers
v0x1ea5570_0 .net *"_ivl_50", 0 0, L_0x1eab3a0;  1 drivers
v0x1ea5650_0 .net *"_ivl_52", 0 0, L_0x1eab540;  1 drivers
v0x1ea5730_0 .net *"_ivl_54", 0 0, L_0x1eab650;  1 drivers
v0x1ea5810_0 .net *"_ivl_56", 0 0, L_0x1eab7b0;  1 drivers
v0x1ea58f0_0 .net *"_ivl_58", 0 0, L_0x1eab820;  1 drivers
v0x1ea59d0_0 .net *"_ivl_6", 0 0, L_0x1ea9c40;  1 drivers
v0x1ea5ab0_0 .net *"_ivl_60", 0 0, L_0x1eaba30;  1 drivers
v0x1ea5b90_0 .net *"_ivl_62", 0 0, L_0x1eabaa0;  1 drivers
v0x1ea5c70_0 .net *"_ivl_64", 0 0, L_0x1eabcc0;  1 drivers
v0x1ea5d50_0 .net *"_ivl_66", 0 0, L_0x1eabd30;  1 drivers
v0x1ea5e30_0 .net *"_ivl_68", 0 0, L_0x1eabf60;  1 drivers
v0x1ea5f10_0 .net *"_ivl_70", 0 0, L_0x1eac070;  1 drivers
v0x1ea5ff0_0 .net *"_ivl_72", 0 0, L_0x1eac210;  1 drivers
v0x1ea60d0_0 .net *"_ivl_74", 0 0, L_0x1eac2d0;  1 drivers
v0x1ea61b0_0 .net *"_ivl_76", 0 0, L_0x1eac0e0;  1 drivers
v0x1ea6290_0 .net *"_ivl_78", 0 0, L_0x1eac480;  1 drivers
v0x1ea6370_0 .net *"_ivl_8", 0 0, L_0x1ea9d80;  1 drivers
v0x1ea6450_0 .net *"_ivl_80", 0 0, L_0x1eac6e0;  1 drivers
v0x1ea6530_0 .net *"_ivl_82", 0 0, L_0x1eac750;  1 drivers
v0x1ea6610_0 .net *"_ivl_84", 0 0, L_0x1eac970;  1 drivers
v0x1ea66f0_0 .net *"_ivl_88", 0 0, L_0x1eacd00;  1 drivers
v0x1ea67d0_0 .net *"_ivl_90", 0 0, L_0x1eacd70;  1 drivers
v0x1ea68b0_0 .net *"_ivl_92", 0 0, L_0x1eacf60;  1 drivers
v0x1ea6990_0 .net *"_ivl_94", 0 0, L_0x1ead070;  1 drivers
v0x1ea6a70_0 .net *"_ivl_96", 0 0, L_0x1ead2c0;  1 drivers
v0x1ea6b50_0 .net *"_ivl_98", 0 0, L_0x1ead380;  1 drivers
v0x1ea6c30_0 .net "a", 0 0, v0x1ea2930_0;  alias, 1 drivers
v0x1ea6cd0_0 .net "b", 0 0, v0x1ea29d0_0;  alias, 1 drivers
v0x1ea6dc0_0 .net "c", 0 0, v0x1ea2a70_0;  alias, 1 drivers
v0x1ea6eb0_0 .net "d", 0 0, v0x1ea2bb0_0;  alias, 1 drivers
v0x1ea73b0_0 .net "out_pos", 0 0, L_0x1eaefd0;  alias, 1 drivers
v0x1ea7470_0 .net "out_sop", 0 0, L_0x1eaca30;  alias, 1 drivers
S_0x1ea75f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1e54b80;
 .timescale -12 -12;
E_0x1e3b9f0 .event anyedge, v0x1ea83e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ea83e0_0;
    %nor/r;
    %assign/vec4 v0x1ea83e0_0, 0;
    %wait E_0x1e3b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ea1e00;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ea2ca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ea2d40_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1ea1e00;
T_4 ;
    %wait E_0x1e53360;
    %load/vec4 v0x1ea2de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ea2ca0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ea1e00;
T_5 ;
    %wait E_0x1e53200;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %wait E_0x1e53200;
    %load/vec4 v0x1ea2ca0_0;
    %store/vec4 v0x1ea2d40_0, 0, 1;
    %fork t_1, S_0x1ea2130;
    %jmp t_0;
    .scope S_0x1ea2130;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ea2370_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1ea2370_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1e53200;
    %load/vec4 v0x1ea2370_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ea2370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1ea2370_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1ea1e00;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e53360;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1ea2bb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea2a70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea29d0_0, 0;
    %assign/vec4 v0x1ea2930_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ea2ca0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ea2d40_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e54b80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ea7f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ea83e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1e54b80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ea7f80_0;
    %inv;
    %store/vec4 v0x1ea7f80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1e54b80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ea2b10_0, v0x1ea8550_0, v0x1ea7da0_0, v0x1ea7e40_0, v0x1ea7ee0_0, v0x1ea8020_0, v0x1ea82a0_0, v0x1ea8200_0, v0x1ea8160_0, v0x1ea80c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1e54b80;
T_9 ;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1e54b80;
T_10 ;
    %wait E_0x1e53360;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ea8340_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea8340_0, 4, 32;
    %load/vec4 v0x1ea8480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea8340_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ea8340_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea8340_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ea82a0_0;
    %load/vec4 v0x1ea82a0_0;
    %load/vec4 v0x1ea8200_0;
    %xor;
    %load/vec4 v0x1ea82a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea8340_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea8340_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ea8160_0;
    %load/vec4 v0x1ea8160_0;
    %load/vec4 v0x1ea80c0_0;
    %xor;
    %load/vec4 v0x1ea8160_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea8340_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ea8340_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ea8340_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response15/top_module.sv";
