
cv04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a270  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  0800a430  0800a430  0000b430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a504  0800a504  0000c060  2**0
                  CONTENTS
  4 .ARM          00000008  0800a504  0800a504  0000b504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a50c  0800a50c  0000c060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a50c  0800a50c  0000b50c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a510  0800a510  0000b510  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20040000  0800a514  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002278  20040060  0800a574  0000c060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200422d8  0800a574  0000c2d8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000c060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028527  00000000  00000000  0000c090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004bf4  00000000  00000000  000345b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002028  00000000  00000000  000391b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000018f1  00000000  00000000  0003b1d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00004aae  00000000  00000000  0003cac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024741  00000000  00000000  00041577  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001270ee  00000000  00000000  00065cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018cda6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008d8c  00000000  00000000  0018cdec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00195b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20040060 	.word	0x20040060
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a418 	.word	0x0800a418

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20040064 	.word	0x20040064
 80001fc:	0800a418 	.word	0x0800a418

08000200 <__aeabi_uldivmod>:
 8000200:	b953      	cbnz	r3, 8000218 <__aeabi_uldivmod+0x18>
 8000202:	b94a      	cbnz	r2, 8000218 <__aeabi_uldivmod+0x18>
 8000204:	2900      	cmp	r1, #0
 8000206:	bf08      	it	eq
 8000208:	2800      	cmpeq	r0, #0
 800020a:	bf1c      	itt	ne
 800020c:	f04f 31ff 	movne.w	r1, #4294967295
 8000210:	f04f 30ff 	movne.w	r0, #4294967295
 8000214:	f000 b96a 	b.w	80004ec <__aeabi_idiv0>
 8000218:	f1ad 0c08 	sub.w	ip, sp, #8
 800021c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000220:	f000 f806 	bl	8000230 <__udivmoddi4>
 8000224:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000228:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800022c:	b004      	add	sp, #16
 800022e:	4770      	bx	lr

08000230 <__udivmoddi4>:
 8000230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000234:	9d08      	ldr	r5, [sp, #32]
 8000236:	460c      	mov	r4, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14e      	bne.n	80002da <__udivmoddi4+0xaa>
 800023c:	4694      	mov	ip, r2
 800023e:	458c      	cmp	ip, r1
 8000240:	4686      	mov	lr, r0
 8000242:	fab2 f282 	clz	r2, r2
 8000246:	d962      	bls.n	800030e <__udivmoddi4+0xde>
 8000248:	b14a      	cbz	r2, 800025e <__udivmoddi4+0x2e>
 800024a:	f1c2 0320 	rsb	r3, r2, #32
 800024e:	4091      	lsls	r1, r2
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	fa0c fc02 	lsl.w	ip, ip, r2
 8000258:	4319      	orrs	r1, r3
 800025a:	fa00 fe02 	lsl.w	lr, r0, r2
 800025e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000262:	fa1f f68c 	uxth.w	r6, ip
 8000266:	fbb1 f4f7 	udiv	r4, r1, r7
 800026a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800026e:	fb07 1114 	mls	r1, r7, r4, r1
 8000272:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000276:	fb04 f106 	mul.w	r1, r4, r6
 800027a:	4299      	cmp	r1, r3
 800027c:	d90a      	bls.n	8000294 <__udivmoddi4+0x64>
 800027e:	eb1c 0303 	adds.w	r3, ip, r3
 8000282:	f104 30ff 	add.w	r0, r4, #4294967295
 8000286:	f080 8112 	bcs.w	80004ae <__udivmoddi4+0x27e>
 800028a:	4299      	cmp	r1, r3
 800028c:	f240 810f 	bls.w	80004ae <__udivmoddi4+0x27e>
 8000290:	3c02      	subs	r4, #2
 8000292:	4463      	add	r3, ip
 8000294:	1a59      	subs	r1, r3, r1
 8000296:	fa1f f38e 	uxth.w	r3, lr
 800029a:	fbb1 f0f7 	udiv	r0, r1, r7
 800029e:	fb07 1110 	mls	r1, r7, r0, r1
 80002a2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002a6:	fb00 f606 	mul.w	r6, r0, r6
 80002aa:	429e      	cmp	r6, r3
 80002ac:	d90a      	bls.n	80002c4 <__udivmoddi4+0x94>
 80002ae:	eb1c 0303 	adds.w	r3, ip, r3
 80002b2:	f100 31ff 	add.w	r1, r0, #4294967295
 80002b6:	f080 80fc 	bcs.w	80004b2 <__udivmoddi4+0x282>
 80002ba:	429e      	cmp	r6, r3
 80002bc:	f240 80f9 	bls.w	80004b2 <__udivmoddi4+0x282>
 80002c0:	4463      	add	r3, ip
 80002c2:	3802      	subs	r0, #2
 80002c4:	1b9b      	subs	r3, r3, r6
 80002c6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa6>
 80002ce:	40d3      	lsrs	r3, r2
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xba>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb4>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa6>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x150>
 80002f2:	42a3      	cmp	r3, r4
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xcc>
 80002f6:	4290      	cmp	r0, r2
 80002f8:	f0c0 80f0 	bcc.w	80004dc <__udivmoddi4+0x2ac>
 80002fc:	1a86      	subs	r6, r0, r2
 80002fe:	eb64 0303 	sbc.w	r3, r4, r3
 8000302:	2001      	movs	r0, #1
 8000304:	2d00      	cmp	r5, #0
 8000306:	d0e6      	beq.n	80002d6 <__udivmoddi4+0xa6>
 8000308:	e9c5 6300 	strd	r6, r3, [r5]
 800030c:	e7e3      	b.n	80002d6 <__udivmoddi4+0xa6>
 800030e:	2a00      	cmp	r2, #0
 8000310:	f040 8090 	bne.w	8000434 <__udivmoddi4+0x204>
 8000314:	eba1 040c 	sub.w	r4, r1, ip
 8000318:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800031c:	fa1f f78c 	uxth.w	r7, ip
 8000320:	2101      	movs	r1, #1
 8000322:	fbb4 f6f8 	udiv	r6, r4, r8
 8000326:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032a:	fb08 4416 	mls	r4, r8, r6, r4
 800032e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000332:	fb07 f006 	mul.w	r0, r7, r6
 8000336:	4298      	cmp	r0, r3
 8000338:	d908      	bls.n	800034c <__udivmoddi4+0x11c>
 800033a:	eb1c 0303 	adds.w	r3, ip, r3
 800033e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x11a>
 8000344:	4298      	cmp	r0, r3
 8000346:	f200 80cd 	bhi.w	80004e4 <__udivmoddi4+0x2b4>
 800034a:	4626      	mov	r6, r4
 800034c:	1a1c      	subs	r4, r3, r0
 800034e:	fa1f f38e 	uxth.w	r3, lr
 8000352:	fbb4 f0f8 	udiv	r0, r4, r8
 8000356:	fb08 4410 	mls	r4, r8, r0, r4
 800035a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800035e:	fb00 f707 	mul.w	r7, r0, r7
 8000362:	429f      	cmp	r7, r3
 8000364:	d908      	bls.n	8000378 <__udivmoddi4+0x148>
 8000366:	eb1c 0303 	adds.w	r3, ip, r3
 800036a:	f100 34ff 	add.w	r4, r0, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x146>
 8000370:	429f      	cmp	r7, r3
 8000372:	f200 80b0 	bhi.w	80004d6 <__udivmoddi4+0x2a6>
 8000376:	4620      	mov	r0, r4
 8000378:	1bdb      	subs	r3, r3, r7
 800037a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x9c>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000390:	fa04 f301 	lsl.w	r3, r4, r1
 8000394:	ea43 030c 	orr.w	r3, r3, ip
 8000398:	40f4      	lsrs	r4, r6
 800039a:	fa00 f801 	lsl.w	r8, r0, r1
 800039e:	0c38      	lsrs	r0, r7, #16
 80003a0:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003a4:	fbb4 fef0 	udiv	lr, r4, r0
 80003a8:	fa1f fc87 	uxth.w	ip, r7
 80003ac:	fb00 441e 	mls	r4, r0, lr, r4
 80003b0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b4:	fb0e f90c 	mul.w	r9, lr, ip
 80003b8:	45a1      	cmp	r9, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d90a      	bls.n	80003d6 <__udivmoddi4+0x1a6>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003c6:	f080 8084 	bcs.w	80004d2 <__udivmoddi4+0x2a2>
 80003ca:	45a1      	cmp	r9, r4
 80003cc:	f240 8081 	bls.w	80004d2 <__udivmoddi4+0x2a2>
 80003d0:	f1ae 0e02 	sub.w	lr, lr, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	eba4 0409 	sub.w	r4, r4, r9
 80003da:	fa1f f983 	uxth.w	r9, r3
 80003de:	fbb4 f3f0 	udiv	r3, r4, r0
 80003e2:	fb00 4413 	mls	r4, r0, r3, r4
 80003e6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003ea:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ee:	45a4      	cmp	ip, r4
 80003f0:	d907      	bls.n	8000402 <__udivmoddi4+0x1d2>
 80003f2:	193c      	adds	r4, r7, r4
 80003f4:	f103 30ff 	add.w	r0, r3, #4294967295
 80003f8:	d267      	bcs.n	80004ca <__udivmoddi4+0x29a>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d965      	bls.n	80004ca <__udivmoddi4+0x29a>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000406:	fba0 9302 	umull	r9, r3, r0, r2
 800040a:	eba4 040c 	sub.w	r4, r4, ip
 800040e:	429c      	cmp	r4, r3
 8000410:	46ce      	mov	lr, r9
 8000412:	469c      	mov	ip, r3
 8000414:	d351      	bcc.n	80004ba <__udivmoddi4+0x28a>
 8000416:	d04e      	beq.n	80004b6 <__udivmoddi4+0x286>
 8000418:	b155      	cbz	r5, 8000430 <__udivmoddi4+0x200>
 800041a:	ebb8 030e 	subs.w	r3, r8, lr
 800041e:	eb64 040c 	sbc.w	r4, r4, ip
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	40cb      	lsrs	r3, r1
 8000428:	431e      	orrs	r6, r3
 800042a:	40cc      	lsrs	r4, r1
 800042c:	e9c5 6400 	strd	r6, r4, [r5]
 8000430:	2100      	movs	r1, #0
 8000432:	e750      	b.n	80002d6 <__udivmoddi4+0xa6>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f103 	lsr.w	r1, r0, r3
 800043c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000440:	fa24 f303 	lsr.w	r3, r4, r3
 8000444:	4094      	lsls	r4, r2
 8000446:	430c      	orrs	r4, r1
 8000448:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800044c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000450:	fa1f f78c 	uxth.w	r7, ip
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3110 	mls	r1, r8, r0, r3
 800045c:	0c23      	lsrs	r3, r4, #16
 800045e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000462:	fb00 f107 	mul.w	r1, r0, r7
 8000466:	4299      	cmp	r1, r3
 8000468:	d908      	bls.n	800047c <__udivmoddi4+0x24c>
 800046a:	eb1c 0303 	adds.w	r3, ip, r3
 800046e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000472:	d22c      	bcs.n	80004ce <__udivmoddi4+0x29e>
 8000474:	4299      	cmp	r1, r3
 8000476:	d92a      	bls.n	80004ce <__udivmoddi4+0x29e>
 8000478:	3802      	subs	r0, #2
 800047a:	4463      	add	r3, ip
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b2a4      	uxth	r4, r4
 8000480:	fbb3 f1f8 	udiv	r1, r3, r8
 8000484:	fb08 3311 	mls	r3, r8, r1, r3
 8000488:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800048c:	fb01 f307 	mul.w	r3, r1, r7
 8000490:	42a3      	cmp	r3, r4
 8000492:	d908      	bls.n	80004a6 <__udivmoddi4+0x276>
 8000494:	eb1c 0404 	adds.w	r4, ip, r4
 8000498:	f101 36ff 	add.w	r6, r1, #4294967295
 800049c:	d213      	bcs.n	80004c6 <__udivmoddi4+0x296>
 800049e:	42a3      	cmp	r3, r4
 80004a0:	d911      	bls.n	80004c6 <__udivmoddi4+0x296>
 80004a2:	3902      	subs	r1, #2
 80004a4:	4464      	add	r4, ip
 80004a6:	1ae4      	subs	r4, r4, r3
 80004a8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004ac:	e739      	b.n	8000322 <__udivmoddi4+0xf2>
 80004ae:	4604      	mov	r4, r0
 80004b0:	e6f0      	b.n	8000294 <__udivmoddi4+0x64>
 80004b2:	4608      	mov	r0, r1
 80004b4:	e706      	b.n	80002c4 <__udivmoddi4+0x94>
 80004b6:	45c8      	cmp	r8, r9
 80004b8:	d2ae      	bcs.n	8000418 <__udivmoddi4+0x1e8>
 80004ba:	ebb9 0e02 	subs.w	lr, r9, r2
 80004be:	eb63 0c07 	sbc.w	ip, r3, r7
 80004c2:	3801      	subs	r0, #1
 80004c4:	e7a8      	b.n	8000418 <__udivmoddi4+0x1e8>
 80004c6:	4631      	mov	r1, r6
 80004c8:	e7ed      	b.n	80004a6 <__udivmoddi4+0x276>
 80004ca:	4603      	mov	r3, r0
 80004cc:	e799      	b.n	8000402 <__udivmoddi4+0x1d2>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e7d4      	b.n	800047c <__udivmoddi4+0x24c>
 80004d2:	46d6      	mov	lr, sl
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1a6>
 80004d6:	4463      	add	r3, ip
 80004d8:	3802      	subs	r0, #2
 80004da:	e74d      	b.n	8000378 <__udivmoddi4+0x148>
 80004dc:	4606      	mov	r6, r0
 80004de:	4623      	mov	r3, r4
 80004e0:	4608      	mov	r0, r1
 80004e2:	e70f      	b.n	8000304 <__udivmoddi4+0xd4>
 80004e4:	3e02      	subs	r6, #2
 80004e6:	4463      	add	r3, ip
 80004e8:	e730      	b.n	800034c <__udivmoddi4+0x11c>
 80004ea:	bf00      	nop

080004ec <__aeabi_idiv0>:
 80004ec:	4770      	bx	lr
 80004ee:	bf00      	nop

080004f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004f4:	f000 feff 	bl	80012f6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004f8:	f000 f840 	bl	800057c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004fc:	f000 fa80 	bl	8000a00 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000500:	f000 f92e 	bl	8000760 <MX_LPUART1_UART_Init>
  MX_USART3_UART_Init();
 8000504:	f000 f97a 	bl	80007fc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000508:	f000 fa4c 	bl	80009a4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM7_Init();
 800050c:	f000 fa12 	bl	8000934 <MX_TIM7_Init>
  MX_ADC1_Init();
 8000510:	f000 f888 	bl	8000624 <MX_ADC1_Init>
  MX_TIM3_Init();
 8000514:	f000 f9be 	bl	8000894 <MX_TIM3_Init>
  MX_DAC1_Init();
 8000518:	f000 f8ee 	bl	80006f8 <MX_DAC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim3);
 800051c:	480f      	ldr	r0, [pc, #60]	@ (800055c <main+0x6c>)
 800051e:	f004 fe39 	bl	8005194 <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start_IT(&hadc1);
 8000522:	480f      	ldr	r0, [pc, #60]	@ (8000560 <main+0x70>)
 8000524:	f001 fa9e 	bl	8001a64 <HAL_ADC_Start_IT>
  HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8000528:	2100      	movs	r1, #0
 800052a:	480e      	ldr	r0, [pc, #56]	@ (8000564 <main+0x74>)
 800052c:	f002 fbc8 	bl	8002cc0 <HAL_DAC_Start>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000530:	f006 fbdc 	bl	8006cec <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Semaphore1 */
  Semaphore1Handle = osSemaphoreNew(1, 0, &Semaphore1_attributes);
 8000534:	4a0c      	ldr	r2, [pc, #48]	@ (8000568 <main+0x78>)
 8000536:	2100      	movs	r1, #0
 8000538:	2001      	movs	r0, #1
 800053a:	f006 fcb3 	bl	8006ea4 <osSemaphoreNew>
 800053e:	4603      	mov	r3, r0
 8000540:	4a0a      	ldr	r2, [pc, #40]	@ (800056c <main+0x7c>)
 8000542:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Filtrace */
  FiltraceHandle = osThreadNew(StartFiltrace, NULL, &Filtrace_attributes);
 8000544:	4a0a      	ldr	r2, [pc, #40]	@ (8000570 <main+0x80>)
 8000546:	2100      	movs	r1, #0
 8000548:	480a      	ldr	r0, [pc, #40]	@ (8000574 <main+0x84>)
 800054a:	f006 fc19 	bl	8006d80 <osThreadNew>
 800054e:	4603      	mov	r3, r0
 8000550:	4a09      	ldr	r2, [pc, #36]	@ (8000578 <main+0x88>)
 8000552:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000554:	f006 fbee 	bl	8006d34 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000558:	bf00      	nop
 800055a:	e7fd      	b.n	8000558 <main+0x68>
 800055c:	20040224 	.word	0x20040224
 8000560:	20040080 	.word	0x20040080
 8000564:	200400e8 	.word	0x200400e8
 8000568:	0800a484 	.word	0x0800a484
 800056c:	200407a4 	.word	0x200407a4
 8000570:	0800a460 	.word	0x0800a460
 8000574:	08000b79 	.word	0x08000b79
 8000578:	200407a0 	.word	0x200407a0

0800057c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b096      	sub	sp, #88	@ 0x58
 8000580:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000582:	f107 0314 	add.w	r3, r7, #20
 8000586:	2244      	movs	r2, #68	@ 0x44
 8000588:	2100      	movs	r1, #0
 800058a:	4618      	mov	r0, r3
 800058c:	f009 fe5c 	bl	800a248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000590:	463b      	mov	r3, r7
 8000592:	2200      	movs	r2, #0
 8000594:	601a      	str	r2, [r3, #0]
 8000596:	605a      	str	r2, [r3, #4]
 8000598:	609a      	str	r2, [r3, #8]
 800059a:	60da      	str	r2, [r3, #12]
 800059c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800059e:	2000      	movs	r0, #0
 80005a0:	f003 f8ba 	bl	8003718 <HAL_PWREx_ControlVoltageScaling>
 80005a4:	4603      	mov	r3, r0
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d001      	beq.n	80005ae <SystemClock_Config+0x32>
  {
    Error_Handler();
 80005aa:	f000 fb47 	bl	8000c3c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 80005ae:	2322      	movs	r3, #34	@ 0x22
 80005b0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005b2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80005b6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80005b8:	2301      	movs	r3, #1
 80005ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005bc:	2340      	movs	r3, #64	@ 0x40
 80005be:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005c0:	2302      	movs	r3, #2
 80005c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005c4:	2302      	movs	r3, #2
 80005c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 80005c8:	2302      	movs	r3, #2
 80005ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 80005cc:	231e      	movs	r3, #30
 80005ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005d0:	2302      	movs	r3, #2
 80005d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005d4:	2302      	movs	r3, #2
 80005d6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005d8:	2302      	movs	r3, #2
 80005da:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005dc:	f107 0314 	add.w	r3, r7, #20
 80005e0:	4618      	mov	r0, r3
 80005e2:	f003 f95d 	bl	80038a0 <HAL_RCC_OscConfig>
 80005e6:	4603      	mov	r3, r0
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d001      	beq.n	80005f0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80005ec:	f000 fb26 	bl	8000c3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005f0:	230f      	movs	r3, #15
 80005f2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005f4:	2303      	movs	r3, #3
 80005f6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000600:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000602:	2300      	movs	r3, #0
 8000604:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000606:	463b      	mov	r3, r7
 8000608:	2105      	movs	r1, #5
 800060a:	4618      	mov	r0, r3
 800060c:	f003 fd62 	bl	80040d4 <HAL_RCC_ClockConfig>
 8000610:	4603      	mov	r3, r0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d001      	beq.n	800061a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000616:	f000 fb11 	bl	8000c3c <Error_Handler>
  }
}
 800061a:	bf00      	nop
 800061c:	3758      	adds	r7, #88	@ 0x58
 800061e:	46bd      	mov	sp, r7
 8000620:	bd80      	pop	{r7, pc}
	...

08000624 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b086      	sub	sp, #24
 8000628:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800062a:	463b      	mov	r3, r7
 800062c:	2200      	movs	r2, #0
 800062e:	601a      	str	r2, [r3, #0]
 8000630:	605a      	str	r2, [r3, #4]
 8000632:	609a      	str	r2, [r3, #8]
 8000634:	60da      	str	r2, [r3, #12]
 8000636:	611a      	str	r2, [r3, #16]
 8000638:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800063a:	4b2c      	ldr	r3, [pc, #176]	@ (80006ec <MX_ADC1_Init+0xc8>)
 800063c:	4a2c      	ldr	r2, [pc, #176]	@ (80006f0 <MX_ADC1_Init+0xcc>)
 800063e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000640:	4b2a      	ldr	r3, [pc, #168]	@ (80006ec <MX_ADC1_Init+0xc8>)
 8000642:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8000646:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000648:	4b28      	ldr	r3, [pc, #160]	@ (80006ec <MX_ADC1_Init+0xc8>)
 800064a:	2200      	movs	r2, #0
 800064c:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800064e:	4b27      	ldr	r3, [pc, #156]	@ (80006ec <MX_ADC1_Init+0xc8>)
 8000650:	2200      	movs	r2, #0
 8000652:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000654:	4b25      	ldr	r3, [pc, #148]	@ (80006ec <MX_ADC1_Init+0xc8>)
 8000656:	2200      	movs	r2, #0
 8000658:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800065a:	4b24      	ldr	r3, [pc, #144]	@ (80006ec <MX_ADC1_Init+0xc8>)
 800065c:	2204      	movs	r2, #4
 800065e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000660:	4b22      	ldr	r3, [pc, #136]	@ (80006ec <MX_ADC1_Init+0xc8>)
 8000662:	2200      	movs	r2, #0
 8000664:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000666:	4b21      	ldr	r3, [pc, #132]	@ (80006ec <MX_ADC1_Init+0xc8>)
 8000668:	2200      	movs	r2, #0
 800066a:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800066c:	4b1f      	ldr	r3, [pc, #124]	@ (80006ec <MX_ADC1_Init+0xc8>)
 800066e:	2201      	movs	r2, #1
 8000670:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000672:	4b1e      	ldr	r3, [pc, #120]	@ (80006ec <MX_ADC1_Init+0xc8>)
 8000674:	2200      	movs	r2, #0
 8000676:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 800067a:	4b1c      	ldr	r3, [pc, #112]	@ (80006ec <MX_ADC1_Init+0xc8>)
 800067c:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000680:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000682:	4b1a      	ldr	r3, [pc, #104]	@ (80006ec <MX_ADC1_Init+0xc8>)
 8000684:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000688:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800068a:	4b18      	ldr	r3, [pc, #96]	@ (80006ec <MX_ADC1_Init+0xc8>)
 800068c:	2200      	movs	r2, #0
 800068e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000692:	4b16      	ldr	r3, [pc, #88]	@ (80006ec <MX_ADC1_Init+0xc8>)
 8000694:	2200      	movs	r2, #0
 8000696:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000698:	4b14      	ldr	r3, [pc, #80]	@ (80006ec <MX_ADC1_Init+0xc8>)
 800069a:	2200      	movs	r2, #0
 800069c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80006a0:	4812      	ldr	r0, [pc, #72]	@ (80006ec <MX_ADC1_Init+0xc8>)
 80006a2:	f001 f899 	bl	80017d8 <HAL_ADC_Init>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d001      	beq.n	80006b0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80006ac:	f000 fac6 	bl	8000c3c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006b0:	4b10      	ldr	r3, [pc, #64]	@ (80006f4 <MX_ADC1_Init+0xd0>)
 80006b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006b4:	2306      	movs	r3, #6
 80006b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80006b8:	2300      	movs	r3, #0
 80006ba:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006bc:	237f      	movs	r3, #127	@ 0x7f
 80006be:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006c0:	2304      	movs	r3, #4
 80006c2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006c8:	463b      	mov	r3, r7
 80006ca:	4619      	mov	r1, r3
 80006cc:	4807      	ldr	r0, [pc, #28]	@ (80006ec <MX_ADC1_Init+0xc8>)
 80006ce:	f001 fc53 	bl	8001f78 <HAL_ADC_ConfigChannel>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80006d8:	f000 fab0 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80006dc:	217f      	movs	r1, #127	@ 0x7f
 80006de:	4803      	ldr	r0, [pc, #12]	@ (80006ec <MX_ADC1_Init+0xc8>)
 80006e0:	f002 f958 	bl	8002994 <HAL_ADCEx_Calibration_Start>

  /* USER CODE END ADC1_Init 2 */

}
 80006e4:	bf00      	nop
 80006e6:	3718      	adds	r7, #24
 80006e8:	46bd      	mov	sp, r7
 80006ea:	bd80      	pop	{r7, pc}
 80006ec:	20040080 	.word	0x20040080
 80006f0:	50040000 	.word	0x50040000
 80006f4:	21800100 	.word	0x21800100

080006f8 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b08a      	sub	sp, #40	@ 0x28
 80006fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80006fe:	463b      	mov	r3, r7
 8000700:	2228      	movs	r2, #40	@ 0x28
 8000702:	2100      	movs	r1, #0
 8000704:	4618      	mov	r0, r3
 8000706:	f009 fd9f 	bl	800a248 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 800070a:	4b13      	ldr	r3, [pc, #76]	@ (8000758 <MX_DAC1_Init+0x60>)
 800070c:	4a13      	ldr	r2, [pc, #76]	@ (800075c <MX_DAC1_Init+0x64>)
 800070e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000710:	4811      	ldr	r0, [pc, #68]	@ (8000758 <MX_DAC1_Init+0x60>)
 8000712:	f002 fab3 	bl	8002c7c <HAL_DAC_Init>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800071c:	f000 fa8e 	bl	8000c3c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000720:	2300      	movs	r3, #0
 8000722:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000724:	2300      	movs	r3, #0
 8000726:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8000728:	2300      	movs	r3, #0
 800072a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800072c:	2300      	movs	r3, #0
 800072e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8000730:	2300      	movs	r3, #0
 8000732:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000738:	463b      	mov	r3, r7
 800073a:	2200      	movs	r2, #0
 800073c:	4619      	mov	r1, r3
 800073e:	4806      	ldr	r0, [pc, #24]	@ (8000758 <MX_DAC1_Init+0x60>)
 8000740:	f002 fb74 	bl	8002e2c <HAL_DAC_ConfigChannel>
 8000744:	4603      	mov	r3, r0
 8000746:	2b00      	cmp	r3, #0
 8000748:	d001      	beq.n	800074e <MX_DAC1_Init+0x56>
  {
    Error_Handler();
 800074a:	f000 fa77 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800074e:	bf00      	nop
 8000750:	3728      	adds	r7, #40	@ 0x28
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	200400e8 	.word	0x200400e8
 800075c:	40007400 	.word	0x40007400

08000760 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000764:	4b22      	ldr	r3, [pc, #136]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 8000766:	4a23      	ldr	r2, [pc, #140]	@ (80007f4 <MX_LPUART1_UART_Init+0x94>)
 8000768:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800076a:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 800076c:	4a22      	ldr	r2, [pc, #136]	@ (80007f8 <MX_LPUART1_UART_Init+0x98>)
 800076e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 8000770:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 8000772:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000776:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000778:	4b1d      	ldr	r3, [pc, #116]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800077e:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000784:	4b1a      	ldr	r3, [pc, #104]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 8000786:	220c      	movs	r2, #12
 8000788:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078a:	4b19      	ldr	r3, [pc, #100]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 800078c:	2200      	movs	r2, #0
 800078e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000790:	4b17      	ldr	r3, [pc, #92]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 8000792:	2200      	movs	r2, #0
 8000794:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000796:	4b16      	ldr	r3, [pc, #88]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 8000798:	2200      	movs	r2, #0
 800079a:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800079c:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 800079e:	2200      	movs	r2, #0
 80007a0:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80007a2:	4b13      	ldr	r3, [pc, #76]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80007a8:	4811      	ldr	r0, [pc, #68]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 80007aa:	f005 f941 	bl	8005a30 <HAL_UART_Init>
 80007ae:	4603      	mov	r3, r0
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d001      	beq.n	80007b8 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80007b4:	f000 fa42 	bl	8000c3c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007b8:	2100      	movs	r1, #0
 80007ba:	480d      	ldr	r0, [pc, #52]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 80007bc:	f005 fedc 	bl	8006578 <HAL_UARTEx_SetTxFifoThreshold>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80007c6:	f000 fa39 	bl	8000c3c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ca:	2100      	movs	r1, #0
 80007cc:	4808      	ldr	r0, [pc, #32]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 80007ce:	f005 ff11 	bl	80065f4 <HAL_UARTEx_SetRxFifoThreshold>
 80007d2:	4603      	mov	r3, r0
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d001      	beq.n	80007dc <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80007d8:	f000 fa30 	bl	8000c3c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80007dc:	4804      	ldr	r0, [pc, #16]	@ (80007f0 <MX_LPUART1_UART_Init+0x90>)
 80007de:	f005 fe92 	bl	8006506 <HAL_UARTEx_DisableFifoMode>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80007e8:	f000 fa28 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	200400fc 	.word	0x200400fc
 80007f4:	40008000 	.word	0x40008000
 80007f8:	00033324 	.word	0x00033324

080007fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000800:	4b22      	ldr	r3, [pc, #136]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000802:	4a23      	ldr	r2, [pc, #140]	@ (8000890 <MX_USART3_UART_Init+0x94>)
 8000804:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000806:	4b21      	ldr	r3, [pc, #132]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000808:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800080c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800080e:	4b1f      	ldr	r3, [pc, #124]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000814:	4b1d      	ldr	r3, [pc, #116]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800081a:	4b1c      	ldr	r3, [pc, #112]	@ (800088c <MX_USART3_UART_Init+0x90>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000820:	4b1a      	ldr	r3, [pc, #104]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000822:	220c      	movs	r2, #12
 8000824:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000826:	4b19      	ldr	r3, [pc, #100]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800082c:	4b17      	ldr	r3, [pc, #92]	@ (800088c <MX_USART3_UART_Init+0x90>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000832:	4b16      	ldr	r3, [pc, #88]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000834:	2200      	movs	r2, #0
 8000836:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000838:	4b14      	ldr	r3, [pc, #80]	@ (800088c <MX_USART3_UART_Init+0x90>)
 800083a:	2200      	movs	r2, #0
 800083c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800083e:	4b13      	ldr	r3, [pc, #76]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000840:	2200      	movs	r2, #0
 8000842:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000844:	4811      	ldr	r0, [pc, #68]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000846:	f005 f8f3 	bl	8005a30 <HAL_UART_Init>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000850:	f000 f9f4 	bl	8000c3c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000854:	2100      	movs	r1, #0
 8000856:	480d      	ldr	r0, [pc, #52]	@ (800088c <MX_USART3_UART_Init+0x90>)
 8000858:	f005 fe8e 	bl	8006578 <HAL_UARTEx_SetTxFifoThreshold>
 800085c:	4603      	mov	r3, r0
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000862:	f000 f9eb 	bl	8000c3c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000866:	2100      	movs	r1, #0
 8000868:	4808      	ldr	r0, [pc, #32]	@ (800088c <MX_USART3_UART_Init+0x90>)
 800086a:	f005 fec3 	bl	80065f4 <HAL_UARTEx_SetRxFifoThreshold>
 800086e:	4603      	mov	r3, r0
 8000870:	2b00      	cmp	r3, #0
 8000872:	d001      	beq.n	8000878 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000874:	f000 f9e2 	bl	8000c3c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000878:	4804      	ldr	r0, [pc, #16]	@ (800088c <MX_USART3_UART_Init+0x90>)
 800087a:	f005 fe44 	bl	8006506 <HAL_UARTEx_DisableFifoMode>
 800087e:	4603      	mov	r3, r0
 8000880:	2b00      	cmp	r3, #0
 8000882:	d001      	beq.n	8000888 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000884:	f000 f9da 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000888:	bf00      	nop
 800088a:	bd80      	pop	{r7, pc}
 800088c:	20040190 	.word	0x20040190
 8000890:	40004800 	.word	0x40004800

08000894 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b088      	sub	sp, #32
 8000898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800089a:	f107 0310 	add.w	r3, r7, #16
 800089e:	2200      	movs	r2, #0
 80008a0:	601a      	str	r2, [r3, #0]
 80008a2:	605a      	str	r2, [r3, #4]
 80008a4:	609a      	str	r2, [r3, #8]
 80008a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008a8:	1d3b      	adds	r3, r7, #4
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80008b2:	4b1e      	ldr	r3, [pc, #120]	@ (800092c <MX_TIM3_Init+0x98>)
 80008b4:	4a1e      	ldr	r2, [pc, #120]	@ (8000930 <MX_TIM3_Init+0x9c>)
 80008b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6000-1;
 80008b8:	4b1c      	ldr	r3, [pc, #112]	@ (800092c <MX_TIM3_Init+0x98>)
 80008ba:	f241 726f 	movw	r2, #5999	@ 0x176f
 80008be:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008c0:	4b1a      	ldr	r3, [pc, #104]	@ (800092c <MX_TIM3_Init+0x98>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000-1;
 80008c6:	4b19      	ldr	r3, [pc, #100]	@ (800092c <MX_TIM3_Init+0x98>)
 80008c8:	f242 720f 	movw	r2, #9999	@ 0x270f
 80008cc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008ce:	4b17      	ldr	r3, [pc, #92]	@ (800092c <MX_TIM3_Init+0x98>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80008d4:	4b15      	ldr	r3, [pc, #84]	@ (800092c <MX_TIM3_Init+0x98>)
 80008d6:	2280      	movs	r2, #128	@ 0x80
 80008d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80008da:	4814      	ldr	r0, [pc, #80]	@ (800092c <MX_TIM3_Init+0x98>)
 80008dc:	f004 fc02 	bl	80050e4 <HAL_TIM_Base_Init>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 80008e6:	f000 f9a9 	bl	8000c3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008ee:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80008f0:	f107 0310 	add.w	r3, r7, #16
 80008f4:	4619      	mov	r1, r3
 80008f6:	480d      	ldr	r0, [pc, #52]	@ (800092c <MX_TIM3_Init+0x98>)
 80008f8:	f004 fdc3 	bl	8005482 <HAL_TIM_ConfigClockSource>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8000902:	f000 f99b 	bl	8000c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000906:	2320      	movs	r3, #32
 8000908:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800090a:	2300      	movs	r3, #0
 800090c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	4619      	mov	r1, r3
 8000912:	4806      	ldr	r0, [pc, #24]	@ (800092c <MX_TIM3_Init+0x98>)
 8000914:	f004 ffe6 	bl	80058e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000918:	4603      	mov	r3, r0
 800091a:	2b00      	cmp	r3, #0
 800091c:	d001      	beq.n	8000922 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 800091e:	f000 f98d 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000922:	bf00      	nop
 8000924:	3720      	adds	r7, #32
 8000926:	46bd      	mov	sp, r7
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20040224 	.word	0x20040224
 8000930:	40000400 	.word	0x40000400

08000934 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800093a:	1d3b      	adds	r3, r7, #4
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	605a      	str	r2, [r3, #4]
 8000942:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8000944:	4b15      	ldr	r3, [pc, #84]	@ (800099c <MX_TIM7_Init+0x68>)
 8000946:	4a16      	ldr	r2, [pc, #88]	@ (80009a0 <MX_TIM7_Init+0x6c>)
 8000948:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 6000-1;
 800094a:	4b14      	ldr	r3, [pc, #80]	@ (800099c <MX_TIM7_Init+0x68>)
 800094c:	f241 726f 	movw	r2, #5999	@ 0x176f
 8000950:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000952:	4b12      	ldr	r3, [pc, #72]	@ (800099c <MX_TIM7_Init+0x68>)
 8000954:	2200      	movs	r2, #0
 8000956:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000-1;
 8000958:	4b10      	ldr	r3, [pc, #64]	@ (800099c <MX_TIM7_Init+0x68>)
 800095a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800095e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000960:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <MX_TIM7_Init+0x68>)
 8000962:	2280      	movs	r2, #128	@ 0x80
 8000964:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8000966:	480d      	ldr	r0, [pc, #52]	@ (800099c <MX_TIM7_Init+0x68>)
 8000968:	f004 fbbc 	bl	80050e4 <HAL_TIM_Base_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8000972:	f000 f963 	bl	8000c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000976:	2320      	movs	r3, #32
 8000978:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800097a:	2300      	movs	r3, #0
 800097c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800097e:	1d3b      	adds	r3, r7, #4
 8000980:	4619      	mov	r1, r3
 8000982:	4806      	ldr	r0, [pc, #24]	@ (800099c <MX_TIM7_Init+0x68>)
 8000984:	f004 ffae 	bl	80058e4 <HAL_TIMEx_MasterConfigSynchronization>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 800098e:	f000 f955 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8000992:	bf00      	nop
 8000994:	3710      	adds	r7, #16
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
 800099a:	bf00      	nop
 800099c:	20040270 	.word	0x20040270
 80009a0:	40001400 	.word	0x40001400

080009a4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80009a8:	4b14      	ldr	r3, [pc, #80]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009aa:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80009ae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80009b0:	4b12      	ldr	r3, [pc, #72]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b2:	2206      	movs	r2, #6
 80009b4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80009b6:	4b11      	ldr	r3, [pc, #68]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b8:	2202      	movs	r2, #2
 80009ba:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009bc:	4b0f      	ldr	r3, [pc, #60]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009be:	2202      	movs	r2, #2
 80009c0:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009c2:	4b0e      	ldr	r3, [pc, #56]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c4:	2201      	movs	r2, #1
 80009c6:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009c8:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009ce:	4b0b      	ldr	r3, [pc, #44]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 80009d4:	4b09      	ldr	r3, [pc, #36]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009d6:	2201      	movs	r2, #1
 80009d8:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009da:	4b08      	ldr	r3, [pc, #32]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009dc:	2200      	movs	r2, #0
 80009de:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009e0:	4b06      	ldr	r3, [pc, #24]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e2:	2201      	movs	r2, #1
 80009e4:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009e6:	4805      	ldr	r0, [pc, #20]	@ (80009fc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009e8:	f002 fd43 	bl	8003472 <HAL_PCD_Init>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009f2:	f000 f923 	bl	8000c3c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009f6:	bf00      	nop
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	200402bc 	.word	0x200402bc

08000a00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b08c      	sub	sp, #48	@ 0x30
 8000a04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a06:	f107 031c 	add.w	r3, r7, #28
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	609a      	str	r2, [r3, #8]
 8000a12:	60da      	str	r2, [r3, #12]
 8000a14:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a16:	4b4c      	ldr	r3, [pc, #304]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a1a:	4a4b      	ldr	r2, [pc, #300]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a1c:	f043 0304 	orr.w	r3, r3, #4
 8000a20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a22:	4b49      	ldr	r3, [pc, #292]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a26:	f003 0304 	and.w	r3, r3, #4
 8000a2a:	61bb      	str	r3, [r7, #24]
 8000a2c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a2e:	4b46      	ldr	r3, [pc, #280]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a32:	4a45      	ldr	r2, [pc, #276]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a38:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a3a:	4b43      	ldr	r3, [pc, #268]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000a42:	617b      	str	r3, [r7, #20]
 8000a44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	4b40      	ldr	r3, [pc, #256]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a4a:	4a3f      	ldr	r2, [pc, #252]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a4c:	f043 0301 	orr.w	r3, r3, #1
 8000a50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a52:	4b3d      	ldr	r3, [pc, #244]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a56:	f003 0301 	and.w	r3, r3, #1
 8000a5a:	613b      	str	r3, [r7, #16]
 8000a5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a5e:	4b3a      	ldr	r3, [pc, #232]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a62:	4a39      	ldr	r2, [pc, #228]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a64:	f043 0302 	orr.w	r3, r3, #2
 8000a68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a6a:	4b37      	ldr	r3, [pc, #220]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6e:	f003 0302 	and.w	r3, r3, #2
 8000a72:	60fb      	str	r3, [r7, #12]
 8000a74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a76:	4b34      	ldr	r3, [pc, #208]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a7a:	4a33      	ldr	r2, [pc, #204]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a7c:	f043 0308 	orr.w	r3, r3, #8
 8000a80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a82:	4b31      	ldr	r3, [pc, #196]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a86:	f003 0308 	and.w	r3, r3, #8
 8000a8a:	60bb      	str	r3, [r7, #8]
 8000a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a8e:	4b2e      	ldr	r3, [pc, #184]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	4a2d      	ldr	r2, [pc, #180]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a9a:	4b2b      	ldr	r3, [pc, #172]	@ (8000b48 <MX_GPIO_Init+0x148>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000aa6:	f002 feeb 	bl	8003880 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 8000ab0:	4826      	ldr	r0, [pc, #152]	@ (8000b4c <MX_GPIO_Init+0x14c>)
 8000ab2:	f002 fca3 	bl	80033fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2140      	movs	r1, #64	@ 0x40
 8000aba:	4825      	ldr	r0, [pc, #148]	@ (8000b50 <MX_GPIO_Init+0x150>)
 8000abc:	f002 fc9e 	bl	80033fc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000ac0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ac6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000aca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000acc:	2300      	movs	r3, #0
 8000ace:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ad0:	f107 031c 	add.w	r3, r7, #28
 8000ad4:	4619      	mov	r1, r3
 8000ad6:	481f      	ldr	r0, [pc, #124]	@ (8000b54 <MX_GPIO_Init+0x154>)
 8000ad8:	f002 fafe 	bl	80030d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 8000adc:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 8000ae0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ae2:	2301      	movs	r3, #1
 8000ae4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aea:	2300      	movs	r3, #0
 8000aec:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aee:	f107 031c 	add.w	r3, r7, #28
 8000af2:	4619      	mov	r1, r3
 8000af4:	4815      	ldr	r0, [pc, #84]	@ (8000b4c <MX_GPIO_Init+0x14c>)
 8000af6:	f002 faef 	bl	80030d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000afa:	2320      	movs	r3, #32
 8000afc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000afe:	2300      	movs	r3, #0
 8000b00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b02:	2300      	movs	r3, #0
 8000b04:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b06:	f107 031c 	add.w	r3, r7, #28
 8000b0a:	4619      	mov	r1, r3
 8000b0c:	4810      	ldr	r0, [pc, #64]	@ (8000b50 <MX_GPIO_Init+0x150>)
 8000b0e:	f002 fae3 	bl	80030d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000b12:	2340      	movs	r3, #64	@ 0x40
 8000b14:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b16:	2301      	movs	r3, #1
 8000b18:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1a:	2300      	movs	r3, #0
 8000b1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000b22:	f107 031c 	add.w	r3, r7, #28
 8000b26:	4619      	mov	r1, r3
 8000b28:	4809      	ldr	r0, [pc, #36]	@ (8000b50 <MX_GPIO_Init+0x150>)
 8000b2a:	f002 fad5 	bl	80030d8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000b2e:	2200      	movs	r2, #0
 8000b30:	2105      	movs	r1, #5
 8000b32:	2028      	movs	r0, #40	@ 0x28
 8000b34:	f002 f878 	bl	8002c28 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b38:	2028      	movs	r0, #40	@ 0x28
 8000b3a:	f002 f891 	bl	8002c60 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b3e:	bf00      	nop
 8000b40:	3730      	adds	r7, #48	@ 0x30
 8000b42:	46bd      	mov	sp, r7
 8000b44:	bd80      	pop	{r7, pc}
 8000b46:	bf00      	nop
 8000b48:	40021000 	.word	0x40021000
 8000b4c:	48000400 	.word	0x48000400
 8000b50:	48001800 	.word	0x48001800
 8000b54:	48000800 	.word	0x48000800

08000b58 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_ADC_ConvCpltCallback (ADC_HandleTypeDef * hadc) {
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
	osSemaphoreRelease(Semaphore1Handle);
 8000b60:	4b04      	ldr	r3, [pc, #16]	@ (8000b74 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4618      	mov	r0, r3
 8000b66:	f006 fa79 	bl	800705c <osSemaphoreRelease>
}
 8000b6a:	bf00      	nop
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	200407a4 	.word	0x200407a4

08000b78 <StartFiltrace>:
  * @retval None
  */
/* USER CODE END Header_StartFiltrace */
#define N 10
void StartFiltrace(void *argument)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b090      	sub	sp, #64	@ 0x40
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint32_t x; // Promnn pro aktuln vzorek
  uint32_t buffer[N] = {0}; // Kruhov buffer pro N vzork, inicializovn na 0
 8000b80:	f107 030c 	add.w	r3, r7, #12
 8000b84:	2228      	movs	r2, #40	@ 0x28
 8000b86:	2100      	movs	r1, #0
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f009 fb5d 	bl	800a248 <memset>
  int index = 0; // Index pro pstup do bufferu
 8000b8e:	2300      	movs	r3, #0
 8000b90:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t sum = 0; // Souet vech prvk v bufferu
 8000b92:	2300      	movs	r3, #0
 8000b94:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Infinite loop */
  for (;;)
  {
    // Zskn novho ADC vzorku
    x = HAL_ADC_GetValue(&hadc1);
 8000b96:	481b      	ldr	r0, [pc, #108]	@ (8000c04 <StartFiltrace+0x8c>)
 8000b98:	f001 f818 	bl	8001bcc <HAL_ADC_GetValue>
 8000b9c:	6378      	str	r0, [r7, #52]	@ 0x34

    // Aktualizace bufferu
    sum -= buffer[index]; // Odeti star prvek z celkovho soutu
 8000b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000ba0:	009b      	lsls	r3, r3, #2
 8000ba2:	3340      	adds	r3, #64	@ 0x40
 8000ba4:	443b      	add	r3, r7
 8000ba6:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8000baa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	63bb      	str	r3, [r7, #56]	@ 0x38
    buffer[index] = x; // Pepi aktuln prvek novm vzorkem
 8000bb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bb2:	009b      	lsls	r3, r3, #2
 8000bb4:	3340      	adds	r3, #64	@ 0x40
 8000bb6:	443b      	add	r3, r7
 8000bb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8000bba:	f843 2c34 	str.w	r2, [r3, #-52]
    sum += x; // Piti nov prvek do celkovho soutu
 8000bbe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8000bc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000bc2:	4413      	add	r3, r2
 8000bc4:	63bb      	str	r3, [r7, #56]	@ 0x38

    // Posun indexu v kruhovm bufferu
    index = (index + 1) % N;
 8000bc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000bc8:	1c5a      	adds	r2, r3, #1
 8000bca:	4b0f      	ldr	r3, [pc, #60]	@ (8000c08 <StartFiltrace+0x90>)
 8000bcc:	fb83 1302 	smull	r1, r3, r3, r2
 8000bd0:	1099      	asrs	r1, r3, #2
 8000bd2:	17d3      	asrs	r3, r2, #31
 8000bd4:	1ac9      	subs	r1, r1, r3
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	009b      	lsls	r3, r3, #2
 8000bda:	440b      	add	r3, r1
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	1ad3      	subs	r3, r2, r3
 8000be0:	63fb      	str	r3, [r7, #60]	@ 0x3c

    // Vpoet klouzavho prmru
    ADCData = sum / N;
 8000be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000be4:	4a09      	ldr	r2, [pc, #36]	@ (8000c0c <StartFiltrace+0x94>)
 8000be6:	fba2 2303 	umull	r2, r3, r2, r3
 8000bea:	08db      	lsrs	r3, r3, #3
 8000bec:	4a08      	ldr	r2, [pc, #32]	@ (8000c10 <StartFiltrace+0x98>)
 8000bee:	6013      	str	r3, [r2, #0]

    // Synchronizace s dalmi koly (pokud je poteba)
    osSemaphoreAcquire(Semaphore1Handle, osWaitForever);
 8000bf0:	4b08      	ldr	r3, [pc, #32]	@ (8000c14 <StartFiltrace+0x9c>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f006 f9dd 	bl	8006fb8 <osSemaphoreAcquire>
    x = HAL_ADC_GetValue(&hadc1);
 8000bfe:	bf00      	nop
 8000c00:	e7c9      	b.n	8000b96 <StartFiltrace+0x1e>
 8000c02:	bf00      	nop
 8000c04:	20040080 	.word	0x20040080
 8000c08:	66666667 	.word	0x66666667
 8000c0c:	cccccccd 	.word	0xcccccccd
 8000c10:	2004007c 	.word	0x2004007c
 8000c14:	200407a4 	.word	0x200407a4

08000c18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	4a04      	ldr	r2, [pc, #16]	@ (8000c38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c26:	4293      	cmp	r3, r2
 8000c28:	d101      	bne.n	8000c2e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c2a:	f000 fb7d 	bl	8001328 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
	if (htim==&htim3){
	}
  /* USER CODE END Callback 1 */
}
 8000c2e:	bf00      	nop
 8000c30:	3708      	adds	r7, #8
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	40001000 	.word	0x40001000

08000c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c40:	b672      	cpsid	i
}
 8000c42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c44:	bf00      	nop
 8000c46:	e7fd      	b.n	8000c44 <Error_Handler+0x8>

08000c48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b082      	sub	sp, #8
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c4e:	4b11      	ldr	r3, [pc, #68]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c52:	4a10      	ldr	r2, [pc, #64]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c54:	f043 0301 	orr.w	r3, r3, #1
 8000c58:	6613      	str	r3, [r2, #96]	@ 0x60
 8000c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000c5e:	f003 0301 	and.w	r3, r3, #1
 8000c62:	607b      	str	r3, [r7, #4]
 8000c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c66:	4b0b      	ldr	r3, [pc, #44]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c70:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c72:	4b08      	ldr	r3, [pc, #32]	@ (8000c94 <HAL_MspInit+0x4c>)
 8000c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c7a:	603b      	str	r3, [r7, #0]
 8000c7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c7e:	2200      	movs	r2, #0
 8000c80:	210f      	movs	r1, #15
 8000c82:	f06f 0001 	mvn.w	r0, #1
 8000c86:	f001 ffcf 	bl	8002c28 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40021000 	.word	0x40021000

08000c98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b0ae      	sub	sp, #184	@ 0xb8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
 8000cac:	60da      	str	r2, [r3, #12]
 8000cae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000cb0:	f107 0310 	add.w	r3, r7, #16
 8000cb4:	2294      	movs	r2, #148	@ 0x94
 8000cb6:	2100      	movs	r1, #0
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f009 fac5 	bl	800a248 <memset>
  if(hadc->Instance==ADC1)
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	4a2b      	ldr	r2, [pc, #172]	@ (8000d70 <HAL_ADC_MspInit+0xd8>)
 8000cc4:	4293      	cmp	r3, r2
 8000cc6:	d14f      	bne.n	8000d68 <HAL_ADC_MspInit+0xd0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000cc8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000ccc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000cce:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000cd2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000cd6:	2302      	movs	r3, #2
 8000cd8:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000cda:	2301      	movs	r3, #1
 8000cdc:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 8000cde:	230c      	movs	r3, #12
 8000ce0:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000ce2:	2302      	movs	r3, #2
 8000ce4:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000ce6:	2302      	movs	r3, #2
 8000ce8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000cea:	2302      	movs	r3, #2
 8000cec:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000cee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000cf4:	f107 0310 	add.w	r3, r7, #16
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f003 fcdb 	bl	80046b4 <HAL_RCCEx_PeriphCLKConfig>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000d04:	f7ff ff9a 	bl	8000c3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000d08:	4b1a      	ldr	r3, [pc, #104]	@ (8000d74 <HAL_ADC_MspInit+0xdc>)
 8000d0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0c:	4a19      	ldr	r2, [pc, #100]	@ (8000d74 <HAL_ADC_MspInit+0xdc>)
 8000d0e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d14:	4b17      	ldr	r3, [pc, #92]	@ (8000d74 <HAL_ADC_MspInit+0xdc>)
 8000d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d18:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d1c:	60fb      	str	r3, [r7, #12]
 8000d1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d20:	4b14      	ldr	r3, [pc, #80]	@ (8000d74 <HAL_ADC_MspInit+0xdc>)
 8000d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d24:	4a13      	ldr	r2, [pc, #76]	@ (8000d74 <HAL_ADC_MspInit+0xdc>)
 8000d26:	f043 0301 	orr.w	r3, r3, #1
 8000d2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d2c:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <HAL_ADC_MspInit+0xdc>)
 8000d2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d30:	f003 0301 	and.w	r3, r3, #1
 8000d34:	60bb      	str	r3, [r7, #8]
 8000d36:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000d38:	2308      	movs	r3, #8
 8000d3a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000d3e:	230b      	movs	r3, #11
 8000d40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d4a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000d4e:	4619      	mov	r1, r3
 8000d50:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d54:	f002 f9c0 	bl	80030d8 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 5, 0);
 8000d58:	2200      	movs	r2, #0
 8000d5a:	2105      	movs	r1, #5
 8000d5c:	2012      	movs	r0, #18
 8000d5e:	f001 ff63 	bl	8002c28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000d62:	2012      	movs	r0, #18
 8000d64:	f001 ff7c 	bl	8002c60 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000d68:	bf00      	nop
 8000d6a:	37b8      	adds	r7, #184	@ 0xb8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	50040000 	.word	0x50040000
 8000d74:	40021000 	.word	0x40021000

08000d78 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b08a      	sub	sp, #40	@ 0x28
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d80:	f107 0314 	add.w	r3, r7, #20
 8000d84:	2200      	movs	r2, #0
 8000d86:	601a      	str	r2, [r3, #0]
 8000d88:	605a      	str	r2, [r3, #4]
 8000d8a:	609a      	str	r2, [r3, #8]
 8000d8c:	60da      	str	r2, [r3, #12]
 8000d8e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a19      	ldr	r2, [pc, #100]	@ (8000dfc <HAL_DAC_MspInit+0x84>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d12c      	bne.n	8000df4 <HAL_DAC_MspInit+0x7c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000d9a:	4b19      	ldr	r3, [pc, #100]	@ (8000e00 <HAL_DAC_MspInit+0x88>)
 8000d9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d9e:	4a18      	ldr	r2, [pc, #96]	@ (8000e00 <HAL_DAC_MspInit+0x88>)
 8000da0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000da4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000da6:	4b16      	ldr	r3, [pc, #88]	@ (8000e00 <HAL_DAC_MspInit+0x88>)
 8000da8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000daa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db2:	4b13      	ldr	r3, [pc, #76]	@ (8000e00 <HAL_DAC_MspInit+0x88>)
 8000db4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db6:	4a12      	ldr	r2, [pc, #72]	@ (8000e00 <HAL_DAC_MspInit+0x88>)
 8000db8:	f043 0301 	orr.w	r3, r3, #1
 8000dbc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dbe:	4b10      	ldr	r3, [pc, #64]	@ (8000e00 <HAL_DAC_MspInit+0x88>)
 8000dc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc2:	f003 0301 	and.w	r3, r3, #1
 8000dc6:	60fb      	str	r3, [r7, #12]
 8000dc8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000dca:	2310      	movs	r3, #16
 8000dcc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dd6:	f107 0314 	add.w	r3, r7, #20
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000de0:	f002 f97a 	bl	80030d8 <HAL_GPIO_Init>

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2105      	movs	r1, #5
 8000de8:	2036      	movs	r0, #54	@ 0x36
 8000dea:	f001 ff1d 	bl	8002c28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000dee:	2036      	movs	r0, #54	@ 0x36
 8000df0:	f001 ff36 	bl	8002c60 <HAL_NVIC_EnableIRQ>

  /* USER CODE END DAC1_MspInit 1 */

  }

}
 8000df4:	bf00      	nop
 8000df6:	3728      	adds	r7, #40	@ 0x28
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	40007400 	.word	0x40007400
 8000e00:	40021000 	.word	0x40021000

08000e04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b0b0      	sub	sp, #192	@ 0xc0
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e0c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000e10:	2200      	movs	r2, #0
 8000e12:	601a      	str	r2, [r3, #0]
 8000e14:	605a      	str	r2, [r3, #4]
 8000e16:	609a      	str	r2, [r3, #8]
 8000e18:	60da      	str	r2, [r3, #12]
 8000e1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e1c:	f107 0318 	add.w	r3, r7, #24
 8000e20:	2294      	movs	r2, #148	@ 0x94
 8000e22:	2100      	movs	r1, #0
 8000e24:	4618      	mov	r0, r3
 8000e26:	f009 fa0f 	bl	800a248 <memset>
  if(huart->Instance==LPUART1)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a43      	ldr	r2, [pc, #268]	@ (8000f3c <HAL_UART_MspInit+0x138>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d13e      	bne.n	8000eb2 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000e34:	2320      	movs	r3, #32
 8000e36:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000e38:	2300      	movs	r3, #0
 8000e3a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e3c:	f107 0318 	add.w	r3, r7, #24
 8000e40:	4618      	mov	r0, r3
 8000e42:	f003 fc37 	bl	80046b4 <HAL_RCCEx_PeriphCLKConfig>
 8000e46:	4603      	mov	r3, r0
 8000e48:	2b00      	cmp	r3, #0
 8000e4a:	d001      	beq.n	8000e50 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e4c:	f7ff fef6 	bl	8000c3c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000e50:	4b3b      	ldr	r3, [pc, #236]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000e52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e54:	4a3a      	ldr	r2, [pc, #232]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000e56:	f043 0301 	orr.w	r3, r3, #1
 8000e5a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000e5c:	4b38      	ldr	r3, [pc, #224]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000e5e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e60:	f003 0301 	and.w	r3, r3, #1
 8000e64:	617b      	str	r3, [r7, #20]
 8000e66:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e68:	4b35      	ldr	r3, [pc, #212]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6c:	4a34      	ldr	r2, [pc, #208]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000e6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e74:	4b32      	ldr	r3, [pc, #200]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000e76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e7c:	613b      	str	r3, [r7, #16]
 8000e7e:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 8000e80:	f002 fcfe 	bl	8003880 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000e84:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000e88:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000e9e:	2308      	movs	r3, #8
 8000ea0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000ea4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4826      	ldr	r0, [pc, #152]	@ (8000f44 <HAL_UART_MspInit+0x140>)
 8000eac:	f002 f914 	bl	80030d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000eb0:	e040      	b.n	8000f34 <HAL_UART_MspInit+0x130>
  else if(huart->Instance==USART3)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a24      	ldr	r2, [pc, #144]	@ (8000f48 <HAL_UART_MspInit+0x144>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d13b      	bne.n	8000f34 <HAL_UART_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ebc:	2304      	movs	r3, #4
 8000ebe:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ec4:	f107 0318 	add.w	r3, r7, #24
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f003 fbf3 	bl	80046b4 <HAL_RCCEx_PeriphCLKConfig>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <HAL_UART_MspInit+0xd4>
      Error_Handler();
 8000ed4:	f7ff feb2 	bl	8000c3c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ed8:	4b19      	ldr	r3, [pc, #100]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000edc:	4a18      	ldr	r2, [pc, #96]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000ede:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ee2:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ee4:	4b16      	ldr	r3, [pc, #88]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ee8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ef0:	4b13      	ldr	r3, [pc, #76]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000ef2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ef4:	4a12      	ldr	r2, [pc, #72]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000ef6:	f043 0308 	orr.w	r3, r3, #8
 8000efa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000efc:	4b10      	ldr	r3, [pc, #64]	@ (8000f40 <HAL_UART_MspInit+0x13c>)
 8000efe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f00:	f003 0308 	and.w	r3, r3, #8
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f08:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f10:	2302      	movs	r3, #2
 8000f12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f16:	2300      	movs	r3, #0
 8000f18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f22:	2307      	movs	r3, #7
 8000f24:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f28:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4807      	ldr	r0, [pc, #28]	@ (8000f4c <HAL_UART_MspInit+0x148>)
 8000f30:	f002 f8d2 	bl	80030d8 <HAL_GPIO_Init>
}
 8000f34:	bf00      	nop
 8000f36:	37c0      	adds	r7, #192	@ 0xc0
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40008000 	.word	0x40008000
 8000f40:	40021000 	.word	0x40021000
 8000f44:	48001800 	.word	0x48001800
 8000f48:	40004800 	.word	0x40004800
 8000f4c:	48000c00 	.word	0x48000c00

08000f50 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	4a1a      	ldr	r2, [pc, #104]	@ (8000fc8 <HAL_TIM_Base_MspInit+0x78>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d114      	bne.n	8000f8c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f62:	4b1a      	ldr	r3, [pc, #104]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f66:	4a19      	ldr	r2, [pc, #100]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f68:	f043 0302 	orr.w	r3, r3, #2
 8000f6c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f6e:	4b17      	ldr	r3, [pc, #92]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f72:	f003 0302 	and.w	r3, r3, #2
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2105      	movs	r1, #5
 8000f7e:	201d      	movs	r0, #29
 8000f80:	f001 fe52 	bl	8002c28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000f84:	201d      	movs	r0, #29
 8000f86:	f001 fe6b 	bl	8002c60 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8000f8a:	e018      	b.n	8000fbe <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM7)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd0 <HAL_TIM_Base_MspInit+0x80>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d113      	bne.n	8000fbe <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000f96:	4b0d      	ldr	r3, [pc, #52]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9a:	4a0c      	ldr	r2, [pc, #48]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000f9c:	f043 0320 	orr.w	r3, r3, #32
 8000fa0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <HAL_TIM_Base_MspInit+0x7c>)
 8000fa4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000fa6:	f003 0320 	and.w	r3, r3, #32
 8000faa:	60bb      	str	r3, [r7, #8]
 8000fac:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2105      	movs	r1, #5
 8000fb2:	2037      	movs	r0, #55	@ 0x37
 8000fb4:	f001 fe38 	bl	8002c28 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000fb8:	2037      	movs	r0, #55	@ 0x37
 8000fba:	f001 fe51 	bl	8002c60 <HAL_NVIC_EnableIRQ>
}
 8000fbe:	bf00      	nop
 8000fc0:	3710      	adds	r7, #16
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40000400 	.word	0x40000400
 8000fcc:	40021000 	.word	0x40021000
 8000fd0:	40001400 	.word	0x40001400

08000fd4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b0b0      	sub	sp, #192	@ 0xc0
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fdc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	601a      	str	r2, [r3, #0]
 8000fe4:	605a      	str	r2, [r3, #4]
 8000fe6:	609a      	str	r2, [r3, #8]
 8000fe8:	60da      	str	r2, [r3, #12]
 8000fea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fec:	f107 0318 	add.w	r3, r7, #24
 8000ff0:	2294      	movs	r2, #148	@ 0x94
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f009 f927 	bl	800a248 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001002:	d16c      	bne.n	80010de <HAL_PCD_MspInit+0x10a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8001004:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001008:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800100a:	2300      	movs	r3, #0
 800100c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001010:	f107 0318 	add.w	r3, r7, #24
 8001014:	4618      	mov	r0, r3
 8001016:	f003 fb4d 	bl	80046b4 <HAL_RCCEx_PeriphCLKConfig>
 800101a:	4603      	mov	r3, r0
 800101c:	2b00      	cmp	r3, #0
 800101e:	d001      	beq.n	8001024 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8001020:	f7ff fe0c 	bl	8000c3c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001024:	4b30      	ldr	r3, [pc, #192]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 8001026:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001028:	4a2f      	ldr	r2, [pc, #188]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 800102a:	f043 0301 	orr.w	r3, r3, #1
 800102e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001030:	4b2d      	ldr	r3, [pc, #180]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 8001032:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001034:	f003 0301 	and.w	r3, r3, #1
 8001038:	617b      	str	r3, [r7, #20]
 800103a:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800103c:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8001040:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001050:	2303      	movs	r3, #3
 8001052:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001056:	230a      	movs	r3, #10
 8001058:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800105c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001060:	4619      	mov	r1, r3
 8001062:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001066:	f002 f837 	bl	80030d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800106a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800106e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001072:	2300      	movs	r3, #0
 8001074:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800107e:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001082:	4619      	mov	r1, r3
 8001084:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001088:	f002 f826 	bl	80030d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800108c:	4b16      	ldr	r3, [pc, #88]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 800108e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001090:	4a15      	ldr	r2, [pc, #84]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 8001092:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001096:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001098:	4b13      	ldr	r3, [pc, #76]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 800109a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800109c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010a0:	613b      	str	r3, [r7, #16]
 80010a2:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80010a4:	4b10      	ldr	r3, [pc, #64]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 80010a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d114      	bne.n	80010da <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010b0:	4b0d      	ldr	r3, [pc, #52]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 80010b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010b4:	4a0c      	ldr	r2, [pc, #48]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 80010b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010ba:	6593      	str	r3, [r2, #88]	@ 0x58
 80010bc:	4b0a      	ldr	r3, [pc, #40]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 80010be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 80010c8:	f002 fbca 	bl	8003860 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 80010cc:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 80010ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010d0:	4a05      	ldr	r2, [pc, #20]	@ (80010e8 <HAL_PCD_MspInit+0x114>)
 80010d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80010d6:	6593      	str	r3, [r2, #88]	@ 0x58

  /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80010d8:	e001      	b.n	80010de <HAL_PCD_MspInit+0x10a>
      HAL_PWREx_EnableVddUSB();
 80010da:	f002 fbc1 	bl	8003860 <HAL_PWREx_EnableVddUSB>
}
 80010de:	bf00      	nop
 80010e0:	37c0      	adds	r7, #192	@ 0xc0
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40021000 	.word	0x40021000

080010ec <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b08e      	sub	sp, #56	@ 0x38
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80010f4:	2300      	movs	r3, #0
 80010f6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80010fa:	4b34      	ldr	r3, [pc, #208]	@ (80011cc <HAL_InitTick+0xe0>)
 80010fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010fe:	4a33      	ldr	r2, [pc, #204]	@ (80011cc <HAL_InitTick+0xe0>)
 8001100:	f043 0310 	orr.w	r3, r3, #16
 8001104:	6593      	str	r3, [r2, #88]	@ 0x58
 8001106:	4b31      	ldr	r3, [pc, #196]	@ (80011cc <HAL_InitTick+0xe0>)
 8001108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110a:	f003 0310 	and.w	r3, r3, #16
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001112:	f107 0210 	add.w	r2, r7, #16
 8001116:	f107 0314 	add.w	r3, r7, #20
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f003 f9d7 	bl	80044d0 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001122:	6a3b      	ldr	r3, [r7, #32]
 8001124:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001128:	2b00      	cmp	r3, #0
 800112a:	d103      	bne.n	8001134 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800112c:	f003 f9a4 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
 8001130:	6378      	str	r0, [r7, #52]	@ 0x34
 8001132:	e004      	b.n	800113e <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001134:	f003 f9a0 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
 8001138:	4603      	mov	r3, r0
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800113e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001140:	4a23      	ldr	r2, [pc, #140]	@ (80011d0 <HAL_InitTick+0xe4>)
 8001142:	fba2 2303 	umull	r2, r3, r2, r3
 8001146:	0c9b      	lsrs	r3, r3, #18
 8001148:	3b01      	subs	r3, #1
 800114a:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800114c:	4b21      	ldr	r3, [pc, #132]	@ (80011d4 <HAL_InitTick+0xe8>)
 800114e:	4a22      	ldr	r2, [pc, #136]	@ (80011d8 <HAL_InitTick+0xec>)
 8001150:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001152:	4b20      	ldr	r3, [pc, #128]	@ (80011d4 <HAL_InitTick+0xe8>)
 8001154:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001158:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800115a:	4a1e      	ldr	r2, [pc, #120]	@ (80011d4 <HAL_InitTick+0xe8>)
 800115c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800115e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001160:	4b1c      	ldr	r3, [pc, #112]	@ (80011d4 <HAL_InitTick+0xe8>)
 8001162:	2200      	movs	r2, #0
 8001164:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001166:	4b1b      	ldr	r3, [pc, #108]	@ (80011d4 <HAL_InitTick+0xe8>)
 8001168:	2200      	movs	r2, #0
 800116a:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800116c:	4b19      	ldr	r3, [pc, #100]	@ (80011d4 <HAL_InitTick+0xe8>)
 800116e:	2200      	movs	r2, #0
 8001170:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001172:	4818      	ldr	r0, [pc, #96]	@ (80011d4 <HAL_InitTick+0xe8>)
 8001174:	f003 ffb6 	bl	80050e4 <HAL_TIM_Base_Init>
 8001178:	4603      	mov	r3, r0
 800117a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800117e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001182:	2b00      	cmp	r3, #0
 8001184:	d11b      	bne.n	80011be <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001186:	4813      	ldr	r0, [pc, #76]	@ (80011d4 <HAL_InitTick+0xe8>)
 8001188:	f004 f804 	bl	8005194 <HAL_TIM_Base_Start_IT>
 800118c:	4603      	mov	r3, r0
 800118e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001192:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001196:	2b00      	cmp	r3, #0
 8001198:	d111      	bne.n	80011be <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800119a:	2036      	movs	r0, #54	@ 0x36
 800119c:	f001 fd60 	bl	8002c60 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b0f      	cmp	r3, #15
 80011a4:	d808      	bhi.n	80011b8 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80011a6:	2200      	movs	r2, #0
 80011a8:	6879      	ldr	r1, [r7, #4]
 80011aa:	2036      	movs	r0, #54	@ 0x36
 80011ac:	f001 fd3c 	bl	8002c28 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011b0:	4a0a      	ldr	r2, [pc, #40]	@ (80011dc <HAL_InitTick+0xf0>)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6013      	str	r3, [r2, #0]
 80011b6:	e002      	b.n	80011be <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80011be:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3738      	adds	r7, #56	@ 0x38
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}
 80011ca:	bf00      	nop
 80011cc:	40021000 	.word	0x40021000
 80011d0:	431bde83 	.word	0x431bde83
 80011d4:	200407a8 	.word	0x200407a8
 80011d8:	40001000 	.word	0x40001000
 80011dc:	20040004 	.word	0x20040004

080011e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <NMI_Handler+0x4>

080011e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <HardFault_Handler+0x4>

080011f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <MemManage_Handler+0x4>

080011f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <BusFault_Handler+0x4>

08001200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <UsageFault_Handler+0x4>

08001208 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
	...

08001218 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800121c:	4802      	ldr	r0, [pc, #8]	@ (8001228 <ADC1_IRQHandler+0x10>)
 800121e:	f000 fce2 	bl	8001be6 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20040080 	.word	0x20040080

0800122c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001230:	4802      	ldr	r0, [pc, #8]	@ (800123c <TIM3_IRQHandler+0x10>)
 8001232:	f004 f81f 	bl	8005274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001236:	bf00      	nop
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	20040224 	.word	0x20040224

08001240 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001244:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001248:	f002 f8f0 	bl	800342c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}

08001250 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001254:	4803      	ldr	r0, [pc, #12]	@ (8001264 <TIM6_DAC_IRQHandler+0x14>)
 8001256:	f004 f80d 	bl	8005274 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 800125a:	4803      	ldr	r0, [pc, #12]	@ (8001268 <TIM6_DAC_IRQHandler+0x18>)
 800125c:	f001 fd82 	bl	8002d64 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}
 8001264:	200407a8 	.word	0x200407a8
 8001268:	200400e8 	.word	0x200400e8

0800126c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001270:	4802      	ldr	r0, [pc, #8]	@ (800127c <TIM7_IRQHandler+0x10>)
 8001272:	f003 ffff 	bl	8005274 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001276:	bf00      	nop
 8001278:	bd80      	pop	{r7, pc}
 800127a:	bf00      	nop
 800127c:	20040270 	.word	0x20040270

08001280 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001284:	4b06      	ldr	r3, [pc, #24]	@ (80012a0 <SystemInit+0x20>)
 8001286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800128a:	4a05      	ldr	r2, [pc, #20]	@ (80012a0 <SystemInit+0x20>)
 800128c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001290:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001294:	bf00      	nop
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80012a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012dc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80012a8:	f7ff ffea 	bl	8001280 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80012ac:	480c      	ldr	r0, [pc, #48]	@ (80012e0 <LoopForever+0x6>)
  ldr r1, =_edata
 80012ae:	490d      	ldr	r1, [pc, #52]	@ (80012e4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80012b0:	4a0d      	ldr	r2, [pc, #52]	@ (80012e8 <LoopForever+0xe>)
  movs r3, #0
 80012b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80012b4:	e002      	b.n	80012bc <LoopCopyDataInit>

080012b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80012b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80012b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80012ba:	3304      	adds	r3, #4

080012bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80012bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80012be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80012c0:	d3f9      	bcc.n	80012b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80012c2:	4a0a      	ldr	r2, [pc, #40]	@ (80012ec <LoopForever+0x12>)
  ldr r4, =_ebss
 80012c4:	4c0a      	ldr	r4, [pc, #40]	@ (80012f0 <LoopForever+0x16>)
  movs r3, #0
 80012c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80012c8:	e001      	b.n	80012ce <LoopFillZerobss>

080012ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80012ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80012cc:	3204      	adds	r2, #4

080012ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80012ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012d0:	d3fb      	bcc.n	80012ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80012d2:	f009 f817 	bl	800a304 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80012d6:	f7ff f90b 	bl	80004f0 <main>

080012da <LoopForever>:

LoopForever:
    b LoopForever
 80012da:	e7fe      	b.n	80012da <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80012dc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80012e0:	20040000 	.word	0x20040000
  ldr r1, =_edata
 80012e4:	20040060 	.word	0x20040060
  ldr r2, =_sidata
 80012e8:	0800a514 	.word	0x0800a514
  ldr r2, =_sbss
 80012ec:	20040060 	.word	0x20040060
  ldr r4, =_ebss
 80012f0:	200422d8 	.word	0x200422d8

080012f4 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80012f4:	e7fe      	b.n	80012f4 <CAN1_RX0_IRQHandler>

080012f6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	b082      	sub	sp, #8
 80012fa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80012fc:	2300      	movs	r3, #0
 80012fe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001300:	2003      	movs	r0, #3
 8001302:	f001 fc86 	bl	8002c12 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001306:	2005      	movs	r0, #5
 8001308:	f7ff fef0 	bl	80010ec <HAL_InitTick>
 800130c:	4603      	mov	r3, r0
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	71fb      	strb	r3, [r7, #7]
 8001316:	e001      	b.n	800131c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001318:	f7ff fc96 	bl	8000c48 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800131c:	79fb      	ldrb	r3, [r7, #7]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3708      	adds	r7, #8
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
	...

08001328 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800132c:	4b06      	ldr	r3, [pc, #24]	@ (8001348 <HAL_IncTick+0x20>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	461a      	mov	r2, r3
 8001332:	4b06      	ldr	r3, [pc, #24]	@ (800134c <HAL_IncTick+0x24>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4413      	add	r3, r2
 8001338:	4a04      	ldr	r2, [pc, #16]	@ (800134c <HAL_IncTick+0x24>)
 800133a:	6013      	str	r3, [r2, #0]
}
 800133c:	bf00      	nop
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	20040008 	.word	0x20040008
 800134c:	200407f4 	.word	0x200407f4

08001350 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
  return uwTick;
 8001354:	4b03      	ldr	r3, [pc, #12]	@ (8001364 <HAL_GetTick+0x14>)
 8001356:	681b      	ldr	r3, [r3, #0]
}
 8001358:	4618      	mov	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	200407f4 	.word	0x200407f4

08001368 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001370:	f7ff ffee 	bl	8001350 <HAL_GetTick>
 8001374:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001380:	d005      	beq.n	800138e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001382:	4b0a      	ldr	r3, [pc, #40]	@ (80013ac <HAL_Delay+0x44>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	461a      	mov	r2, r3
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	4413      	add	r3, r2
 800138c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800138e:	bf00      	nop
 8001390:	f7ff ffde 	bl	8001350 <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	68fa      	ldr	r2, [r7, #12]
 800139c:	429a      	cmp	r2, r3
 800139e:	d8f7      	bhi.n	8001390 <HAL_Delay+0x28>
  {
  }
}
 80013a0:	bf00      	nop
 80013a2:	bf00      	nop
 80013a4:	3710      	adds	r7, #16
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	20040008 	.word	0x20040008

080013b0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689b      	ldr	r3, [r3, #8]
 80013be:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	431a      	orrs	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	609a      	str	r2, [r3, #8]
}
 80013ca:	bf00      	nop
 80013cc:	370c      	adds	r7, #12
 80013ce:	46bd      	mov	sp, r7
 80013d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d4:	4770      	bx	lr

080013d6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80013d6:	b480      	push	{r7}
 80013d8:	b083      	sub	sp, #12
 80013da:	af00      	add	r7, sp, #0
 80013dc:	6078      	str	r0, [r7, #4]
 80013de:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	431a      	orrs	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	609a      	str	r2, [r3, #8]
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800140c:	4618      	mov	r0, r3
 800140e:	370c      	adds	r7, #12
 8001410:	46bd      	mov	sp, r7
 8001412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001416:	4770      	bx	lr

08001418 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001418:	b480      	push	{r7}
 800141a:	b087      	sub	sp, #28
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
 8001424:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	3360      	adds	r3, #96	@ 0x60
 800142a:	461a      	mov	r2, r3
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	009b      	lsls	r3, r3, #2
 8001430:	4413      	add	r3, r2
 8001432:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	681a      	ldr	r2, [r3, #0]
 8001438:	4b08      	ldr	r3, [pc, #32]	@ (800145c <LL_ADC_SetOffset+0x44>)
 800143a:	4013      	ands	r3, r2
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001442:	683a      	ldr	r2, [r7, #0]
 8001444:	430a      	orrs	r2, r1
 8001446:	4313      	orrs	r3, r2
 8001448:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001450:	bf00      	nop
 8001452:	371c      	adds	r7, #28
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	03fff000 	.word	0x03fff000

08001460 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
 8001468:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	3360      	adds	r3, #96	@ 0x60
 800146e:	461a      	mov	r2, r3
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	4413      	add	r3, r2
 8001476:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001480:	4618      	mov	r0, r3
 8001482:	3714      	adds	r7, #20
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr

0800148c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800148c:	b480      	push	{r7}
 800148e:	b087      	sub	sp, #28
 8001490:	af00      	add	r7, sp, #0
 8001492:	60f8      	str	r0, [r7, #12]
 8001494:	60b9      	str	r1, [r7, #8]
 8001496:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	3360      	adds	r3, #96	@ 0x60
 800149c:	461a      	mov	r2, r3
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	009b      	lsls	r3, r3, #2
 80014a2:	4413      	add	r3, r2
 80014a4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80014a6:	697b      	ldr	r3, [r7, #20]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	431a      	orrs	r2, r3
 80014b2:	697b      	ldr	r3, [r7, #20]
 80014b4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80014b6:	bf00      	nop
 80014b8:	371c      	adds	r7, #28
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	695b      	ldr	r3, [r3, #20]
 80014d0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	615a      	str	r2, [r3, #20]
}
 80014dc:	bf00      	nop
 80014de:	370c      	adds	r7, #12
 80014e0:	46bd      	mov	sp, r7
 80014e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e6:	4770      	bx	lr

080014e8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	68db      	ldr	r3, [r3, #12]
 80014f4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	d101      	bne.n	8001500 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80014fc:	2301      	movs	r3, #1
 80014fe:	e000      	b.n	8001502 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001500:	2300      	movs	r3, #0
}
 8001502:	4618      	mov	r0, r3
 8001504:	370c      	adds	r7, #12
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr

0800150e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800150e:	b480      	push	{r7}
 8001510:	b087      	sub	sp, #28
 8001512:	af00      	add	r7, sp, #0
 8001514:	60f8      	str	r0, [r7, #12]
 8001516:	60b9      	str	r1, [r7, #8]
 8001518:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	3330      	adds	r3, #48	@ 0x30
 800151e:	461a      	mov	r2, r3
 8001520:	68bb      	ldr	r3, [r7, #8]
 8001522:	0a1b      	lsrs	r3, r3, #8
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	f003 030c 	and.w	r3, r3, #12
 800152a:	4413      	add	r3, r2
 800152c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	f003 031f 	and.w	r3, r3, #31
 8001538:	211f      	movs	r1, #31
 800153a:	fa01 f303 	lsl.w	r3, r1, r3
 800153e:	43db      	mvns	r3, r3
 8001540:	401a      	ands	r2, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	0e9b      	lsrs	r3, r3, #26
 8001546:	f003 011f 	and.w	r1, r3, #31
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	f003 031f 	and.w	r3, r3, #31
 8001550:	fa01 f303 	lsl.w	r3, r1, r3
 8001554:	431a      	orrs	r2, r3
 8001556:	697b      	ldr	r3, [r7, #20]
 8001558:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800155a:	bf00      	nop
 800155c:	371c      	adds	r7, #28
 800155e:	46bd      	mov	sp, r7
 8001560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001564:	4770      	bx	lr

08001566 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001566:	b480      	push	{r7}
 8001568:	b083      	sub	sp, #12
 800156a:	af00      	add	r7, sp, #0
 800156c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001572:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800157a:	2301      	movs	r3, #1
 800157c:	e000      	b.n	8001580 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr

0800158c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800158c:	b480      	push	{r7}
 800158e:	b087      	sub	sp, #28
 8001590:	af00      	add	r7, sp, #0
 8001592:	60f8      	str	r0, [r7, #12]
 8001594:	60b9      	str	r1, [r7, #8]
 8001596:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	3314      	adds	r3, #20
 800159c:	461a      	mov	r2, r3
 800159e:	68bb      	ldr	r3, [r7, #8]
 80015a0:	0e5b      	lsrs	r3, r3, #25
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	f003 0304 	and.w	r3, r3, #4
 80015a8:	4413      	add	r3, r2
 80015aa:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80015ac:	697b      	ldr	r3, [r7, #20]
 80015ae:	681a      	ldr	r2, [r3, #0]
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	0d1b      	lsrs	r3, r3, #20
 80015b4:	f003 031f 	and.w	r3, r3, #31
 80015b8:	2107      	movs	r1, #7
 80015ba:	fa01 f303 	lsl.w	r3, r1, r3
 80015be:	43db      	mvns	r3, r3
 80015c0:	401a      	ands	r2, r3
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	0d1b      	lsrs	r3, r3, #20
 80015c6:	f003 031f 	and.w	r3, r3, #31
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	fa01 f303 	lsl.w	r3, r1, r3
 80015d0:	431a      	orrs	r2, r3
 80015d2:	697b      	ldr	r3, [r7, #20]
 80015d4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80015d6:	bf00      	nop
 80015d8:	371c      	adds	r7, #28
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr
	...

080015e4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	60f8      	str	r0, [r7, #12]
 80015ec:	60b9      	str	r1, [r7, #8]
 80015ee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80015f6:	68bb      	ldr	r3, [r7, #8]
 80015f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015fc:	43db      	mvns	r3, r3
 80015fe:	401a      	ands	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	f003 0318 	and.w	r3, r3, #24
 8001606:	4908      	ldr	r1, [pc, #32]	@ (8001628 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001608:	40d9      	lsrs	r1, r3
 800160a:	68bb      	ldr	r3, [r7, #8]
 800160c:	400b      	ands	r3, r1
 800160e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001612:	431a      	orrs	r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800161a:	bf00      	nop
 800161c:	3714      	adds	r7, #20
 800161e:	46bd      	mov	sp, r7
 8001620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001624:	4770      	bx	lr
 8001626:	bf00      	nop
 8001628:	0007ffff 	.word	0x0007ffff

0800162c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800163c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	6093      	str	r3, [r2, #8]
}
 8001644:	bf00      	nop
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	689b      	ldr	r3, [r3, #8]
 800165c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001660:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001664:	d101      	bne.n	800166a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001666:	2301      	movs	r3, #1
 8001668:	e000      	b.n	800166c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800166a:	2300      	movs	r3, #0
}
 800166c:	4618      	mov	r0, r3
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr

08001678 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001688:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800168c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001694:	bf00      	nop
 8001696:	370c      	adds	r7, #12
 8001698:	46bd      	mov	sp, r7
 800169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169e:	4770      	bx	lr

080016a0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b083      	sub	sp, #12
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	689b      	ldr	r3, [r3, #8]
 80016ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80016b4:	d101      	bne.n	80016ba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80016b6:	2301      	movs	r3, #1
 80016b8:	e000      	b.n	80016bc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80016ba:	2300      	movs	r3, #0
}
 80016bc:	4618      	mov	r0, r3
 80016be:	370c      	adds	r7, #12
 80016c0:	46bd      	mov	sp, r7
 80016c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c6:	4770      	bx	lr

080016c8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80016c8:	b480      	push	{r7}
 80016ca:	b083      	sub	sp, #12
 80016cc:	af00      	add	r7, sp, #0
 80016ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016d8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016dc:	f043 0201 	orr.w	r2, r3, #1
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80016e4:	bf00      	nop
 80016e6:	370c      	adds	r7, #12
 80016e8:	46bd      	mov	sp, r7
 80016ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ee:	4770      	bx	lr

080016f0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80016f0:	b480      	push	{r7}
 80016f2:	b083      	sub	sp, #12
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	689b      	ldr	r3, [r3, #8]
 80016fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001700:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001704:	f043 0202 	orr.w	r2, r3, #2
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800170c:	bf00      	nop
 800170e:	370c      	adds	r7, #12
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	689b      	ldr	r3, [r3, #8]
 8001724:	f003 0301 	and.w	r3, r3, #1
 8001728:	2b01      	cmp	r3, #1
 800172a:	d101      	bne.n	8001730 <LL_ADC_IsEnabled+0x18>
 800172c:	2301      	movs	r3, #1
 800172e:	e000      	b.n	8001732 <LL_ADC_IsEnabled+0x1a>
 8001730:	2300      	movs	r3, #0
}
 8001732:	4618      	mov	r0, r3
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr

0800173e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800173e:	b480      	push	{r7}
 8001740:	b083      	sub	sp, #12
 8001742:	af00      	add	r7, sp, #0
 8001744:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f003 0302 	and.w	r3, r3, #2
 800174e:	2b02      	cmp	r3, #2
 8001750:	d101      	bne.n	8001756 <LL_ADC_IsDisableOngoing+0x18>
 8001752:	2301      	movs	r3, #1
 8001754:	e000      	b.n	8001758 <LL_ADC_IsDisableOngoing+0x1a>
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	689b      	ldr	r3, [r3, #8]
 8001770:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001774:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001778:	f043 0204 	orr.w	r2, r3, #4
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001780:	bf00      	nop
 8001782:	370c      	adds	r7, #12
 8001784:	46bd      	mov	sp, r7
 8001786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178a:	4770      	bx	lr

0800178c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800178c:	b480      	push	{r7}
 800178e:	b083      	sub	sp, #12
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b04      	cmp	r3, #4
 800179e:	d101      	bne.n	80017a4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80017a0:	2301      	movs	r3, #1
 80017a2:	e000      	b.n	80017a6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80017a4:	2300      	movs	r3, #0
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	370c      	adds	r7, #12
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b083      	sub	sp, #12
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	689b      	ldr	r3, [r3, #8]
 80017be:	f003 0308 	and.w	r3, r3, #8
 80017c2:	2b08      	cmp	r3, #8
 80017c4:	d101      	bne.n	80017ca <LL_ADC_INJ_IsConversionOngoing+0x18>
 80017c6:	2301      	movs	r3, #1
 80017c8:	e000      	b.n	80017cc <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80017ca:	2300      	movs	r3, #0
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	370c      	adds	r7, #12
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b088      	sub	sp, #32
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017e0:	2300      	movs	r3, #0
 80017e2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80017e4:	2300      	movs	r3, #0
 80017e6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e129      	b.n	8001a46 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	691b      	ldr	r3, [r3, #16]
 80017f6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d109      	bne.n	8001814 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f7ff fa49 	bl	8000c98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2200      	movs	r2, #0
 800180a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	2200      	movs	r2, #0
 8001810:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff ff19 	bl	8001650 <LL_ADC_IsDeepPowerDownEnabled>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d004      	beq.n	800182e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff feff 	bl	800162c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4618      	mov	r0, r3
 8001834:	f7ff ff34 	bl	80016a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d115      	bne.n	800186a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	4618      	mov	r0, r3
 8001844:	f7ff ff18 	bl	8001678 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001848:	4b81      	ldr	r3, [pc, #516]	@ (8001a50 <HAL_ADC_Init+0x278>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	099b      	lsrs	r3, r3, #6
 800184e:	4a81      	ldr	r2, [pc, #516]	@ (8001a54 <HAL_ADC_Init+0x27c>)
 8001850:	fba2 2303 	umull	r2, r3, r2, r3
 8001854:	099b      	lsrs	r3, r3, #6
 8001856:	3301      	adds	r3, #1
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800185c:	e002      	b.n	8001864 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	3b01      	subs	r3, #1
 8001862:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1f9      	bne.n	800185e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4618      	mov	r0, r3
 8001870:	f7ff ff16 	bl	80016a0 <LL_ADC_IsInternalRegulatorEnabled>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d10d      	bne.n	8001896 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800187e:	f043 0210 	orr.w	r2, r3, #16
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800188a:	f043 0201 	orr.w	r2, r3, #1
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff ff76 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 80018a0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018a6:	f003 0310 	and.w	r3, r3, #16
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	f040 80c2 	bne.w	8001a34 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	f040 80be 	bne.w	8001a34 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018bc:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80018c0:	f043 0202 	orr.w	r2, r3, #2
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7ff ff23 	bl	8001718 <LL_ADC_IsEnabled>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d10b      	bne.n	80018f0 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80018d8:	485f      	ldr	r0, [pc, #380]	@ (8001a58 <HAL_ADC_Init+0x280>)
 80018da:	f7ff ff1d 	bl	8001718 <LL_ADC_IsEnabled>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d105      	bne.n	80018f0 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	4619      	mov	r1, r3
 80018ea:	485c      	ldr	r0, [pc, #368]	@ (8001a5c <HAL_ADC_Init+0x284>)
 80018ec:	f7ff fd60 	bl	80013b0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	7e5b      	ldrb	r3, [r3, #25]
 80018f4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80018fa:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001900:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001906:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800190e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001910:	4313      	orrs	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	f893 3020 	ldrb.w	r3, [r3, #32]
 800191a:	2b01      	cmp	r3, #1
 800191c:	d106      	bne.n	800192c <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001922:	3b01      	subs	r3, #1
 8001924:	045b      	lsls	r3, r3, #17
 8001926:	69ba      	ldr	r2, [r7, #24]
 8001928:	4313      	orrs	r3, r2
 800192a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001930:	2b00      	cmp	r3, #0
 8001932:	d009      	beq.n	8001948 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001938:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001940:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001942:	69ba      	ldr	r2, [r7, #24]
 8001944:	4313      	orrs	r3, r2
 8001946:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	68da      	ldr	r2, [r3, #12]
 800194e:	4b44      	ldr	r3, [pc, #272]	@ (8001a60 <HAL_ADC_Init+0x288>)
 8001950:	4013      	ands	r3, r2
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	6812      	ldr	r2, [r2, #0]
 8001956:	69b9      	ldr	r1, [r7, #24]
 8001958:	430b      	orrs	r3, r1
 800195a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ff26 	bl	80017b2 <LL_ADC_INJ_IsConversionOngoing>
 8001966:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	2b00      	cmp	r3, #0
 800196c:	d140      	bne.n	80019f0 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d13d      	bne.n	80019f0 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	7e1b      	ldrb	r3, [r3, #24]
 800197c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800197e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001986:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001988:	4313      	orrs	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001996:	f023 0306 	bic.w	r3, r3, #6
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	6812      	ldr	r2, [r2, #0]
 800199e:	69b9      	ldr	r1, [r7, #24]
 80019a0:	430b      	orrs	r3, r1
 80019a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d118      	bne.n	80019e0 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	691b      	ldr	r3, [r3, #16]
 80019b4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80019b8:	f023 0304 	bic.w	r3, r3, #4
 80019bc:	687a      	ldr	r2, [r7, #4]
 80019be:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80019c4:	4311      	orrs	r1, r2
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80019ca:	4311      	orrs	r1, r2
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80019d0:	430a      	orrs	r2, r1
 80019d2:	431a      	orrs	r2, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f042 0201 	orr.w	r2, r2, #1
 80019dc:	611a      	str	r2, [r3, #16]
 80019de:	e007      	b.n	80019f0 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	691a      	ldr	r2, [r3, #16]
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f022 0201 	bic.w	r2, r2, #1
 80019ee:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	691b      	ldr	r3, [r3, #16]
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d10c      	bne.n	8001a12 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	f023 010f 	bic.w	r1, r3, #15
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	1e5a      	subs	r2, r3, #1
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	430a      	orrs	r2, r1
 8001a0e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001a10:	e007      	b.n	8001a22 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f022 020f 	bic.w	r2, r2, #15
 8001a20:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a26:	f023 0303 	bic.w	r3, r3, #3
 8001a2a:	f043 0201 	orr.w	r2, r3, #1
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	659a      	str	r2, [r3, #88]	@ 0x58
 8001a32:	e007      	b.n	8001a44 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a38:	f043 0210 	orr.w	r2, r3, #16
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a40:	2301      	movs	r3, #1
 8001a42:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a44:	7ffb      	ldrb	r3, [r7, #31]
}
 8001a46:	4618      	mov	r0, r3
 8001a48:	3720      	adds	r7, #32
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
 8001a4e:	bf00      	nop
 8001a50:	20040000 	.word	0x20040000
 8001a54:	053e2d63 	.word	0x053e2d63
 8001a58:	50040000 	.word	0x50040000
 8001a5c:	50040300 	.word	0x50040300
 8001a60:	fff0c007 	.word	0xfff0c007

08001a64 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4618      	mov	r0, r3
 8001a72:	f7ff fe8b 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	f040 80a0 	bne.w	8001bbe <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d101      	bne.n	8001a8c <HAL_ADC_Start_IT+0x28>
 8001a88:	2302      	movs	r3, #2
 8001a8a:	e09b      	b.n	8001bc4 <HAL_ADC_Start_IT+0x160>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2201      	movs	r2, #1
 8001a90:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001a94:	6878      	ldr	r0, [r7, #4]
 8001a96:	f000 fe6b 	bl	8002770 <ADC_Enable>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001a9e:	7bfb      	ldrb	r3, [r7, #15]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	f040 8087 	bne.w	8001bb4 <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aaa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001aae:	f023 0301 	bic.w	r3, r3, #1
 8001ab2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001abe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d006      	beq.n	8001ad4 <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001aca:	f023 0206 	bic.w	r2, r3, #6
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ad2:	e002      	b.n	8001ada <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	221c      	movs	r2, #28
 8001ae0:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	685a      	ldr	r2, [r3, #4]
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f022 021c 	bic.w	r2, r2, #28
 8001af8:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	695b      	ldr	r3, [r3, #20]
 8001afe:	2b08      	cmp	r3, #8
 8001b00:	d108      	bne.n	8001b14 <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	685a      	ldr	r2, [r3, #4]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f042 0208 	orr.w	r2, r2, #8
 8001b10:	605a      	str	r2, [r3, #4]
          break;
 8001b12:	e008      	b.n	8001b26 <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	685a      	ldr	r2, [r3, #4]
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f042 0204 	orr.w	r2, r2, #4
 8001b22:	605a      	str	r2, [r3, #4]
          break;
 8001b24:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d107      	bne.n	8001b3e <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f042 0210 	orr.w	r2, r2, #16
 8001b3c:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	68db      	ldr	r3, [r3, #12]
 8001b44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d02d      	beq.n	8001ba8 <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b50:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001b54:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	695b      	ldr	r3, [r3, #20]
 8001b60:	2b08      	cmp	r3, #8
 8001b62:	d110      	bne.n	8001b86 <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	685a      	ldr	r2, [r3, #4]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f022 0220 	bic.w	r2, r2, #32
 8001b72:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	685a      	ldr	r2, [r3, #4]
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001b82:	605a      	str	r2, [r3, #4]
            break;
 8001b84:	e010      	b.n	8001ba8 <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	685a      	ldr	r2, [r3, #4]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001b94:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	685a      	ldr	r2, [r3, #4]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f042 0220 	orr.w	r2, r2, #32
 8001ba4:	605a      	str	r2, [r3, #4]
            break;
 8001ba6:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	4618      	mov	r0, r3
 8001bae:	f7ff fdd9 	bl	8001764 <LL_ADC_REG_StartConversion>
 8001bb2:	e006      	b.n	8001bc2 <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001bbc:	e001      	b.n	8001bc2 <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3710      	adds	r7, #16
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001be6:	b580      	push	{r7, lr}
 8001be8:	b088      	sub	sp, #32
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001bee:	2300      	movs	r3, #0
 8001bf0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001c02:	69bb      	ldr	r3, [r7, #24]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d017      	beq.n	8001c3c <HAL_ADC_IRQHandler+0x56>
 8001c0c:	697b      	ldr	r3, [r7, #20]
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d012      	beq.n	8001c3c <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c1a:	f003 0310 	and.w	r3, r3, #16
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d105      	bne.n	8001c2e <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c26:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f000 ff38 	bl	8002aa4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2202      	movs	r2, #2
 8001c3a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c3c:	69bb      	ldr	r3, [r7, #24]
 8001c3e:	f003 0304 	and.w	r3, r3, #4
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d004      	beq.n	8001c50 <HAL_ADC_IRQHandler+0x6a>
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	f003 0304 	and.w	r3, r3, #4
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d109      	bne.n	8001c64 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c50:	69bb      	ldr	r3, [r7, #24]
 8001c52:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d05e      	beq.n	8001d18 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	f003 0308 	and.w	r3, r3, #8
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d059      	beq.n	8001d18 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c68:	f003 0310 	and.w	r3, r3, #16
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d105      	bne.n	8001c7c <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c74:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff fc31 	bl	80014e8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d03e      	beq.n	8001d0a <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	68db      	ldr	r3, [r3, #12]
 8001c92:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d135      	bne.n	8001d0a <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0308 	and.w	r3, r3, #8
 8001ca8:	2b08      	cmp	r3, #8
 8001caa:	d12e      	bne.n	8001d0a <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fd6b 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d11a      	bne.n	8001cf2 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	685a      	ldr	r2, [r3, #4]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f022 020c 	bic.w	r2, r2, #12
 8001cca:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cd0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d112      	bne.n	8001d0a <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ce8:	f043 0201 	orr.w	r2, r3, #1
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	659a      	str	r2, [r3, #88]	@ 0x58
 8001cf0:	e00b      	b.n	8001d0a <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf6:	f043 0210 	orr.w	r2, r3, #16
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d02:	f043 0201 	orr.w	r2, r3, #1
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d0a:	6878      	ldr	r0, [r7, #4]
 8001d0c:	f7fe ff24 	bl	8000b58 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	220c      	movs	r2, #12
 8001d16:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001d18:	69bb      	ldr	r3, [r7, #24]
 8001d1a:	f003 0320 	and.w	r3, r3, #32
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d004      	beq.n	8001d2c <HAL_ADC_IRQHandler+0x146>
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	f003 0320 	and.w	r3, r3, #32
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d109      	bne.n	8001d40 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d072      	beq.n	8001e1c <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d06d      	beq.n	8001e1c <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d44:	f003 0310 	and.w	r3, r3, #16
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d105      	bne.n	8001d58 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d50:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	f7ff fc02 	bl	8001566 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8001d62:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7ff fbbd 	bl	80014e8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001d6e:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d047      	beq.n	8001e0e <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8001d7e:	693b      	ldr	r3, [r7, #16]
 8001d80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d007      	beq.n	8001d98 <HAL_ADC_IRQHandler+0x1b2>
 8001d88:	68bb      	ldr	r3, [r7, #8]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d03f      	beq.n	8001e0e <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8001d8e:	693b      	ldr	r3, [r7, #16]
 8001d90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d13a      	bne.n	8001e0e <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001da2:	2b40      	cmp	r3, #64	@ 0x40
 8001da4:	d133      	bne.n	8001e0e <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d12e      	bne.n	8001e0e <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff fcfc 	bl	80017b2 <LL_ADC_INJ_IsConversionOngoing>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d11a      	bne.n	8001df6 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	685a      	ldr	r2, [r3, #4]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001dce:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d112      	bne.n	8001e0e <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dec:	f043 0201 	orr.w	r2, r3, #1
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	659a      	str	r2, [r3, #88]	@ 0x58
 8001df4:	e00b      	b.n	8001e0e <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dfa:	f043 0210 	orr.w	r2, r3, #16
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e06:	f043 0201 	orr.w	r2, r3, #1
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 fe20 	bl	8002a54 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2260      	movs	r2, #96	@ 0x60
 8001e1a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001e1c:	69bb      	ldr	r3, [r7, #24]
 8001e1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d011      	beq.n	8001e4a <HAL_ADC_IRQHandler+0x264>
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d00c      	beq.n	8001e4a <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e34:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001e3c:	6878      	ldr	r0, [r7, #4]
 8001e3e:	f000 f886 	bl	8001f4e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2280      	movs	r2, #128	@ 0x80
 8001e48:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001e4a:	69bb      	ldr	r3, [r7, #24]
 8001e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d012      	beq.n	8001e7a <HAL_ADC_IRQHandler+0x294>
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00d      	beq.n	8001e7a <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e62:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f000 fe06 	bl	8002a7c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001e78:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d012      	beq.n	8001eaa <HAL_ADC_IRQHandler+0x2c4>
 8001e84:	697b      	ldr	r3, [r7, #20]
 8001e86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d00d      	beq.n	8001eaa <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e92:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001e9a:	6878      	ldr	r0, [r7, #4]
 8001e9c:	f000 fdf8 	bl	8002a90 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ea8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001eaa:	69bb      	ldr	r3, [r7, #24]
 8001eac:	f003 0310 	and.w	r3, r3, #16
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d02a      	beq.n	8001f0a <HAL_ADC_IRQHandler+0x324>
 8001eb4:	697b      	ldr	r3, [r7, #20]
 8001eb6:	f003 0310 	and.w	r3, r3, #16
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d025      	beq.n	8001f0a <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d102      	bne.n	8001ecc <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8001ec6:	2301      	movs	r3, #1
 8001ec8:	61fb      	str	r3, [r7, #28]
 8001eca:	e008      	b.n	8001ede <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d001      	beq.n	8001ede <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8001eda:	2301      	movs	r3, #1
 8001edc:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d10e      	bne.n	8001f02 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee8:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ef4:	f043 0202 	orr.w	r2, r3, #2
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f000 f830 	bl	8001f62 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	2210      	movs	r2, #16
 8001f08:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d018      	beq.n	8001f46 <HAL_ADC_IRQHandler+0x360>
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d013      	beq.n	8001f46 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f22:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f2e:	f043 0208 	orr.w	r2, r3, #8
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f3e:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f000 fd91 	bl	8002a68 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001f46:	bf00      	nop
 8001f48:	3720      	adds	r7, #32
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}

08001f4e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b083      	sub	sp, #12
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001f56:	bf00      	nop
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr

08001f62 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f62:	b480      	push	{r7}
 8001f64:	b083      	sub	sp, #12
 8001f66:	af00      	add	r7, sp, #0
 8001f68:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001f6a:	bf00      	nop
 8001f6c:	370c      	adds	r7, #12
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
	...

08001f78 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b0b6      	sub	sp, #216	@ 0xd8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
 8001f80:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f82:	2300      	movs	r3, #0
 8001f84:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d101      	bne.n	8001f9a <HAL_ADC_ConfigChannel+0x22>
 8001f96:	2302      	movs	r3, #2
 8001f98:	e3d5      	b.n	8002746 <HAL_ADC_ConfigChannel+0x7ce>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2201      	movs	r2, #1
 8001f9e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff fbf0 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	f040 83ba 	bne.w	8002728 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	685b      	ldr	r3, [r3, #4]
 8001fb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	685b      	ldr	r3, [r3, #4]
 8001fc0:	2b05      	cmp	r3, #5
 8001fc2:	d824      	bhi.n	800200e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	3b02      	subs	r3, #2
 8001fca:	2b03      	cmp	r3, #3
 8001fcc:	d81b      	bhi.n	8002006 <HAL_ADC_ConfigChannel+0x8e>
 8001fce:	a201      	add	r2, pc, #4	@ (adr r2, 8001fd4 <HAL_ADC_ConfigChannel+0x5c>)
 8001fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd4:	08001fe5 	.word	0x08001fe5
 8001fd8:	08001fed 	.word	0x08001fed
 8001fdc:	08001ff5 	.word	0x08001ff5
 8001fe0:	08001ffd 	.word	0x08001ffd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001fe4:	230c      	movs	r3, #12
 8001fe6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001fea:	e010      	b.n	800200e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001fec:	2312      	movs	r3, #18
 8001fee:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ff2:	e00c      	b.n	800200e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001ff4:	2318      	movs	r3, #24
 8001ff6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001ffa:	e008      	b.n	800200e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001ffc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002000:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002004:	e003      	b.n	800200e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002006:	2306      	movs	r3, #6
 8002008:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800200c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6818      	ldr	r0, [r3, #0]
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	461a      	mov	r2, r3
 8002018:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800201c:	f7ff fa77 	bl	800150e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4618      	mov	r0, r3
 8002026:	f7ff fbb1 	bl	800178c <LL_ADC_REG_IsConversionOngoing>
 800202a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff fbbd 	bl	80017b2 <LL_ADC_INJ_IsConversionOngoing>
 8002038:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800203c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002040:	2b00      	cmp	r3, #0
 8002042:	f040 81bf 	bne.w	80023c4 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002046:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800204a:	2b00      	cmp	r3, #0
 800204c:	f040 81ba 	bne.w	80023c4 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	689b      	ldr	r3, [r3, #8]
 8002054:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002058:	d10f      	bne.n	800207a <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6818      	ldr	r0, [r3, #0]
 800205e:	683b      	ldr	r3, [r7, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2200      	movs	r2, #0
 8002064:	4619      	mov	r1, r3
 8002066:	f7ff fa91 	bl	800158c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002072:	4618      	mov	r0, r3
 8002074:	f7ff fa25 	bl	80014c2 <LL_ADC_SetSamplingTimeCommonConfig>
 8002078:	e00e      	b.n	8002098 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6818      	ldr	r0, [r3, #0]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	6819      	ldr	r1, [r3, #0]
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	689b      	ldr	r3, [r3, #8]
 8002086:	461a      	mov	r2, r3
 8002088:	f7ff fa80 	bl	800158c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	2100      	movs	r1, #0
 8002092:	4618      	mov	r0, r3
 8002094:	f7ff fa15 	bl	80014c2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	695a      	ldr	r2, [r3, #20]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	08db      	lsrs	r3, r3, #3
 80020a4:	f003 0303 	and.w	r3, r3, #3
 80020a8:	005b      	lsls	r3, r3, #1
 80020aa:	fa02 f303 	lsl.w	r3, r2, r3
 80020ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	691b      	ldr	r3, [r3, #16]
 80020b6:	2b04      	cmp	r3, #4
 80020b8:	d00a      	beq.n	80020d0 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6818      	ldr	r0, [r3, #0]
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	6919      	ldr	r1, [r3, #16]
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020ca:	f7ff f9a5 	bl	8001418 <LL_ADC_SetOffset>
 80020ce:	e179      	b.n	80023c4 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2100      	movs	r1, #0
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7ff f9c2 	bl	8001460 <LL_ADC_GetOffsetChannel>
 80020dc:	4603      	mov	r3, r0
 80020de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10a      	bne.n	80020fc <HAL_ADC_ConfigChannel+0x184>
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	2100      	movs	r1, #0
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7ff f9b7 	bl	8001460 <LL_ADC_GetOffsetChannel>
 80020f2:	4603      	mov	r3, r0
 80020f4:	0e9b      	lsrs	r3, r3, #26
 80020f6:	f003 021f 	and.w	r2, r3, #31
 80020fa:	e01e      	b.n	800213a <HAL_ADC_ConfigChannel+0x1c2>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2100      	movs	r1, #0
 8002102:	4618      	mov	r0, r3
 8002104:	f7ff f9ac 	bl	8001460 <LL_ADC_GetOffsetChannel>
 8002108:	4603      	mov	r3, r0
 800210a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800210e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002112:	fa93 f3a3 	rbit	r3, r3
 8002116:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800211a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800211e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002122:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002126:	2b00      	cmp	r3, #0
 8002128:	d101      	bne.n	800212e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800212a:	2320      	movs	r3, #32
 800212c:	e004      	b.n	8002138 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800212e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002132:	fab3 f383 	clz	r3, r3
 8002136:	b2db      	uxtb	r3, r3
 8002138:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002142:	2b00      	cmp	r3, #0
 8002144:	d105      	bne.n	8002152 <HAL_ADC_ConfigChannel+0x1da>
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	0e9b      	lsrs	r3, r3, #26
 800214c:	f003 031f 	and.w	r3, r3, #31
 8002150:	e018      	b.n	8002184 <HAL_ADC_ConfigChannel+0x20c>
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800215a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800215e:	fa93 f3a3 	rbit	r3, r3
 8002162:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002166:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800216a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800216e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d101      	bne.n	800217a <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8002176:	2320      	movs	r3, #32
 8002178:	e004      	b.n	8002184 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 800217a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800217e:	fab3 f383 	clz	r3, r3
 8002182:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002184:	429a      	cmp	r2, r3
 8002186:	d106      	bne.n	8002196 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	2200      	movs	r2, #0
 800218e:	2100      	movs	r1, #0
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff f97b 	bl	800148c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	2101      	movs	r1, #1
 800219c:	4618      	mov	r0, r3
 800219e:	f7ff f95f 	bl	8001460 <LL_ADC_GetOffsetChannel>
 80021a2:	4603      	mov	r3, r0
 80021a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10a      	bne.n	80021c2 <HAL_ADC_ConfigChannel+0x24a>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2101      	movs	r1, #1
 80021b2:	4618      	mov	r0, r3
 80021b4:	f7ff f954 	bl	8001460 <LL_ADC_GetOffsetChannel>
 80021b8:	4603      	mov	r3, r0
 80021ba:	0e9b      	lsrs	r3, r3, #26
 80021bc:	f003 021f 	and.w	r2, r3, #31
 80021c0:	e01e      	b.n	8002200 <HAL_ADC_ConfigChannel+0x288>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2101      	movs	r1, #1
 80021c8:	4618      	mov	r0, r3
 80021ca:	f7ff f949 	bl	8001460 <LL_ADC_GetOffsetChannel>
 80021ce:	4603      	mov	r3, r0
 80021d0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80021d8:	fa93 f3a3 	rbit	r3, r3
 80021dc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80021e0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80021e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80021e8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d101      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80021f0:	2320      	movs	r3, #32
 80021f2:	e004      	b.n	80021fe <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80021f4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80021f8:	fab3 f383 	clz	r3, r3
 80021fc:	b2db      	uxtb	r3, r3
 80021fe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002208:	2b00      	cmp	r3, #0
 800220a:	d105      	bne.n	8002218 <HAL_ADC_ConfigChannel+0x2a0>
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	0e9b      	lsrs	r3, r3, #26
 8002212:	f003 031f 	and.w	r3, r3, #31
 8002216:	e018      	b.n	800224a <HAL_ADC_ConfigChannel+0x2d2>
 8002218:	683b      	ldr	r3, [r7, #0]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002220:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002224:	fa93 f3a3 	rbit	r3, r3
 8002228:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800222c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002230:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002234:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002238:	2b00      	cmp	r3, #0
 800223a:	d101      	bne.n	8002240 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800223c:	2320      	movs	r3, #32
 800223e:	e004      	b.n	800224a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8002240:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002244:	fab3 f383 	clz	r3, r3
 8002248:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800224a:	429a      	cmp	r2, r3
 800224c:	d106      	bne.n	800225c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	2200      	movs	r2, #0
 8002254:	2101      	movs	r1, #1
 8002256:	4618      	mov	r0, r3
 8002258:	f7ff f918 	bl	800148c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	2102      	movs	r1, #2
 8002262:	4618      	mov	r0, r3
 8002264:	f7ff f8fc 	bl	8001460 <LL_ADC_GetOffsetChannel>
 8002268:	4603      	mov	r3, r0
 800226a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800226e:	2b00      	cmp	r3, #0
 8002270:	d10a      	bne.n	8002288 <HAL_ADC_ConfigChannel+0x310>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2102      	movs	r1, #2
 8002278:	4618      	mov	r0, r3
 800227a:	f7ff f8f1 	bl	8001460 <LL_ADC_GetOffsetChannel>
 800227e:	4603      	mov	r3, r0
 8002280:	0e9b      	lsrs	r3, r3, #26
 8002282:	f003 021f 	and.w	r2, r3, #31
 8002286:	e01e      	b.n	80022c6 <HAL_ADC_ConfigChannel+0x34e>
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	2102      	movs	r1, #2
 800228e:	4618      	mov	r0, r3
 8002290:	f7ff f8e6 	bl	8001460 <LL_ADC_GetOffsetChannel>
 8002294:	4603      	mov	r3, r0
 8002296:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800229a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800229e:	fa93 f3a3 	rbit	r3, r3
 80022a2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80022a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80022aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80022ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d101      	bne.n	80022ba <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80022b6:	2320      	movs	r3, #32
 80022b8:	e004      	b.n	80022c4 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80022ba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022be:	fab3 f383 	clz	r3, r3
 80022c2:	b2db      	uxtb	r3, r3
 80022c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d105      	bne.n	80022de <HAL_ADC_ConfigChannel+0x366>
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	0e9b      	lsrs	r3, r3, #26
 80022d8:	f003 031f 	and.w	r3, r3, #31
 80022dc:	e014      	b.n	8002308 <HAL_ADC_ConfigChannel+0x390>
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80022e6:	fa93 f3a3 	rbit	r3, r3
 80022ea:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80022ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80022f2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80022fa:	2320      	movs	r3, #32
 80022fc:	e004      	b.n	8002308 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80022fe:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002302:	fab3 f383 	clz	r3, r3
 8002306:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002308:	429a      	cmp	r2, r3
 800230a:	d106      	bne.n	800231a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	2200      	movs	r2, #0
 8002312:	2102      	movs	r1, #2
 8002314:	4618      	mov	r0, r3
 8002316:	f7ff f8b9 	bl	800148c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2103      	movs	r1, #3
 8002320:	4618      	mov	r0, r3
 8002322:	f7ff f89d 	bl	8001460 <LL_ADC_GetOffsetChannel>
 8002326:	4603      	mov	r3, r0
 8002328:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10a      	bne.n	8002346 <HAL_ADC_ConfigChannel+0x3ce>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	2103      	movs	r1, #3
 8002336:	4618      	mov	r0, r3
 8002338:	f7ff f892 	bl	8001460 <LL_ADC_GetOffsetChannel>
 800233c:	4603      	mov	r3, r0
 800233e:	0e9b      	lsrs	r3, r3, #26
 8002340:	f003 021f 	and.w	r2, r3, #31
 8002344:	e017      	b.n	8002376 <HAL_ADC_ConfigChannel+0x3fe>
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2103      	movs	r1, #3
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff f887 	bl	8001460 <LL_ADC_GetOffsetChannel>
 8002352:	4603      	mov	r3, r0
 8002354:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002356:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002358:	fa93 f3a3 	rbit	r3, r3
 800235c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800235e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002360:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002362:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002364:	2b00      	cmp	r3, #0
 8002366:	d101      	bne.n	800236c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002368:	2320      	movs	r3, #32
 800236a:	e003      	b.n	8002374 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 800236c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800236e:	fab3 f383 	clz	r3, r3
 8002372:	b2db      	uxtb	r3, r3
 8002374:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800237e:	2b00      	cmp	r3, #0
 8002380:	d105      	bne.n	800238e <HAL_ADC_ConfigChannel+0x416>
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	0e9b      	lsrs	r3, r3, #26
 8002388:	f003 031f 	and.w	r3, r3, #31
 800238c:	e011      	b.n	80023b2 <HAL_ADC_ConfigChannel+0x43a>
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002394:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002396:	fa93 f3a3 	rbit	r3, r3
 800239a:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800239c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800239e:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80023a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d101      	bne.n	80023aa <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80023a6:	2320      	movs	r3, #32
 80023a8:	e003      	b.n	80023b2 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80023aa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80023ac:	fab3 f383 	clz	r3, r3
 80023b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80023b2:	429a      	cmp	r2, r3
 80023b4:	d106      	bne.n	80023c4 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2200      	movs	r2, #0
 80023bc:	2103      	movs	r1, #3
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff f864 	bl	800148c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff f9a5 	bl	8001718 <LL_ADC_IsEnabled>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f040 813f 	bne.w	8002654 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6818      	ldr	r0, [r3, #0]
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	6819      	ldr	r1, [r3, #0]
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	68db      	ldr	r3, [r3, #12]
 80023e2:	461a      	mov	r2, r3
 80023e4:	f7ff f8fe 	bl	80015e4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	4a8e      	ldr	r2, [pc, #568]	@ (8002628 <HAL_ADC_ConfigChannel+0x6b0>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	f040 8130 	bne.w	8002654 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002400:	2b00      	cmp	r3, #0
 8002402:	d10b      	bne.n	800241c <HAL_ADC_ConfigChannel+0x4a4>
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	0e9b      	lsrs	r3, r3, #26
 800240a:	3301      	adds	r3, #1
 800240c:	f003 031f 	and.w	r3, r3, #31
 8002410:	2b09      	cmp	r3, #9
 8002412:	bf94      	ite	ls
 8002414:	2301      	movls	r3, #1
 8002416:	2300      	movhi	r3, #0
 8002418:	b2db      	uxtb	r3, r3
 800241a:	e019      	b.n	8002450 <HAL_ADC_ConfigChannel+0x4d8>
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002424:	fa93 f3a3 	rbit	r3, r3
 8002428:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800242a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800242c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800242e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002430:	2b00      	cmp	r3, #0
 8002432:	d101      	bne.n	8002438 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002434:	2320      	movs	r3, #32
 8002436:	e003      	b.n	8002440 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002438:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800243a:	fab3 f383 	clz	r3, r3
 800243e:	b2db      	uxtb	r3, r3
 8002440:	3301      	adds	r3, #1
 8002442:	f003 031f 	and.w	r3, r3, #31
 8002446:	2b09      	cmp	r3, #9
 8002448:	bf94      	ite	ls
 800244a:	2301      	movls	r3, #1
 800244c:	2300      	movhi	r3, #0
 800244e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002450:	2b00      	cmp	r3, #0
 8002452:	d079      	beq.n	8002548 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002454:	683b      	ldr	r3, [r7, #0]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800245c:	2b00      	cmp	r3, #0
 800245e:	d107      	bne.n	8002470 <HAL_ADC_ConfigChannel+0x4f8>
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	0e9b      	lsrs	r3, r3, #26
 8002466:	3301      	adds	r3, #1
 8002468:	069b      	lsls	r3, r3, #26
 800246a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800246e:	e015      	b.n	800249c <HAL_ADC_ConfigChannel+0x524>
 8002470:	683b      	ldr	r3, [r7, #0]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002476:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002478:	fa93 f3a3 	rbit	r3, r3
 800247c:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800247e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002480:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002482:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002484:	2b00      	cmp	r3, #0
 8002486:	d101      	bne.n	800248c <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002488:	2320      	movs	r3, #32
 800248a:	e003      	b.n	8002494 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 800248c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800248e:	fab3 f383 	clz	r3, r3
 8002492:	b2db      	uxtb	r3, r3
 8002494:	3301      	adds	r3, #1
 8002496:	069b      	lsls	r3, r3, #26
 8002498:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d109      	bne.n	80024bc <HAL_ADC_ConfigChannel+0x544>
 80024a8:	683b      	ldr	r3, [r7, #0]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	0e9b      	lsrs	r3, r3, #26
 80024ae:	3301      	adds	r3, #1
 80024b0:	f003 031f 	and.w	r3, r3, #31
 80024b4:	2101      	movs	r1, #1
 80024b6:	fa01 f303 	lsl.w	r3, r1, r3
 80024ba:	e017      	b.n	80024ec <HAL_ADC_ConfigChannel+0x574>
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80024c4:	fa93 f3a3 	rbit	r3, r3
 80024c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80024ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80024cc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80024ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d101      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 80024d4:	2320      	movs	r3, #32
 80024d6:	e003      	b.n	80024e0 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 80024d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024da:	fab3 f383 	clz	r3, r3
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	3301      	adds	r3, #1
 80024e2:	f003 031f 	and.w	r3, r3, #31
 80024e6:	2101      	movs	r1, #1
 80024e8:	fa01 f303 	lsl.w	r3, r1, r3
 80024ec:	ea42 0103 	orr.w	r1, r2, r3
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d10a      	bne.n	8002512 <HAL_ADC_ConfigChannel+0x59a>
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	0e9b      	lsrs	r3, r3, #26
 8002502:	3301      	adds	r3, #1
 8002504:	f003 021f 	and.w	r2, r3, #31
 8002508:	4613      	mov	r3, r2
 800250a:	005b      	lsls	r3, r3, #1
 800250c:	4413      	add	r3, r2
 800250e:	051b      	lsls	r3, r3, #20
 8002510:	e018      	b.n	8002544 <HAL_ADC_ConfigChannel+0x5cc>
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002518:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800251a:	fa93 f3a3 	rbit	r3, r3
 800251e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002522:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002524:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002526:	2b00      	cmp	r3, #0
 8002528:	d101      	bne.n	800252e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800252a:	2320      	movs	r3, #32
 800252c:	e003      	b.n	8002536 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800252e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002530:	fab3 f383 	clz	r3, r3
 8002534:	b2db      	uxtb	r3, r3
 8002536:	3301      	adds	r3, #1
 8002538:	f003 021f 	and.w	r2, r3, #31
 800253c:	4613      	mov	r3, r2
 800253e:	005b      	lsls	r3, r3, #1
 8002540:	4413      	add	r3, r2
 8002542:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002544:	430b      	orrs	r3, r1
 8002546:	e080      	b.n	800264a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002550:	2b00      	cmp	r3, #0
 8002552:	d107      	bne.n	8002564 <HAL_ADC_ConfigChannel+0x5ec>
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	0e9b      	lsrs	r3, r3, #26
 800255a:	3301      	adds	r3, #1
 800255c:	069b      	lsls	r3, r3, #26
 800255e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002562:	e015      	b.n	8002590 <HAL_ADC_ConfigChannel+0x618>
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800256c:	fa93 f3a3 	rbit	r3, r3
 8002570:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002574:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002578:	2b00      	cmp	r3, #0
 800257a:	d101      	bne.n	8002580 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 800257c:	2320      	movs	r3, #32
 800257e:	e003      	b.n	8002588 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002582:	fab3 f383 	clz	r3, r3
 8002586:	b2db      	uxtb	r3, r3
 8002588:	3301      	adds	r3, #1
 800258a:	069b      	lsls	r3, r3, #26
 800258c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002598:	2b00      	cmp	r3, #0
 800259a:	d109      	bne.n	80025b0 <HAL_ADC_ConfigChannel+0x638>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	0e9b      	lsrs	r3, r3, #26
 80025a2:	3301      	adds	r3, #1
 80025a4:	f003 031f 	and.w	r3, r3, #31
 80025a8:	2101      	movs	r1, #1
 80025aa:	fa01 f303 	lsl.w	r3, r1, r3
 80025ae:	e017      	b.n	80025e0 <HAL_ADC_ConfigChannel+0x668>
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	fa93 f3a3 	rbit	r3, r3
 80025bc:	61bb      	str	r3, [r7, #24]
  return result;
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80025c2:	6a3b      	ldr	r3, [r7, #32]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d101      	bne.n	80025cc <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80025c8:	2320      	movs	r3, #32
 80025ca:	e003      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80025cc:	6a3b      	ldr	r3, [r7, #32]
 80025ce:	fab3 f383 	clz	r3, r3
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	3301      	adds	r3, #1
 80025d6:	f003 031f 	and.w	r3, r3, #31
 80025da:	2101      	movs	r1, #1
 80025dc:	fa01 f303 	lsl.w	r3, r1, r3
 80025e0:	ea42 0103 	orr.w	r1, r2, r3
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d10d      	bne.n	800260c <HAL_ADC_ConfigChannel+0x694>
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	0e9b      	lsrs	r3, r3, #26
 80025f6:	3301      	adds	r3, #1
 80025f8:	f003 021f 	and.w	r2, r3, #31
 80025fc:	4613      	mov	r3, r2
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	4413      	add	r3, r2
 8002602:	3b1e      	subs	r3, #30
 8002604:	051b      	lsls	r3, r3, #20
 8002606:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800260a:	e01d      	b.n	8002648 <HAL_ADC_ConfigChannel+0x6d0>
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	fa93 f3a3 	rbit	r3, r3
 8002618:	60fb      	str	r3, [r7, #12]
  return result;
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d103      	bne.n	800262c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002624:	2320      	movs	r3, #32
 8002626:	e005      	b.n	8002634 <HAL_ADC_ConfigChannel+0x6bc>
 8002628:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	fab3 f383 	clz	r3, r3
 8002632:	b2db      	uxtb	r3, r3
 8002634:	3301      	adds	r3, #1
 8002636:	f003 021f 	and.w	r2, r3, #31
 800263a:	4613      	mov	r3, r2
 800263c:	005b      	lsls	r3, r3, #1
 800263e:	4413      	add	r3, r2
 8002640:	3b1e      	subs	r3, #30
 8002642:	051b      	lsls	r3, r3, #20
 8002644:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002648:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800264a:	683a      	ldr	r2, [r7, #0]
 800264c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800264e:	4619      	mov	r1, r3
 8002650:	f7fe ff9c 	bl	800158c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	4b3d      	ldr	r3, [pc, #244]	@ (8002750 <HAL_ADC_ConfigChannel+0x7d8>)
 800265a:	4013      	ands	r3, r2
 800265c:	2b00      	cmp	r3, #0
 800265e:	d06c      	beq.n	800273a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002660:	483c      	ldr	r0, [pc, #240]	@ (8002754 <HAL_ADC_ConfigChannel+0x7dc>)
 8002662:	f7fe fecb 	bl	80013fc <LL_ADC_GetCommonPathInternalCh>
 8002666:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a3a      	ldr	r2, [pc, #232]	@ (8002758 <HAL_ADC_ConfigChannel+0x7e0>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d127      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002674:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002678:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800267c:	2b00      	cmp	r3, #0
 800267e:	d121      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a35      	ldr	r2, [pc, #212]	@ (800275c <HAL_ADC_ConfigChannel+0x7e4>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d157      	bne.n	800273a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800268a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800268e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002692:	4619      	mov	r1, r3
 8002694:	482f      	ldr	r0, [pc, #188]	@ (8002754 <HAL_ADC_ConfigChannel+0x7dc>)
 8002696:	f7fe fe9e 	bl	80013d6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800269a:	4b31      	ldr	r3, [pc, #196]	@ (8002760 <HAL_ADC_ConfigChannel+0x7e8>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	099b      	lsrs	r3, r3, #6
 80026a0:	4a30      	ldr	r2, [pc, #192]	@ (8002764 <HAL_ADC_ConfigChannel+0x7ec>)
 80026a2:	fba2 2303 	umull	r2, r3, r2, r3
 80026a6:	099b      	lsrs	r3, r3, #6
 80026a8:	1c5a      	adds	r2, r3, #1
 80026aa:	4613      	mov	r3, r2
 80026ac:	005b      	lsls	r3, r3, #1
 80026ae:	4413      	add	r3, r2
 80026b0:	009b      	lsls	r3, r3, #2
 80026b2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80026b4:	e002      	b.n	80026bc <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	3b01      	subs	r3, #1
 80026ba:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d1f9      	bne.n	80026b6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80026c2:	e03a      	b.n	800273a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a27      	ldr	r2, [pc, #156]	@ (8002768 <HAL_ADC_ConfigChannel+0x7f0>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d113      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80026ce:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026d2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d10d      	bne.n	80026f6 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a1f      	ldr	r2, [pc, #124]	@ (800275c <HAL_ADC_ConfigChannel+0x7e4>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d12a      	bne.n	800273a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80026e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80026e8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026ec:	4619      	mov	r1, r3
 80026ee:	4819      	ldr	r0, [pc, #100]	@ (8002754 <HAL_ADC_ConfigChannel+0x7dc>)
 80026f0:	f7fe fe71 	bl	80013d6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80026f4:	e021      	b.n	800273a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	4a1c      	ldr	r2, [pc, #112]	@ (800276c <HAL_ADC_ConfigChannel+0x7f4>)
 80026fc:	4293      	cmp	r3, r2
 80026fe:	d11c      	bne.n	800273a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002700:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002704:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002708:	2b00      	cmp	r3, #0
 800270a:	d116      	bne.n	800273a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a12      	ldr	r2, [pc, #72]	@ (800275c <HAL_ADC_ConfigChannel+0x7e4>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d111      	bne.n	800273a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002716:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800271a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800271e:	4619      	mov	r1, r3
 8002720:	480c      	ldr	r0, [pc, #48]	@ (8002754 <HAL_ADC_ConfigChannel+0x7dc>)
 8002722:	f7fe fe58 	bl	80013d6 <LL_ADC_SetCommonPathInternalCh>
 8002726:	e008      	b.n	800273a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800272c:	f043 0220 	orr.w	r2, r3, #32
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002742:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002746:	4618      	mov	r0, r3
 8002748:	37d8      	adds	r7, #216	@ 0xd8
 800274a:	46bd      	mov	sp, r7
 800274c:	bd80      	pop	{r7, pc}
 800274e:	bf00      	nop
 8002750:	80080000 	.word	0x80080000
 8002754:	50040300 	.word	0x50040300
 8002758:	c7520000 	.word	0xc7520000
 800275c:	50040000 	.word	0x50040000
 8002760:	20040000 	.word	0x20040000
 8002764:	053e2d63 	.word	0x053e2d63
 8002768:	cb840000 	.word	0xcb840000
 800276c:	80000001 	.word	0x80000001

08002770 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002778:	2300      	movs	r3, #0
 800277a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4618      	mov	r0, r3
 8002782:	f7fe ffc9 	bl	8001718 <LL_ADC_IsEnabled>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	d169      	bne.n	8002860 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	689a      	ldr	r2, [r3, #8]
 8002792:	4b36      	ldr	r3, [pc, #216]	@ (800286c <ADC_Enable+0xfc>)
 8002794:	4013      	ands	r3, r2
 8002796:	2b00      	cmp	r3, #0
 8002798:	d00d      	beq.n	80027b6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800279e:	f043 0210 	orr.w	r2, r3, #16
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027aa:	f043 0201 	orr.w	r2, r3, #1
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e055      	b.n	8002862 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fe ff84 	bl	80016c8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80027c0:	482b      	ldr	r0, [pc, #172]	@ (8002870 <ADC_Enable+0x100>)
 80027c2:	f7fe fe1b 	bl	80013fc <LL_ADC_GetCommonPathInternalCh>
 80027c6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80027c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d013      	beq.n	80027f8 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80027d0:	4b28      	ldr	r3, [pc, #160]	@ (8002874 <ADC_Enable+0x104>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	099b      	lsrs	r3, r3, #6
 80027d6:	4a28      	ldr	r2, [pc, #160]	@ (8002878 <ADC_Enable+0x108>)
 80027d8:	fba2 2303 	umull	r2, r3, r2, r3
 80027dc:	099b      	lsrs	r3, r3, #6
 80027de:	1c5a      	adds	r2, r3, #1
 80027e0:	4613      	mov	r3, r2
 80027e2:	005b      	lsls	r3, r3, #1
 80027e4:	4413      	add	r3, r2
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80027ea:	e002      	b.n	80027f2 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	3b01      	subs	r3, #1
 80027f0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f9      	bne.n	80027ec <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80027f8:	f7fe fdaa 	bl	8001350 <HAL_GetTick>
 80027fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80027fe:	e028      	b.n	8002852 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4618      	mov	r0, r3
 8002806:	f7fe ff87 	bl	8001718 <LL_ADC_IsEnabled>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d104      	bne.n	800281a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7fe ff57 	bl	80016c8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800281a:	f7fe fd99 	bl	8001350 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d914      	bls.n	8002852 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f003 0301 	and.w	r3, r3, #1
 8002832:	2b01      	cmp	r3, #1
 8002834:	d00d      	beq.n	8002852 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283a:	f043 0210 	orr.w	r2, r3, #16
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002846:	f043 0201 	orr.w	r2, r3, #1
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800284e:	2301      	movs	r3, #1
 8002850:	e007      	b.n	8002862 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f003 0301 	and.w	r3, r3, #1
 800285c:	2b01      	cmp	r3, #1
 800285e:	d1cf      	bne.n	8002800 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3710      	adds	r7, #16
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	8000003f 	.word	0x8000003f
 8002870:	50040300 	.word	0x50040300
 8002874:	20040000 	.word	0x20040000
 8002878:	053e2d63 	.word	0x053e2d63

0800287c <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4618      	mov	r0, r3
 800288a:	f7fe ff58 	bl	800173e <LL_ADC_IsDisableOngoing>
 800288e:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4618      	mov	r0, r3
 8002896:	f7fe ff3f 	bl	8001718 <LL_ADC_IsEnabled>
 800289a:	4603      	mov	r3, r0
 800289c:	2b00      	cmp	r3, #0
 800289e:	d047      	beq.n	8002930 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d144      	bne.n	8002930 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	f003 030d 	and.w	r3, r3, #13
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d10c      	bne.n	80028ce <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7fe ff19 	bl	80016f0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	2203      	movs	r2, #3
 80028c4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028c6:	f7fe fd43 	bl	8001350 <HAL_GetTick>
 80028ca:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028cc:	e029      	b.n	8002922 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d2:	f043 0210 	orr.w	r2, r3, #16
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028de:	f043 0201 	orr.w	r2, r3, #1
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e023      	b.n	8002932 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80028ea:	f7fe fd31 	bl	8001350 <HAL_GetTick>
 80028ee:	4602      	mov	r2, r0
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d914      	bls.n	8002922 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00d      	beq.n	8002922 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800290a:	f043 0210 	orr.w	r2, r3, #16
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002916:	f043 0201 	orr.w	r2, r3, #1
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e007      	b.n	8002932 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	689b      	ldr	r3, [r3, #8]
 8002928:	f003 0301 	and.w	r3, r3, #1
 800292c:	2b00      	cmp	r3, #0
 800292e:	d1dc      	bne.n	80028ea <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002930:	2300      	movs	r3, #0
}
 8002932:	4618      	mov	r0, r3
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <LL_ADC_StartCalibration>:
{
 800293a:	b480      	push	{r7}
 800293c:	b083      	sub	sp, #12
 800293e:	af00      	add	r7, sp, #0
 8002940:	6078      	str	r0, [r7, #4]
 8002942:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 800294c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002956:	4313      	orrs	r3, r2
 8002958:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	609a      	str	r2, [r3, #8]
}
 8002960:	bf00      	nop
 8002962:	370c      	adds	r7, #12
 8002964:	46bd      	mov	sp, r7
 8002966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296a:	4770      	bx	lr

0800296c <LL_ADC_IsCalibrationOnGoing>:
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689b      	ldr	r3, [r3, #8]
 8002978:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800297c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002980:	d101      	bne.n	8002986 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002982:	2301      	movs	r3, #1
 8002984:	e000      	b.n	8002988 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002992:	4770      	bx	lr

08002994 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800299e:	2300      	movs	r3, #0
 80029a0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d101      	bne.n	80029b0 <HAL_ADCEx_Calibration_Start+0x1c>
 80029ac:	2302      	movs	r3, #2
 80029ae:	e04d      	b.n	8002a4c <HAL_ADCEx_Calibration_Start+0xb8>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2201      	movs	r2, #1
 80029b4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80029b8:	6878      	ldr	r0, [r7, #4]
 80029ba:	f7ff ff5f 	bl	800287c <ADC_Disable>
 80029be:	4603      	mov	r3, r0
 80029c0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80029c2:	7bfb      	ldrb	r3, [r7, #15]
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d136      	bne.n	8002a36 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029cc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80029d0:	f023 0302 	bic.w	r3, r3, #2
 80029d4:	f043 0202 	orr.w	r2, r3, #2
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6839      	ldr	r1, [r7, #0]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff ffa9 	bl	800293a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80029e8:	e014      	b.n	8002a14 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	3301      	adds	r3, #1
 80029ee:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 80029f6:	d30d      	bcc.n	8002a14 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029fc:	f023 0312 	bic.w	r3, r3, #18
 8002a00:	f043 0210 	orr.w	r2, r3, #16
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8002a10:	2301      	movs	r3, #1
 8002a12:	e01b      	b.n	8002a4c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7ff ffa7 	bl	800296c <LL_ADC_IsCalibrationOnGoing>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d1e2      	bne.n	80029ea <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a28:	f023 0303 	bic.w	r3, r3, #3
 8002a2c:	f043 0201 	orr.w	r2, r3, #1
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a34:	e005      	b.n	8002a42 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a3a:	f043 0210 	orr.w	r2, r3, #16
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002a4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3710      	adds	r7, #16
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002a5c:	bf00      	nop
 8002a5e:	370c      	adds	r7, #12
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr

08002a68 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	b083      	sub	sp, #12
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b083      	sub	sp, #12
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ab8:	b480      	push	{r7}
 8002aba:	b085      	sub	sp, #20
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f003 0307 	and.w	r3, r3, #7
 8002ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8002afc <__NVIC_SetPriorityGrouping+0x44>)
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ae0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ae4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002aea:	4a04      	ldr	r2, [pc, #16]	@ (8002afc <__NVIC_SetPriorityGrouping+0x44>)
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	60d3      	str	r3, [r2, #12]
}
 8002af0:	bf00      	nop
 8002af2:	3714      	adds	r7, #20
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	e000ed00 	.word	0xe000ed00

08002b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002b04:	4b04      	ldr	r3, [pc, #16]	@ (8002b18 <__NVIC_GetPriorityGrouping+0x18>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	0a1b      	lsrs	r3, r3, #8
 8002b0a:	f003 0307 	and.w	r3, r3, #7
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	46bd      	mov	sp, r7
 8002b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b16:	4770      	bx	lr
 8002b18:	e000ed00 	.word	0xe000ed00

08002b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	4603      	mov	r3, r0
 8002b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	db0b      	blt.n	8002b46 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b2e:	79fb      	ldrb	r3, [r7, #7]
 8002b30:	f003 021f 	and.w	r2, r3, #31
 8002b34:	4907      	ldr	r1, [pc, #28]	@ (8002b54 <__NVIC_EnableIRQ+0x38>)
 8002b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3a:	095b      	lsrs	r3, r3, #5
 8002b3c:	2001      	movs	r0, #1
 8002b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8002b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	e000e100 	.word	0xe000e100

08002b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	6039      	str	r1, [r7, #0]
 8002b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	db0a      	blt.n	8002b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	b2da      	uxtb	r2, r3
 8002b70:	490c      	ldr	r1, [pc, #48]	@ (8002ba4 <__NVIC_SetPriority+0x4c>)
 8002b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b76:	0112      	lsls	r2, r2, #4
 8002b78:	b2d2      	uxtb	r2, r2
 8002b7a:	440b      	add	r3, r1
 8002b7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b80:	e00a      	b.n	8002b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	b2da      	uxtb	r2, r3
 8002b86:	4908      	ldr	r1, [pc, #32]	@ (8002ba8 <__NVIC_SetPriority+0x50>)
 8002b88:	79fb      	ldrb	r3, [r7, #7]
 8002b8a:	f003 030f 	and.w	r3, r3, #15
 8002b8e:	3b04      	subs	r3, #4
 8002b90:	0112      	lsls	r2, r2, #4
 8002b92:	b2d2      	uxtb	r2, r2
 8002b94:	440b      	add	r3, r1
 8002b96:	761a      	strb	r2, [r3, #24]
}
 8002b98:	bf00      	nop
 8002b9a:	370c      	adds	r7, #12
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba2:	4770      	bx	lr
 8002ba4:	e000e100 	.word	0xe000e100
 8002ba8:	e000ed00 	.word	0xe000ed00

08002bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b089      	sub	sp, #36	@ 0x24
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bc0:	69fb      	ldr	r3, [r7, #28]
 8002bc2:	f1c3 0307 	rsb	r3, r3, #7
 8002bc6:	2b04      	cmp	r3, #4
 8002bc8:	bf28      	it	cs
 8002bca:	2304      	movcs	r3, #4
 8002bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bce:	69fb      	ldr	r3, [r7, #28]
 8002bd0:	3304      	adds	r3, #4
 8002bd2:	2b06      	cmp	r3, #6
 8002bd4:	d902      	bls.n	8002bdc <NVIC_EncodePriority+0x30>
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	3b03      	subs	r3, #3
 8002bda:	e000      	b.n	8002bde <NVIC_EncodePriority+0x32>
 8002bdc:	2300      	movs	r3, #0
 8002bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002be0:	f04f 32ff 	mov.w	r2, #4294967295
 8002be4:	69bb      	ldr	r3, [r7, #24]
 8002be6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bea:	43da      	mvns	r2, r3
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	401a      	ands	r2, r3
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bf4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8002bfe:	43d9      	mvns	r1, r3
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c04:	4313      	orrs	r3, r2
         );
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3724      	adds	r7, #36	@ 0x24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr

08002c12 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b082      	sub	sp, #8
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff ff4c 	bl	8002ab8 <__NVIC_SetPriorityGrouping>
}
 8002c20:	bf00      	nop
 8002c22:	3708      	adds	r7, #8
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b086      	sub	sp, #24
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	60b9      	str	r1, [r7, #8]
 8002c32:	607a      	str	r2, [r7, #4]
 8002c34:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002c36:	2300      	movs	r3, #0
 8002c38:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002c3a:	f7ff ff61 	bl	8002b00 <__NVIC_GetPriorityGrouping>
 8002c3e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	68b9      	ldr	r1, [r7, #8]
 8002c44:	6978      	ldr	r0, [r7, #20]
 8002c46:	f7ff ffb1 	bl	8002bac <NVIC_EncodePriority>
 8002c4a:	4602      	mov	r2, r0
 8002c4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c50:	4611      	mov	r1, r2
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7ff ff80 	bl	8002b58 <__NVIC_SetPriority>
}
 8002c58:	bf00      	nop
 8002c5a:	3718      	adds	r7, #24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}

08002c60 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	4603      	mov	r3, r0
 8002c68:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff ff54 	bl	8002b1c <__NVIC_EnableIRQ>
}
 8002c74:	bf00      	nop
 8002c76:	3708      	adds	r7, #8
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	b082      	sub	sp, #8
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d101      	bne.n	8002c8e <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e014      	b.n	8002cb8 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	791b      	ldrb	r3, [r3, #4]
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d105      	bne.n	8002ca4 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7fe f86a 	bl	8000d78 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2202      	movs	r2, #2
 8002ca8:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	2200      	movs	r2, #0
 8002cae:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2201      	movs	r2, #1
 8002cb4:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002cc0:	b480      	push	{r7}
 8002cc2:	b083      	sub	sp, #12
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	795b      	ldrb	r3, [r3, #5]
 8002cce:	2b01      	cmp	r3, #1
 8002cd0:	d101      	bne.n	8002cd6 <HAL_DAC_Start+0x16>
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	e040      	b.n	8002d58 <HAL_DAC_Start+0x98>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2202      	movs	r2, #2
 8002ce0:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	6819      	ldr	r1, [r3, #0]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	f003 0310 	and.w	r3, r3, #16
 8002cee:	2201      	movs	r2, #1
 8002cf0:	409a      	lsls	r2, r3
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	601a      	str	r2, [r3, #0]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (Channel == DAC_CHANNEL_1)
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10f      	bne.n	8002d20 <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d11d      	bne.n	8002d4a <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685a      	ldr	r2, [r3, #4]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f042 0201 	orr.w	r2, r2, #1
 8002d1c:	605a      	str	r2, [r3, #4]
 8002d1e:	e014      	b.n	8002d4a <HAL_DAC_Start+0x8a>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	f003 0310 	and.w	r3, r3, #16
 8002d30:	2102      	movs	r1, #2
 8002d32:	fa01 f303 	lsl.w	r3, r1, r3
 8002d36:	429a      	cmp	r2, r3
 8002d38:	d107      	bne.n	8002d4a <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f042 0202 	orr.w	r2, r2, #2
 8002d48:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	370c      	adds	r7, #12
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  if (__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d7a:	d120      	bne.n	8002dbe <HAL_DAC_IRQHandler+0x5a>
  {
    /* Check underrun flag of DAC channel 1 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d8a:	d118      	bne.n	8002dbe <HAL_DAC_IRQHandler+0x5a>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2204      	movs	r2, #4
 8002d90:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to chanel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	f043 0201 	orr.w	r2, r3, #1
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002da6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002db6:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002db8:	6878      	ldr	r0, [r7, #4]
 8002dba:	f000 f82d 	bl	8002e18 <HAL_DAC_DMAUnderrunCallbackCh1>
  }
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR2))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002dc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002dcc:	d120      	bne.n	8002e10 <HAL_DAC_IRQHandler+0xac>
  {
    /* Check underrun flag of DAC channel 2 */
    if (__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002dd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002ddc:	d118      	bne.n	8002e10 <HAL_DAC_IRQHandler+0xac>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2204      	movs	r2, #4
 8002de2:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	691b      	ldr	r3, [r3, #16]
 8002de8:	f043 0202 	orr.w	r2, r3, #2
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002df8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8002e08:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f95a 	bl	80030c4 <HAL_DACEx_DMAUnderrunCallbackCh2>
  }
#endif  /* STM32L431xx STM32L432xx STM32L433xx STM32L442xx STM32L443xx                         */
        /* STM32L471xx STM32L475xx STM32L476xx STM32L485xx STM32L486xx STM32L496xx STM32L4A6xx */
        /* STM32L4P5xx STM32L4Q5xx                                                             */
        /* STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx             */
}
 8002e10:	bf00      	nop
 8002e12:	3708      	adds	r7, #8
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002e20:	bf00      	nop
 8002e22:	370c      	adds	r7, #12
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b088      	sub	sp, #32
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	60b9      	str	r1, [r7, #8]
 8002e36:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	795b      	ldrb	r3, [r3, #5]
 8002e40:	2b01      	cmp	r3, #1
 8002e42:	d101      	bne.n	8002e48 <HAL_DAC_ConfigChannel+0x1c>
 8002e44:	2302      	movs	r3, #2
 8002e46:	e137      	b.n	80030b8 <HAL_DAC_ConfigChannel+0x28c>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2202      	movs	r2, #2
 8002e52:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	685b      	ldr	r3, [r3, #4]
 8002e58:	2b04      	cmp	r3, #4
 8002e5a:	f040 8081 	bne.w	8002f60 <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8002e5e:	f7fe fa77 	bl	8001350 <HAL_GetTick>
 8002e62:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d140      	bne.n	8002eec <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002e6a:	e018      	b.n	8002e9e <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002e6c:	f7fe fa70 	bl	8001350 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d911      	bls.n	8002e9e <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00a      	beq.n	8002e9e <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	691b      	ldr	r3, [r3, #16]
 8002e8c:	f043 0208 	orr.w	r2, r3, #8
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2203      	movs	r2, #3
 8002e98:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e10c      	b.n	80030b8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ea4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d1df      	bne.n	8002e6c <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8002eac:	2001      	movs	r0, #1
 8002eae:	f7fe fa5b 	bl	8001368 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	68ba      	ldr	r2, [r7, #8]
 8002eb8:	69d2      	ldr	r2, [r2, #28]
 8002eba:	641a      	str	r2, [r3, #64]	@ 0x40
 8002ebc:	e023      	b.n	8002f06 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8002ebe:	f7fe fa47 	bl	8001350 <HAL_GetTick>
 8002ec2:	4602      	mov	r2, r0
 8002ec4:	69bb      	ldr	r3, [r7, #24]
 8002ec6:	1ad3      	subs	r3, r2, r3
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d90f      	bls.n	8002eec <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	da0a      	bge.n	8002eec <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	691b      	ldr	r3, [r3, #16]
 8002eda:	f043 0208 	orr.w	r2, r3, #8
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	2203      	movs	r2, #3
 8002ee6:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e0e5      	b.n	80030b8 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	dbe3      	blt.n	8002ebe <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8002ef6:	2001      	movs	r0, #1
 8002ef8:	f7fe fa36 	bl	8001368 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	68ba      	ldr	r2, [r7, #8]
 8002f02:	69d2      	ldr	r2, [r2, #28]
 8002f04:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	f003 0310 	and.w	r3, r3, #16
 8002f12:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8002f16:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1a:	43db      	mvns	r3, r3
 8002f1c:	ea02 0103 	and.w	r1, r2, r3
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	6a1a      	ldr	r2, [r3, #32]
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	f003 0310 	and.w	r3, r3, #16
 8002f2a:	409a      	lsls	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	430a      	orrs	r2, r1
 8002f32:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f003 0310 	and.w	r3, r3, #16
 8002f40:	21ff      	movs	r1, #255	@ 0xff
 8002f42:	fa01 f303 	lsl.w	r3, r1, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	ea02 0103 	and.w	r1, r2, r3
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	f003 0310 	and.w	r3, r3, #16
 8002f56:	409a      	lsls	r2, r3
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	430a      	orrs	r2, r1
 8002f5e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	695b      	ldr	r3, [r3, #20]
 8002f64:	2b01      	cmp	r3, #1
 8002f66:	d11d      	bne.n	8002fa4 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f6e:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f003 0310 	and.w	r3, r3, #16
 8002f76:	221f      	movs	r2, #31
 8002f78:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	69fa      	ldr	r2, [r7, #28]
 8002f80:	4013      	ands	r3, r2
 8002f82:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	699b      	ldr	r3, [r3, #24]
 8002f88:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f003 0310 	and.w	r3, r3, #16
 8002f90:	697a      	ldr	r2, [r7, #20]
 8002f92:	fa02 f303 	lsl.w	r3, r2, r3
 8002f96:	69fa      	ldr	r2, [r7, #28]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	69fa      	ldr	r2, [r7, #28]
 8002fa2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002faa:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f003 0310 	and.w	r3, r3, #16
 8002fb2:	2207      	movs	r2, #7
 8002fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb8:	43db      	mvns	r3, r3
 8002fba:	69fa      	ldr	r2, [r7, #28]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	685a      	ldr	r2, [r3, #4]
 8002fc4:	68bb      	ldr	r3, [r7, #8]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	431a      	orrs	r2, r3
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	691b      	ldr	r3, [r3, #16]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	f003 0310 	and.w	r3, r3, #16
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	fa02 f303 	lsl.w	r3, r2, r3
 8002fde:	69fa      	ldr	r2, [r7, #28]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	69fa      	ldr	r2, [r7, #28]
 8002fea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	6819      	ldr	r1, [r3, #0]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f003 0310 	and.w	r3, r3, #16
 8002ff8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8003000:	43da      	mvns	r2, r3
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	400a      	ands	r2, r1
 8003008:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	f640 72fe 	movw	r2, #4094	@ 0xffe
 800301c:	fa02 f303 	lsl.w	r3, r2, r3
 8003020:	43db      	mvns	r3, r3
 8003022:	69fa      	ldr	r2, [r7, #28]
 8003024:	4013      	ands	r3, r2
 8003026:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	f003 0310 	and.w	r3, r3, #16
 8003034:	697a      	ldr	r2, [r7, #20]
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	69fa      	ldr	r2, [r7, #28]
 800303c:	4313      	orrs	r3, r2
 800303e:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003048:	d104      	bne.n	8003054 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 800304a:	69fb      	ldr	r3, [r7, #28]
 800304c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003050:	61fb      	str	r3, [r7, #28]
 8003052:	e018      	b.n	8003086 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d104      	bne.n	8003066 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003062:	61fb      	str	r3, [r7, #28]
 8003064:	e00f      	b.n	8003086 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 8003066:	f001 f9fb 	bl	8004460 <HAL_RCC_GetHCLKFreq>
 800306a:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800306c:	693b      	ldr	r3, [r7, #16]
 800306e:	4a14      	ldr	r2, [pc, #80]	@ (80030c0 <HAL_DAC_ConfigChannel+0x294>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d904      	bls.n	800307e <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 8003074:	69fb      	ldr	r3, [r7, #28]
 8003076:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800307a:	61fb      	str	r3, [r7, #28]
 800307c:	e003      	b.n	8003086 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003084:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	69fa      	ldr	r2, [r7, #28]
 800308c:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	6819      	ldr	r1, [r3, #0]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f003 0310 	and.w	r3, r3, #16
 800309a:	22c0      	movs	r2, #192	@ 0xc0
 800309c:	fa02 f303 	lsl.w	r3, r2, r3
 80030a0:	43da      	mvns	r2, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	400a      	ands	r2, r1
 80030a8:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2201      	movs	r2, #1
 80030ae:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2200      	movs	r2, #0
 80030b4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80030b6:	2300      	movs	r3, #0
}
 80030b8:	4618      	mov	r0, r3
 80030ba:	3720      	adds	r7, #32
 80030bc:	46bd      	mov	sp, r7
 80030be:	bd80      	pop	{r7, pc}
 80030c0:	04c4b400 	.word	0x04c4b400

080030c4 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80030d8:	b480      	push	{r7}
 80030da:	b087      	sub	sp, #28
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
 80030e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80030e2:	2300      	movs	r3, #0
 80030e4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030e6:	e166      	b.n	80033b6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681a      	ldr	r2, [r3, #0]
 80030ec:	2101      	movs	r1, #1
 80030ee:	697b      	ldr	r3, [r7, #20]
 80030f0:	fa01 f303 	lsl.w	r3, r1, r3
 80030f4:	4013      	ands	r3, r2
 80030f6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	f000 8158 	beq.w	80033b0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	f003 0303 	and.w	r3, r3, #3
 8003108:	2b01      	cmp	r3, #1
 800310a:	d005      	beq.n	8003118 <HAL_GPIO_Init+0x40>
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	f003 0303 	and.w	r3, r3, #3
 8003114:	2b02      	cmp	r3, #2
 8003116:	d130      	bne.n	800317a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	2203      	movs	r2, #3
 8003124:	fa02 f303 	lsl.w	r3, r2, r3
 8003128:	43db      	mvns	r3, r3
 800312a:	693a      	ldr	r2, [r7, #16]
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	68da      	ldr	r2, [r3, #12]
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	005b      	lsls	r3, r3, #1
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	4313      	orrs	r3, r2
 8003140:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800314e:	2201      	movs	r2, #1
 8003150:	697b      	ldr	r3, [r7, #20]
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	43db      	mvns	r3, r3
 8003158:	693a      	ldr	r2, [r7, #16]
 800315a:	4013      	ands	r3, r2
 800315c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	091b      	lsrs	r3, r3, #4
 8003164:	f003 0201 	and.w	r2, r3, #1
 8003168:	697b      	ldr	r3, [r7, #20]
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	4313      	orrs	r3, r2
 8003172:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	693a      	ldr	r2, [r7, #16]
 8003178:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685b      	ldr	r3, [r3, #4]
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	2b03      	cmp	r3, #3
 8003184:	d017      	beq.n	80031b6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68db      	ldr	r3, [r3, #12]
 800318a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	005b      	lsls	r3, r3, #1
 8003190:	2203      	movs	r2, #3
 8003192:	fa02 f303 	lsl.w	r3, r2, r3
 8003196:	43db      	mvns	r3, r3
 8003198:	693a      	ldr	r2, [r7, #16]
 800319a:	4013      	ands	r3, r2
 800319c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	689a      	ldr	r2, [r3, #8]
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f003 0303 	and.w	r3, r3, #3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d123      	bne.n	800320a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	08da      	lsrs	r2, r3, #3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	3208      	adds	r2, #8
 80031ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031ce:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	f003 0307 	and.w	r3, r3, #7
 80031d6:	009b      	lsls	r3, r3, #2
 80031d8:	220f      	movs	r2, #15
 80031da:	fa02 f303 	lsl.w	r3, r2, r3
 80031de:	43db      	mvns	r3, r3
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	4013      	ands	r3, r2
 80031e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	691a      	ldr	r2, [r3, #16]
 80031ea:	697b      	ldr	r3, [r7, #20]
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	009b      	lsls	r3, r3, #2
 80031f2:	fa02 f303 	lsl.w	r3, r2, r3
 80031f6:	693a      	ldr	r2, [r7, #16]
 80031f8:	4313      	orrs	r3, r2
 80031fa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	08da      	lsrs	r2, r3, #3
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3208      	adds	r2, #8
 8003204:	6939      	ldr	r1, [r7, #16]
 8003206:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003210:	697b      	ldr	r3, [r7, #20]
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	2203      	movs	r2, #3
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	43db      	mvns	r3, r3
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	4013      	ands	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f003 0203 	and.w	r2, r3, #3
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	4313      	orrs	r3, r2
 8003236:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	693a      	ldr	r2, [r7, #16]
 800323c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003246:	2b00      	cmp	r3, #0
 8003248:	f000 80b2 	beq.w	80033b0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800324c:	4b61      	ldr	r3, [pc, #388]	@ (80033d4 <HAL_GPIO_Init+0x2fc>)
 800324e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003250:	4a60      	ldr	r2, [pc, #384]	@ (80033d4 <HAL_GPIO_Init+0x2fc>)
 8003252:	f043 0301 	orr.w	r3, r3, #1
 8003256:	6613      	str	r3, [r2, #96]	@ 0x60
 8003258:	4b5e      	ldr	r3, [pc, #376]	@ (80033d4 <HAL_GPIO_Init+0x2fc>)
 800325a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800325c:	f003 0301 	and.w	r3, r3, #1
 8003260:	60bb      	str	r3, [r7, #8]
 8003262:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003264:	4a5c      	ldr	r2, [pc, #368]	@ (80033d8 <HAL_GPIO_Init+0x300>)
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	089b      	lsrs	r3, r3, #2
 800326a:	3302      	adds	r3, #2
 800326c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003270:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003272:	697b      	ldr	r3, [r7, #20]
 8003274:	f003 0303 	and.w	r3, r3, #3
 8003278:	009b      	lsls	r3, r3, #2
 800327a:	220f      	movs	r2, #15
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	43db      	mvns	r3, r3
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	4013      	ands	r3, r2
 8003286:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800328e:	d02b      	beq.n	80032e8 <HAL_GPIO_Init+0x210>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	4a52      	ldr	r2, [pc, #328]	@ (80033dc <HAL_GPIO_Init+0x304>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d025      	beq.n	80032e4 <HAL_GPIO_Init+0x20c>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	4a51      	ldr	r2, [pc, #324]	@ (80033e0 <HAL_GPIO_Init+0x308>)
 800329c:	4293      	cmp	r3, r2
 800329e:	d01f      	beq.n	80032e0 <HAL_GPIO_Init+0x208>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a50      	ldr	r2, [pc, #320]	@ (80033e4 <HAL_GPIO_Init+0x30c>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d019      	beq.n	80032dc <HAL_GPIO_Init+0x204>
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a4f      	ldr	r2, [pc, #316]	@ (80033e8 <HAL_GPIO_Init+0x310>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d013      	beq.n	80032d8 <HAL_GPIO_Init+0x200>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a4e      	ldr	r2, [pc, #312]	@ (80033ec <HAL_GPIO_Init+0x314>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d00d      	beq.n	80032d4 <HAL_GPIO_Init+0x1fc>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a4d      	ldr	r2, [pc, #308]	@ (80033f0 <HAL_GPIO_Init+0x318>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d007      	beq.n	80032d0 <HAL_GPIO_Init+0x1f8>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a4c      	ldr	r2, [pc, #304]	@ (80033f4 <HAL_GPIO_Init+0x31c>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d101      	bne.n	80032cc <HAL_GPIO_Init+0x1f4>
 80032c8:	2307      	movs	r3, #7
 80032ca:	e00e      	b.n	80032ea <HAL_GPIO_Init+0x212>
 80032cc:	2308      	movs	r3, #8
 80032ce:	e00c      	b.n	80032ea <HAL_GPIO_Init+0x212>
 80032d0:	2306      	movs	r3, #6
 80032d2:	e00a      	b.n	80032ea <HAL_GPIO_Init+0x212>
 80032d4:	2305      	movs	r3, #5
 80032d6:	e008      	b.n	80032ea <HAL_GPIO_Init+0x212>
 80032d8:	2304      	movs	r3, #4
 80032da:	e006      	b.n	80032ea <HAL_GPIO_Init+0x212>
 80032dc:	2303      	movs	r3, #3
 80032de:	e004      	b.n	80032ea <HAL_GPIO_Init+0x212>
 80032e0:	2302      	movs	r3, #2
 80032e2:	e002      	b.n	80032ea <HAL_GPIO_Init+0x212>
 80032e4:	2301      	movs	r3, #1
 80032e6:	e000      	b.n	80032ea <HAL_GPIO_Init+0x212>
 80032e8:	2300      	movs	r3, #0
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	f002 0203 	and.w	r2, r2, #3
 80032f0:	0092      	lsls	r2, r2, #2
 80032f2:	4093      	lsls	r3, r2
 80032f4:	693a      	ldr	r2, [r7, #16]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80032fa:	4937      	ldr	r1, [pc, #220]	@ (80033d8 <HAL_GPIO_Init+0x300>)
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	089b      	lsrs	r3, r3, #2
 8003300:	3302      	adds	r3, #2
 8003302:	693a      	ldr	r2, [r7, #16]
 8003304:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003308:	4b3b      	ldr	r3, [pc, #236]	@ (80033f8 <HAL_GPIO_Init+0x320>)
 800330a:	689b      	ldr	r3, [r3, #8]
 800330c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	43db      	mvns	r3, r3
 8003312:	693a      	ldr	r2, [r7, #16]
 8003314:	4013      	ands	r3, r2
 8003316:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003320:	2b00      	cmp	r3, #0
 8003322:	d003      	beq.n	800332c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	4313      	orrs	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800332c:	4a32      	ldr	r2, [pc, #200]	@ (80033f8 <HAL_GPIO_Init+0x320>)
 800332e:	693b      	ldr	r3, [r7, #16]
 8003330:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003332:	4b31      	ldr	r3, [pc, #196]	@ (80033f8 <HAL_GPIO_Init+0x320>)
 8003334:	68db      	ldr	r3, [r3, #12]
 8003336:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	43db      	mvns	r3, r3
 800333c:	693a      	ldr	r2, [r7, #16]
 800333e:	4013      	ands	r3, r2
 8003340:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d003      	beq.n	8003356 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800334e:	693a      	ldr	r2, [r7, #16]
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	4313      	orrs	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003356:	4a28      	ldr	r2, [pc, #160]	@ (80033f8 <HAL_GPIO_Init+0x320>)
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800335c:	4b26      	ldr	r3, [pc, #152]	@ (80033f8 <HAL_GPIO_Init+0x320>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	43db      	mvns	r3, r3
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	4013      	ands	r3, r2
 800336a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003378:	693a      	ldr	r2, [r7, #16]
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	4313      	orrs	r3, r2
 800337e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003380:	4a1d      	ldr	r2, [pc, #116]	@ (80033f8 <HAL_GPIO_Init+0x320>)
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003386:	4b1c      	ldr	r3, [pc, #112]	@ (80033f8 <HAL_GPIO_Init+0x320>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	43db      	mvns	r3, r3
 8003390:	693a      	ldr	r2, [r7, #16]
 8003392:	4013      	ands	r3, r2
 8003394:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d003      	beq.n	80033aa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80033aa:	4a13      	ldr	r2, [pc, #76]	@ (80033f8 <HAL_GPIO_Init+0x320>)
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	3301      	adds	r3, #1
 80033b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	fa22 f303 	lsr.w	r3, r2, r3
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	f47f ae91 	bne.w	80030e8 <HAL_GPIO_Init+0x10>
  }
}
 80033c6:	bf00      	nop
 80033c8:	bf00      	nop
 80033ca:	371c      	adds	r7, #28
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	40021000 	.word	0x40021000
 80033d8:	40010000 	.word	0x40010000
 80033dc:	48000400 	.word	0x48000400
 80033e0:	48000800 	.word	0x48000800
 80033e4:	48000c00 	.word	0x48000c00
 80033e8:	48001000 	.word	0x48001000
 80033ec:	48001400 	.word	0x48001400
 80033f0:	48001800 	.word	0x48001800
 80033f4:	48001c00 	.word	0x48001c00
 80033f8:	40010400 	.word	0x40010400

080033fc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80033fc:	b480      	push	{r7}
 80033fe:	b083      	sub	sp, #12
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
 8003404:	460b      	mov	r3, r1
 8003406:	807b      	strh	r3, [r7, #2]
 8003408:	4613      	mov	r3, r2
 800340a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800340c:	787b      	ldrb	r3, [r7, #1]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d003      	beq.n	800341a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003412:	887a      	ldrh	r2, [r7, #2]
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003418:	e002      	b.n	8003420 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800341a:	887a      	ldrh	r2, [r7, #2]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003420:	bf00      	nop
 8003422:	370c      	adds	r7, #12
 8003424:	46bd      	mov	sp, r7
 8003426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342a:	4770      	bx	lr

0800342c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b082      	sub	sp, #8
 8003430:	af00      	add	r7, sp, #0
 8003432:	4603      	mov	r3, r0
 8003434:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003436:	4b08      	ldr	r3, [pc, #32]	@ (8003458 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003438:	695a      	ldr	r2, [r3, #20]
 800343a:	88fb      	ldrh	r3, [r7, #6]
 800343c:	4013      	ands	r3, r2
 800343e:	2b00      	cmp	r3, #0
 8003440:	d006      	beq.n	8003450 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003442:	4a05      	ldr	r2, [pc, #20]	@ (8003458 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003444:	88fb      	ldrh	r3, [r7, #6]
 8003446:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003448:	88fb      	ldrh	r3, [r7, #6]
 800344a:	4618      	mov	r0, r3
 800344c:	f000 f806 	bl	800345c <HAL_GPIO_EXTI_Callback>
  }
}
 8003450:	bf00      	nop
 8003452:	3708      	adds	r7, #8
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	40010400 	.word	0x40010400

0800345c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800345c:	b480      	push	{r7}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	4603      	mov	r3, r0
 8003464:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr

08003472 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003472:	b580      	push	{r7, lr}
 8003474:	b086      	sub	sp, #24
 8003476:	af02      	add	r7, sp, #8
 8003478:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d101      	bne.n	8003484 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	e101      	b.n	8003688 <HAL_PCD_Init+0x216>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800348a:	b2db      	uxtb	r3, r3
 800348c:	2b00      	cmp	r3, #0
 800348e:	d106      	bne.n	800349e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	f7fd fd9b 	bl	8000fd4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2203      	movs	r2, #3
 80034a2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4618      	mov	r0, r3
 80034b2:	f003 f958 	bl	8006766 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6818      	ldr	r0, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	7c1a      	ldrb	r2, [r3, #16]
 80034be:	f88d 2000 	strb.w	r2, [sp]
 80034c2:	3304      	adds	r3, #4
 80034c4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80034c6:	f003 f921 	bl	800670c <USB_CoreInit>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d005      	beq.n	80034dc <HAL_PCD_Init+0x6a>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2202      	movs	r2, #2
 80034d4:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	e0d5      	b.n	8003688 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	2100      	movs	r1, #0
 80034e2:	4618      	mov	r0, r3
 80034e4:	f003 f950 	bl	8006788 <USB_SetCurrentMode>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d005      	beq.n	80034fa <HAL_PCD_Init+0x88>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	2202      	movs	r2, #2
 80034f2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80034f6:	2301      	movs	r3, #1
 80034f8:	e0c6      	b.n	8003688 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80034fa:	2300      	movs	r3, #0
 80034fc:	73fb      	strb	r3, [r7, #15]
 80034fe:	e04a      	b.n	8003596 <HAL_PCD_Init+0x124>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003500:	7bfa      	ldrb	r2, [r7, #15]
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4613      	mov	r3, r2
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	4413      	add	r3, r2
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	440b      	add	r3, r1
 800350e:	3315      	adds	r3, #21
 8003510:	2201      	movs	r2, #1
 8003512:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003514:	7bfa      	ldrb	r2, [r7, #15]
 8003516:	6879      	ldr	r1, [r7, #4]
 8003518:	4613      	mov	r3, r2
 800351a:	00db      	lsls	r3, r3, #3
 800351c:	4413      	add	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	440b      	add	r3, r1
 8003522:	3314      	adds	r3, #20
 8003524:	7bfa      	ldrb	r2, [r7, #15]
 8003526:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003528:	7bfa      	ldrb	r2, [r7, #15]
 800352a:	7bfb      	ldrb	r3, [r7, #15]
 800352c:	b298      	uxth	r0, r3
 800352e:	6879      	ldr	r1, [r7, #4]
 8003530:	4613      	mov	r3, r2
 8003532:	00db      	lsls	r3, r3, #3
 8003534:	4413      	add	r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	440b      	add	r3, r1
 800353a:	332e      	adds	r3, #46	@ 0x2e
 800353c:	4602      	mov	r2, r0
 800353e:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003540:	7bfa      	ldrb	r2, [r7, #15]
 8003542:	6879      	ldr	r1, [r7, #4]
 8003544:	4613      	mov	r3, r2
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	4413      	add	r3, r2
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	440b      	add	r3, r1
 800354e:	3318      	adds	r3, #24
 8003550:	2200      	movs	r2, #0
 8003552:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003554:	7bfa      	ldrb	r2, [r7, #15]
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	4613      	mov	r3, r2
 800355a:	00db      	lsls	r3, r3, #3
 800355c:	4413      	add	r3, r2
 800355e:	009b      	lsls	r3, r3, #2
 8003560:	440b      	add	r3, r1
 8003562:	331c      	adds	r3, #28
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003568:	7bfa      	ldrb	r2, [r7, #15]
 800356a:	6879      	ldr	r1, [r7, #4]
 800356c:	4613      	mov	r3, r2
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	4413      	add	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	440b      	add	r3, r1
 8003576:	3320      	adds	r3, #32
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800357c:	7bfa      	ldrb	r2, [r7, #15]
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	4613      	mov	r3, r2
 8003582:	00db      	lsls	r3, r3, #3
 8003584:	4413      	add	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	440b      	add	r3, r1
 800358a:	3324      	adds	r3, #36	@ 0x24
 800358c:	2200      	movs	r2, #0
 800358e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003590:	7bfb      	ldrb	r3, [r7, #15]
 8003592:	3301      	adds	r3, #1
 8003594:	73fb      	strb	r3, [r7, #15]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	791b      	ldrb	r3, [r3, #4]
 800359a:	7bfa      	ldrb	r2, [r7, #15]
 800359c:	429a      	cmp	r2, r3
 800359e:	d3af      	bcc.n	8003500 <HAL_PCD_Init+0x8e>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80035a0:	2300      	movs	r3, #0
 80035a2:	73fb      	strb	r3, [r7, #15]
 80035a4:	e044      	b.n	8003630 <HAL_PCD_Init+0x1be>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80035a6:	7bfa      	ldrb	r2, [r7, #15]
 80035a8:	6879      	ldr	r1, [r7, #4]
 80035aa:	4613      	mov	r3, r2
 80035ac:	00db      	lsls	r3, r3, #3
 80035ae:	4413      	add	r3, r2
 80035b0:	009b      	lsls	r3, r3, #2
 80035b2:	440b      	add	r3, r1
 80035b4:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80035b8:	2200      	movs	r2, #0
 80035ba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80035bc:	7bfa      	ldrb	r2, [r7, #15]
 80035be:	6879      	ldr	r1, [r7, #4]
 80035c0:	4613      	mov	r3, r2
 80035c2:	00db      	lsls	r3, r3, #3
 80035c4:	4413      	add	r3, r2
 80035c6:	009b      	lsls	r3, r3, #2
 80035c8:	440b      	add	r3, r1
 80035ca:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80035ce:	7bfa      	ldrb	r2, [r7, #15]
 80035d0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80035d2:	7bfa      	ldrb	r2, [r7, #15]
 80035d4:	6879      	ldr	r1, [r7, #4]
 80035d6:	4613      	mov	r3, r2
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	4413      	add	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	440b      	add	r3, r1
 80035e0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80035e4:	2200      	movs	r2, #0
 80035e6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80035e8:	7bfa      	ldrb	r2, [r7, #15]
 80035ea:	6879      	ldr	r1, [r7, #4]
 80035ec:	4613      	mov	r3, r2
 80035ee:	00db      	lsls	r3, r3, #3
 80035f0:	4413      	add	r3, r2
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	440b      	add	r3, r1
 80035f6:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80035fa:	2200      	movs	r2, #0
 80035fc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80035fe:	7bfa      	ldrb	r2, [r7, #15]
 8003600:	6879      	ldr	r1, [r7, #4]
 8003602:	4613      	mov	r3, r2
 8003604:	00db      	lsls	r3, r3, #3
 8003606:	4413      	add	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	440b      	add	r3, r1
 800360c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003614:	7bfa      	ldrb	r2, [r7, #15]
 8003616:	6879      	ldr	r1, [r7, #4]
 8003618:	4613      	mov	r3, r2
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	4413      	add	r3, r2
 800361e:	009b      	lsls	r3, r3, #2
 8003620:	440b      	add	r3, r1
 8003622:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003626:	2200      	movs	r2, #0
 8003628:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800362a:	7bfb      	ldrb	r3, [r7, #15]
 800362c:	3301      	adds	r3, #1
 800362e:	73fb      	strb	r3, [r7, #15]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	791b      	ldrb	r3, [r3, #4]
 8003634:	7bfa      	ldrb	r2, [r7, #15]
 8003636:	429a      	cmp	r2, r3
 8003638:	d3b5      	bcc.n	80035a6 <HAL_PCD_Init+0x134>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6818      	ldr	r0, [r3, #0]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	7c1a      	ldrb	r2, [r3, #16]
 8003642:	f88d 2000 	strb.w	r2, [sp]
 8003646:	3304      	adds	r3, #4
 8003648:	cb0e      	ldmia	r3, {r1, r2, r3}
 800364a:	f003 f8e9 	bl	8006820 <USB_DevInit>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <HAL_PCD_Init+0x1ee>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e013      	b.n	8003688 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	2201      	movs	r2, #1
 800366a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	7b1b      	ldrb	r3, [r3, #12]
 8003672:	2b01      	cmp	r3, #1
 8003674:	d102      	bne.n	800367c <HAL_PCD_Init+0x20a>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003676:	6878      	ldr	r0, [r7, #4]
 8003678:	f000 f80a 	bl	8003690 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4618      	mov	r0, r3
 8003682:	f003 fa8e 	bl	8006ba2 <USB_DevDisconnect>

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	4618      	mov	r0, r3
 800368a:	3710      	adds	r7, #16
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003690:	b480      	push	{r7}
 8003692:	b085      	sub	sp, #20
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	2201      	movs	r2, #1
 80036a2:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	699b      	ldr	r3, [r3, #24]
 80036b2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80036c2:	f043 0303 	orr.w	r3, r3, #3
 80036c6:	68fa      	ldr	r2, [r7, #12]
 80036c8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80036ca:	2300      	movs	r3, #0
}
 80036cc:	4618      	mov	r0, r3
 80036ce:	3714      	adds	r7, #20
 80036d0:	46bd      	mov	sp, r7
 80036d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d6:	4770      	bx	lr

080036d8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80036dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003714 <HAL_PWREx_GetVoltageRange+0x3c>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80036e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80036e8:	d102      	bne.n	80036f0 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 80036ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036ee:	e00b      	b.n	8003708 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 80036f0:	4b08      	ldr	r3, [pc, #32]	@ (8003714 <HAL_PWREx_GetVoltageRange+0x3c>)
 80036f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036fe:	d102      	bne.n	8003706 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003700:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003704:	e000      	b.n	8003708 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003706:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003708:	4618      	mov	r0, r3
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr
 8003712:	bf00      	nop
 8003714:	40007000 	.word	0x40007000

08003718 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	2b00      	cmp	r3, #0
 8003724:	d141      	bne.n	80037aa <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003726:	4b4b      	ldr	r3, [pc, #300]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800372e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003732:	d131      	bne.n	8003798 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003734:	4b47      	ldr	r3, [pc, #284]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003736:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800373a:	4a46      	ldr	r2, [pc, #280]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800373c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003740:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003744:	4b43      	ldr	r3, [pc, #268]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800374c:	4a41      	ldr	r2, [pc, #260]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800374e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003752:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003754:	4b40      	ldr	r3, [pc, #256]	@ (8003858 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	2232      	movs	r2, #50	@ 0x32
 800375a:	fb02 f303 	mul.w	r3, r2, r3
 800375e:	4a3f      	ldr	r2, [pc, #252]	@ (800385c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003760:	fba2 2303 	umull	r2, r3, r2, r3
 8003764:	0c9b      	lsrs	r3, r3, #18
 8003766:	3301      	adds	r3, #1
 8003768:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800376a:	e002      	b.n	8003772 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	3b01      	subs	r3, #1
 8003770:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003772:	4b38      	ldr	r3, [pc, #224]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800377a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800377e:	d102      	bne.n	8003786 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2b00      	cmp	r3, #0
 8003784:	d1f2      	bne.n	800376c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003786:	4b33      	ldr	r3, [pc, #204]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003788:	695b      	ldr	r3, [r3, #20]
 800378a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800378e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003792:	d158      	bne.n	8003846 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e057      	b.n	8003848 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003798:	4b2e      	ldr	r3, [pc, #184]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800379a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800379e:	4a2d      	ldr	r2, [pc, #180]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037a0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80037a8:	e04d      	b.n	8003846 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037b0:	d141      	bne.n	8003836 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80037b2:	4b28      	ldr	r3, [pc, #160]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80037ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80037be:	d131      	bne.n	8003824 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80037c0:	4b24      	ldr	r3, [pc, #144]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80037c6:	4a23      	ldr	r2, [pc, #140]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80037cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80037d0:	4b20      	ldr	r3, [pc, #128]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80037d8:	4a1e      	ldr	r2, [pc, #120]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80037da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80037de:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80037e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003858 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2232      	movs	r2, #50	@ 0x32
 80037e6:	fb02 f303 	mul.w	r3, r2, r3
 80037ea:	4a1c      	ldr	r2, [pc, #112]	@ (800385c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80037ec:	fba2 2303 	umull	r2, r3, r2, r3
 80037f0:	0c9b      	lsrs	r3, r3, #18
 80037f2:	3301      	adds	r3, #1
 80037f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037f6:	e002      	b.n	80037fe <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	3b01      	subs	r3, #1
 80037fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80037fe:	4b15      	ldr	r3, [pc, #84]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003800:	695b      	ldr	r3, [r3, #20]
 8003802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800380a:	d102      	bne.n	8003812 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d1f2      	bne.n	80037f8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003812:	4b10      	ldr	r3, [pc, #64]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003814:	695b      	ldr	r3, [r3, #20]
 8003816:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800381a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800381e:	d112      	bne.n	8003846 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003820:	2303      	movs	r3, #3
 8003822:	e011      	b.n	8003848 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003824:	4b0b      	ldr	r3, [pc, #44]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003826:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800382a:	4a0a      	ldr	r2, [pc, #40]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800382c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003830:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003834:	e007      	b.n	8003846 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003836:	4b07      	ldr	r3, [pc, #28]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800383e:	4a05      	ldr	r2, [pc, #20]	@ (8003854 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003840:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003844:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3714      	adds	r7, #20
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr
 8003854:	40007000 	.word	0x40007000
 8003858:	20040000 	.word	0x20040000
 800385c:	431bde83 	.word	0x431bde83

08003860 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8003864:	4b05      	ldr	r3, [pc, #20]	@ (800387c <HAL_PWREx_EnableVddUSB+0x1c>)
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	4a04      	ldr	r2, [pc, #16]	@ (800387c <HAL_PWREx_EnableVddUSB+0x1c>)
 800386a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800386e:	6053      	str	r3, [r2, #4]
}
 8003870:	bf00      	nop
 8003872:	46bd      	mov	sp, r7
 8003874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003878:	4770      	bx	lr
 800387a:	bf00      	nop
 800387c:	40007000 	.word	0x40007000

08003880 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8003880:	b480      	push	{r7}
 8003882:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8003884:	4b05      	ldr	r3, [pc, #20]	@ (800389c <HAL_PWREx_EnableVddIO2+0x1c>)
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	4a04      	ldr	r2, [pc, #16]	@ (800389c <HAL_PWREx_EnableVddIO2+0x1c>)
 800388a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800388e:	6053      	str	r3, [r2, #4]
}
 8003890:	bf00      	nop
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	40007000 	.word	0x40007000

080038a0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b088      	sub	sp, #32
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d102      	bne.n	80038b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	f000 bc08 	b.w	80040c4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80038b4:	4b96      	ldr	r3, [pc, #600]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f003 030c 	and.w	r3, r3, #12
 80038bc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80038be:	4b94      	ldr	r3, [pc, #592]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 80038c0:	68db      	ldr	r3, [r3, #12]
 80038c2:	f003 0303 	and.w	r3, r3, #3
 80038c6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0310 	and.w	r3, r3, #16
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f000 80e4 	beq.w	8003a9e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80038d6:	69bb      	ldr	r3, [r7, #24]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d007      	beq.n	80038ec <HAL_RCC_OscConfig+0x4c>
 80038dc:	69bb      	ldr	r3, [r7, #24]
 80038de:	2b0c      	cmp	r3, #12
 80038e0:	f040 808b 	bne.w	80039fa <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80038e4:	697b      	ldr	r3, [r7, #20]
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	f040 8087 	bne.w	80039fa <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80038ec:	4b88      	ldr	r3, [pc, #544]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f003 0302 	and.w	r3, r3, #2
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d005      	beq.n	8003904 <HAL_RCC_OscConfig+0x64>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	699b      	ldr	r3, [r3, #24]
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d101      	bne.n	8003904 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e3df      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6a1a      	ldr	r2, [r3, #32]
 8003908:	4b81      	ldr	r3, [pc, #516]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 0308 	and.w	r3, r3, #8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d004      	beq.n	800391e <HAL_RCC_OscConfig+0x7e>
 8003914:	4b7e      	ldr	r3, [pc, #504]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800391c:	e005      	b.n	800392a <HAL_RCC_OscConfig+0x8a>
 800391e:	4b7c      	ldr	r3, [pc, #496]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003920:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003924:	091b      	lsrs	r3, r3, #4
 8003926:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800392a:	4293      	cmp	r3, r2
 800392c:	d223      	bcs.n	8003976 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6a1b      	ldr	r3, [r3, #32]
 8003932:	4618      	mov	r0, r3
 8003934:	f000 fdfe 	bl	8004534 <RCC_SetFlashLatencyFromMSIRange>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d001      	beq.n	8003942 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	e3c0      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003942:	4b73      	ldr	r3, [pc, #460]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a72      	ldr	r2, [pc, #456]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003948:	f043 0308 	orr.w	r3, r3, #8
 800394c:	6013      	str	r3, [r2, #0]
 800394e:	4b70      	ldr	r3, [pc, #448]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6a1b      	ldr	r3, [r3, #32]
 800395a:	496d      	ldr	r1, [pc, #436]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 800395c:	4313      	orrs	r3, r2
 800395e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003960:	4b6b      	ldr	r3, [pc, #428]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	69db      	ldr	r3, [r3, #28]
 800396c:	021b      	lsls	r3, r3, #8
 800396e:	4968      	ldr	r1, [pc, #416]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003970:	4313      	orrs	r3, r2
 8003972:	604b      	str	r3, [r1, #4]
 8003974:	e025      	b.n	80039c2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003976:	4b66      	ldr	r3, [pc, #408]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a65      	ldr	r2, [pc, #404]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 800397c:	f043 0308 	orr.w	r3, r3, #8
 8003980:	6013      	str	r3, [r2, #0]
 8003982:	4b63      	ldr	r3, [pc, #396]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6a1b      	ldr	r3, [r3, #32]
 800398e:	4960      	ldr	r1, [pc, #384]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003990:	4313      	orrs	r3, r2
 8003992:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003994:	4b5e      	ldr	r3, [pc, #376]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	69db      	ldr	r3, [r3, #28]
 80039a0:	021b      	lsls	r3, r3, #8
 80039a2:	495b      	ldr	r1, [pc, #364]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 80039a4:	4313      	orrs	r3, r2
 80039a6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80039a8:	69bb      	ldr	r3, [r7, #24]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d109      	bne.n	80039c2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	6a1b      	ldr	r3, [r3, #32]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f000 fdbe 	bl	8004534 <RCC_SetFlashLatencyFromMSIRange>
 80039b8:	4603      	mov	r3, r0
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d001      	beq.n	80039c2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
 80039c0:	e380      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80039c2:	f000 fcc1 	bl	8004348 <HAL_RCC_GetSysClockFreq>
 80039c6:	4602      	mov	r2, r0
 80039c8:	4b51      	ldr	r3, [pc, #324]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	091b      	lsrs	r3, r3, #4
 80039ce:	f003 030f 	and.w	r3, r3, #15
 80039d2:	4950      	ldr	r1, [pc, #320]	@ (8003b14 <HAL_RCC_OscConfig+0x274>)
 80039d4:	5ccb      	ldrb	r3, [r1, r3]
 80039d6:	f003 031f 	and.w	r3, r3, #31
 80039da:	fa22 f303 	lsr.w	r3, r2, r3
 80039de:	4a4e      	ldr	r2, [pc, #312]	@ (8003b18 <HAL_RCC_OscConfig+0x278>)
 80039e0:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80039e2:	4b4e      	ldr	r3, [pc, #312]	@ (8003b1c <HAL_RCC_OscConfig+0x27c>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	4618      	mov	r0, r3
 80039e8:	f7fd fb80 	bl	80010ec <HAL_InitTick>
 80039ec:	4603      	mov	r3, r0
 80039ee:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80039f0:	7bfb      	ldrb	r3, [r7, #15]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d052      	beq.n	8003a9c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
 80039f8:	e364      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d032      	beq.n	8003a68 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003a02:	4b43      	ldr	r3, [pc, #268]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a42      	ldr	r2, [pc, #264]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a08:	f043 0301 	orr.w	r3, r3, #1
 8003a0c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a0e:	f7fd fc9f 	bl	8001350 <HAL_GetTick>
 8003a12:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a14:	e008      	b.n	8003a28 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a16:	f7fd fc9b 	bl	8001350 <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e34d      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003a28:	4b39      	ldr	r3, [pc, #228]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0f0      	beq.n	8003a16 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003a34:	4b36      	ldr	r3, [pc, #216]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	4a35      	ldr	r2, [pc, #212]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a3a:	f043 0308 	orr.w	r3, r3, #8
 8003a3e:	6013      	str	r3, [r2, #0]
 8003a40:	4b33      	ldr	r3, [pc, #204]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6a1b      	ldr	r3, [r3, #32]
 8003a4c:	4930      	ldr	r1, [pc, #192]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003a52:	4b2f      	ldr	r3, [pc, #188]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	021b      	lsls	r3, r3, #8
 8003a60:	492b      	ldr	r1, [pc, #172]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a62:	4313      	orrs	r3, r2
 8003a64:	604b      	str	r3, [r1, #4]
 8003a66:	e01a      	b.n	8003a9e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003a68:	4b29      	ldr	r3, [pc, #164]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a28      	ldr	r2, [pc, #160]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a6e:	f023 0301 	bic.w	r3, r3, #1
 8003a72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003a74:	f7fd fc6c 	bl	8001350 <HAL_GetTick>
 8003a78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a7a:	e008      	b.n	8003a8e <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003a7c:	f7fd fc68 	bl	8001350 <HAL_GetTick>
 8003a80:	4602      	mov	r2, r0
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	1ad3      	subs	r3, r2, r3
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e31a      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003a8e:	4b20      	ldr	r3, [pc, #128]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 0302 	and.w	r3, r3, #2
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d1f0      	bne.n	8003a7c <HAL_RCC_OscConfig+0x1dc>
 8003a9a:	e000      	b.n	8003a9e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003a9c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0301 	and.w	r3, r3, #1
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d073      	beq.n	8003b92 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	d005      	beq.n	8003abc <HAL_RCC_OscConfig+0x21c>
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	2b0c      	cmp	r3, #12
 8003ab4:	d10e      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ab6:	697b      	ldr	r3, [r7, #20]
 8003ab8:	2b03      	cmp	r3, #3
 8003aba:	d10b      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003abc:	4b14      	ldr	r3, [pc, #80]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d063      	beq.n	8003b90 <HAL_RCC_OscConfig+0x2f0>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d15f      	bne.n	8003b90 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	e2f7      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003adc:	d106      	bne.n	8003aec <HAL_RCC_OscConfig+0x24c>
 8003ade:	4b0c      	ldr	r3, [pc, #48]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a0b      	ldr	r2, [pc, #44]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003ae4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ae8:	6013      	str	r3, [r2, #0]
 8003aea:	e025      	b.n	8003b38 <HAL_RCC_OscConfig+0x298>
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	685b      	ldr	r3, [r3, #4]
 8003af0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003af4:	d114      	bne.n	8003b20 <HAL_RCC_OscConfig+0x280>
 8003af6:	4b06      	ldr	r3, [pc, #24]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4a05      	ldr	r2, [pc, #20]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003afc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b00:	6013      	str	r3, [r2, #0]
 8003b02:	4b03      	ldr	r3, [pc, #12]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a02      	ldr	r2, [pc, #8]	@ (8003b10 <HAL_RCC_OscConfig+0x270>)
 8003b08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b0c:	6013      	str	r3, [r2, #0]
 8003b0e:	e013      	b.n	8003b38 <HAL_RCC_OscConfig+0x298>
 8003b10:	40021000 	.word	0x40021000
 8003b14:	0800a494 	.word	0x0800a494
 8003b18:	20040000 	.word	0x20040000
 8003b1c:	20040004 	.word	0x20040004
 8003b20:	4ba0      	ldr	r3, [pc, #640]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a9f      	ldr	r2, [pc, #636]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003b26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b2a:	6013      	str	r3, [r2, #0]
 8003b2c:	4b9d      	ldr	r3, [pc, #628]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a9c      	ldr	r2, [pc, #624]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003b32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d013      	beq.n	8003b68 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b40:	f7fd fc06 	bl	8001350 <HAL_GetTick>
 8003b44:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b46:	e008      	b.n	8003b5a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b48:	f7fd fc02 	bl	8001350 <HAL_GetTick>
 8003b4c:	4602      	mov	r2, r0
 8003b4e:	693b      	ldr	r3, [r7, #16]
 8003b50:	1ad3      	subs	r3, r2, r3
 8003b52:	2b64      	cmp	r3, #100	@ 0x64
 8003b54:	d901      	bls.n	8003b5a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003b56:	2303      	movs	r3, #3
 8003b58:	e2b4      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003b5a:	4b92      	ldr	r3, [pc, #584]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d0f0      	beq.n	8003b48 <HAL_RCC_OscConfig+0x2a8>
 8003b66:	e014      	b.n	8003b92 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b68:	f7fd fbf2 	bl	8001350 <HAL_GetTick>
 8003b6c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b6e:	e008      	b.n	8003b82 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b70:	f7fd fbee 	bl	8001350 <HAL_GetTick>
 8003b74:	4602      	mov	r2, r0
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	1ad3      	subs	r3, r2, r3
 8003b7a:	2b64      	cmp	r3, #100	@ 0x64
 8003b7c:	d901      	bls.n	8003b82 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003b7e:	2303      	movs	r3, #3
 8003b80:	e2a0      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003b82:	4b88      	ldr	r3, [pc, #544]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d1f0      	bne.n	8003b70 <HAL_RCC_OscConfig+0x2d0>
 8003b8e:	e000      	b.n	8003b92 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f003 0302 	and.w	r3, r3, #2
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d060      	beq.n	8003c60 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	2b04      	cmp	r3, #4
 8003ba2:	d005      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x310>
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	2b0c      	cmp	r3, #12
 8003ba8:	d119      	bne.n	8003bde <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d116      	bne.n	8003bde <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bb0:	4b7c      	ldr	r3, [pc, #496]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d005      	beq.n	8003bc8 <HAL_RCC_OscConfig+0x328>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	68db      	ldr	r3, [r3, #12]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d101      	bne.n	8003bc8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e27d      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc8:	4b76      	ldr	r3, [pc, #472]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	691b      	ldr	r3, [r3, #16]
 8003bd4:	061b      	lsls	r3, r3, #24
 8003bd6:	4973      	ldr	r1, [pc, #460]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003bdc:	e040      	b.n	8003c60 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d023      	beq.n	8003c2e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003be6:	4b6f      	ldr	r3, [pc, #444]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a6e      	ldr	r2, [pc, #440]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003bec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bf0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bf2:	f7fd fbad 	bl	8001350 <HAL_GetTick>
 8003bf6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003bf8:	e008      	b.n	8003c0c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003bfa:	f7fd fba9 	bl	8001350 <HAL_GetTick>
 8003bfe:	4602      	mov	r2, r0
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d901      	bls.n	8003c0c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003c08:	2303      	movs	r3, #3
 8003c0a:	e25b      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c0c:	4b65      	ldr	r3, [pc, #404]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d0f0      	beq.n	8003bfa <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003c18:	4b62      	ldr	r3, [pc, #392]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	691b      	ldr	r3, [r3, #16]
 8003c24:	061b      	lsls	r3, r3, #24
 8003c26:	495f      	ldr	r1, [pc, #380]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	604b      	str	r3, [r1, #4]
 8003c2c:	e018      	b.n	8003c60 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c2e:	4b5d      	ldr	r3, [pc, #372]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a5c      	ldr	r2, [pc, #368]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003c34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003c38:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c3a:	f7fd fb89 	bl	8001350 <HAL_GetTick>
 8003c3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c40:	e008      	b.n	8003c54 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003c42:	f7fd fb85 	bl	8001350 <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	d901      	bls.n	8003c54 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003c50:	2303      	movs	r3, #3
 8003c52:	e237      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003c54:	4b53      	ldr	r3, [pc, #332]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1f0      	bne.n	8003c42 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f003 0308 	and.w	r3, r3, #8
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d03c      	beq.n	8003ce6 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	695b      	ldr	r3, [r3, #20]
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d01c      	beq.n	8003cae <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c74:	4b4b      	ldr	r3, [pc, #300]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003c76:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c7a:	4a4a      	ldr	r2, [pc, #296]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003c7c:	f043 0301 	orr.w	r3, r3, #1
 8003c80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c84:	f7fd fb64 	bl	8001350 <HAL_GetTick>
 8003c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c8a:	e008      	b.n	8003c9e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c8c:	f7fd fb60 	bl	8001350 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	2b02      	cmp	r3, #2
 8003c98:	d901      	bls.n	8003c9e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003c9a:	2303      	movs	r3, #3
 8003c9c:	e212      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003c9e:	4b41      	ldr	r3, [pc, #260]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ca4:	f003 0302 	and.w	r3, r3, #2
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d0ef      	beq.n	8003c8c <HAL_RCC_OscConfig+0x3ec>
 8003cac:	e01b      	b.n	8003ce6 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003cae:	4b3d      	ldr	r3, [pc, #244]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cb4:	4a3b      	ldr	r2, [pc, #236]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003cb6:	f023 0301 	bic.w	r3, r3, #1
 8003cba:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cbe:	f7fd fb47 	bl	8001350 <HAL_GetTick>
 8003cc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cc4:	e008      	b.n	8003cd8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003cc6:	f7fd fb43 	bl	8001350 <HAL_GetTick>
 8003cca:	4602      	mov	r2, r0
 8003ccc:	693b      	ldr	r3, [r7, #16]
 8003cce:	1ad3      	subs	r3, r2, r3
 8003cd0:	2b02      	cmp	r3, #2
 8003cd2:	d901      	bls.n	8003cd8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003cd4:	2303      	movs	r3, #3
 8003cd6:	e1f5      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003cd8:	4b32      	ldr	r3, [pc, #200]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003cda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cde:	f003 0302 	and.w	r3, r3, #2
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d1ef      	bne.n	8003cc6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 0304 	and.w	r3, r3, #4
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	f000 80a6 	beq.w	8003e40 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003cf8:	4b2a      	ldr	r3, [pc, #168]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d10d      	bne.n	8003d20 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d04:	4b27      	ldr	r3, [pc, #156]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003d06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d08:	4a26      	ldr	r2, [pc, #152]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003d0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d0e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d10:	4b24      	ldr	r3, [pc, #144]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d18:	60bb      	str	r3, [r7, #8]
 8003d1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d20:	4b21      	ldr	r3, [pc, #132]	@ (8003da8 <HAL_RCC_OscConfig+0x508>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d118      	bne.n	8003d5e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d2c:	4b1e      	ldr	r3, [pc, #120]	@ (8003da8 <HAL_RCC_OscConfig+0x508>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a1d      	ldr	r2, [pc, #116]	@ (8003da8 <HAL_RCC_OscConfig+0x508>)
 8003d32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d36:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003d38:	f7fd fb0a 	bl	8001350 <HAL_GetTick>
 8003d3c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d3e:	e008      	b.n	8003d52 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d40:	f7fd fb06 	bl	8001350 <HAL_GetTick>
 8003d44:	4602      	mov	r2, r0
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d901      	bls.n	8003d52 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003d4e:	2303      	movs	r3, #3
 8003d50:	e1b8      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003d52:	4b15      	ldr	r3, [pc, #84]	@ (8003da8 <HAL_RCC_OscConfig+0x508>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0f0      	beq.n	8003d40 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d108      	bne.n	8003d78 <HAL_RCC_OscConfig+0x4d8>
 8003d66:	4b0f      	ldr	r3, [pc, #60]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d6c:	4a0d      	ldr	r2, [pc, #52]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003d6e:	f043 0301 	orr.w	r3, r3, #1
 8003d72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d76:	e029      	b.n	8003dcc <HAL_RCC_OscConfig+0x52c>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	2b05      	cmp	r3, #5
 8003d7e:	d115      	bne.n	8003dac <HAL_RCC_OscConfig+0x50c>
 8003d80:	4b08      	ldr	r3, [pc, #32]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d86:	4a07      	ldr	r2, [pc, #28]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003d88:	f043 0304 	orr.w	r3, r3, #4
 8003d8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003d90:	4b04      	ldr	r3, [pc, #16]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003d92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d96:	4a03      	ldr	r2, [pc, #12]	@ (8003da4 <HAL_RCC_OscConfig+0x504>)
 8003d98:	f043 0301 	orr.w	r3, r3, #1
 8003d9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003da0:	e014      	b.n	8003dcc <HAL_RCC_OscConfig+0x52c>
 8003da2:	bf00      	nop
 8003da4:	40021000 	.word	0x40021000
 8003da8:	40007000 	.word	0x40007000
 8003dac:	4b9d      	ldr	r3, [pc, #628]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003db2:	4a9c      	ldr	r2, [pc, #624]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003db4:	f023 0301 	bic.w	r3, r3, #1
 8003db8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003dbc:	4b99      	ldr	r3, [pc, #612]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003dbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc2:	4a98      	ldr	r2, [pc, #608]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003dc4:	f023 0304 	bic.w	r3, r3, #4
 8003dc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d016      	beq.n	8003e02 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dd4:	f7fd fabc 	bl	8001350 <HAL_GetTick>
 8003dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dda:	e00a      	b.n	8003df2 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ddc:	f7fd fab8 	bl	8001350 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d901      	bls.n	8003df2 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003dee:	2303      	movs	r3, #3
 8003df0:	e168      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003df2:	4b8c      	ldr	r3, [pc, #560]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003df4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d0ed      	beq.n	8003ddc <HAL_RCC_OscConfig+0x53c>
 8003e00:	e015      	b.n	8003e2e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e02:	f7fd faa5 	bl	8001350 <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e08:	e00a      	b.n	8003e20 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003e0a:	f7fd faa1 	bl	8001350 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e151      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003e20:	4b80      	ldr	r3, [pc, #512]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003e22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1ed      	bne.n	8003e0a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e2e:	7ffb      	ldrb	r3, [r7, #31]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d105      	bne.n	8003e40 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e34:	4b7b      	ldr	r3, [pc, #492]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003e36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e38:	4a7a      	ldr	r2, [pc, #488]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003e3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e3e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0320 	and.w	r3, r3, #32
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d03c      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d01c      	beq.n	8003e8e <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003e54:	4b73      	ldr	r3, [pc, #460]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003e56:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e5a:	4a72      	ldr	r2, [pc, #456]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003e5c:	f043 0301 	orr.w	r3, r3, #1
 8003e60:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e64:	f7fd fa74 	bl	8001350 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003e6c:	f7fd fa70 	bl	8001350 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e122      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003e7e:	4b69      	ldr	r3, [pc, #420]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003e80:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e84:	f003 0302 	and.w	r3, r3, #2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0ef      	beq.n	8003e6c <HAL_RCC_OscConfig+0x5cc>
 8003e8c:	e01b      	b.n	8003ec6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003e8e:	4b65      	ldr	r3, [pc, #404]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003e90:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003e94:	4a63      	ldr	r2, [pc, #396]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003e96:	f023 0301 	bic.w	r3, r3, #1
 8003e9a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e9e:	f7fd fa57 	bl	8001350 <HAL_GetTick>
 8003ea2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003ea6:	f7fd fa53 	bl	8001350 <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e105      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003eb8:	4b5a      	ldr	r3, [pc, #360]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003eba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003ebe:	f003 0302 	and.w	r3, r3, #2
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d1ef      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	f000 80f9 	beq.w	80040c2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	f040 80cf 	bne.w	8004078 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003eda:	4b52      	ldr	r3, [pc, #328]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ee0:	697b      	ldr	r3, [r7, #20]
 8003ee2:	f003 0203 	and.w	r2, r3, #3
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d12c      	bne.n	8003f48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003eee:	697b      	ldr	r3, [r7, #20]
 8003ef0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ef8:	3b01      	subs	r3, #1
 8003efa:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d123      	bne.n	8003f48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003f0a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d11b      	bne.n	8003f48 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f1a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d113      	bne.n	8003f48 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f2a:	085b      	lsrs	r3, r3, #1
 8003f2c:	3b01      	subs	r3, #1
 8003f2e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d109      	bne.n	8003f48 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003f34:	697b      	ldr	r3, [r7, #20]
 8003f36:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f3e:	085b      	lsrs	r3, r3, #1
 8003f40:	3b01      	subs	r3, #1
 8003f42:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d071      	beq.n	800402c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	2b0c      	cmp	r3, #12
 8003f4c:	d068      	beq.n	8004020 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003f4e:	4b35      	ldr	r3, [pc, #212]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d105      	bne.n	8003f66 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003f5a:	4b32      	ldr	r3, [pc, #200]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003f66:	2301      	movs	r3, #1
 8003f68:	e0ac      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003f6a:	4b2e      	ldr	r3, [pc, #184]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a2d      	ldr	r2, [pc, #180]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003f70:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003f74:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003f76:	f7fd f9eb 	bl	8001350 <HAL_GetTick>
 8003f7a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f7c:	e008      	b.n	8003f90 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f7e:	f7fd f9e7 	bl	8001350 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e099      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003f90:	4b24      	ldr	r3, [pc, #144]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1f0      	bne.n	8003f7e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003f9c:	4b21      	ldr	r3, [pc, #132]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003f9e:	68da      	ldr	r2, [r3, #12]
 8003fa0:	4b21      	ldr	r3, [pc, #132]	@ (8004028 <HAL_RCC_OscConfig+0x788>)
 8003fa2:	4013      	ands	r3, r2
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003fa8:	687a      	ldr	r2, [r7, #4]
 8003faa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003fac:	3a01      	subs	r2, #1
 8003fae:	0112      	lsls	r2, r2, #4
 8003fb0:	4311      	orrs	r1, r2
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003fb6:	0212      	lsls	r2, r2, #8
 8003fb8:	4311      	orrs	r1, r2
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003fbe:	0852      	lsrs	r2, r2, #1
 8003fc0:	3a01      	subs	r2, #1
 8003fc2:	0552      	lsls	r2, r2, #21
 8003fc4:	4311      	orrs	r1, r2
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003fca:	0852      	lsrs	r2, r2, #1
 8003fcc:	3a01      	subs	r2, #1
 8003fce:	0652      	lsls	r2, r2, #25
 8003fd0:	4311      	orrs	r1, r2
 8003fd2:	687a      	ldr	r2, [r7, #4]
 8003fd4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003fd6:	06d2      	lsls	r2, r2, #27
 8003fd8:	430a      	orrs	r2, r1
 8003fda:	4912      	ldr	r1, [pc, #72]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003fe0:	4b10      	ldr	r3, [pc, #64]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a0f      	ldr	r2, [pc, #60]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003fe6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003fea:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003fec:	4b0d      	ldr	r3, [pc, #52]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	4a0c      	ldr	r2, [pc, #48]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8003ff2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ff6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ff8:	f7fd f9aa 	bl	8001350 <HAL_GetTick>
 8003ffc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ffe:	e008      	b.n	8004012 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004000:	f7fd f9a6 	bl	8001350 <HAL_GetTick>
 8004004:	4602      	mov	r2, r0
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	1ad3      	subs	r3, r2, r3
 800400a:	2b02      	cmp	r3, #2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e058      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004012:	4b04      	ldr	r3, [pc, #16]	@ (8004024 <HAL_RCC_OscConfig+0x784>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800401a:	2b00      	cmp	r3, #0
 800401c:	d0f0      	beq.n	8004000 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800401e:	e050      	b.n	80040c2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004020:	2301      	movs	r3, #1
 8004022:	e04f      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
 8004024:	40021000 	.word	0x40021000
 8004028:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800402c:	4b27      	ldr	r3, [pc, #156]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d144      	bne.n	80040c2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004038:	4b24      	ldr	r3, [pc, #144]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	4a23      	ldr	r2, [pc, #140]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 800403e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004042:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004044:	4b21      	ldr	r3, [pc, #132]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	4a20      	ldr	r2, [pc, #128]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 800404a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800404e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004050:	f7fd f97e 	bl	8001350 <HAL_GetTick>
 8004054:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004056:	e008      	b.n	800406a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004058:	f7fd f97a 	bl	8001350 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d901      	bls.n	800406a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	e02c      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800406a:	4b18      	ldr	r3, [pc, #96]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004072:	2b00      	cmp	r3, #0
 8004074:	d0f0      	beq.n	8004058 <HAL_RCC_OscConfig+0x7b8>
 8004076:	e024      	b.n	80040c2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004078:	69bb      	ldr	r3, [r7, #24]
 800407a:	2b0c      	cmp	r3, #12
 800407c:	d01f      	beq.n	80040be <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800407e:	4b13      	ldr	r3, [pc, #76]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4a12      	ldr	r2, [pc, #72]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 8004084:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004088:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800408a:	f7fd f961 	bl	8001350 <HAL_GetTick>
 800408e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004090:	e008      	b.n	80040a4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004092:	f7fd f95d 	bl	8001350 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d901      	bls.n	80040a4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e00f      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80040a4:	4b09      	ldr	r3, [pc, #36]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1f0      	bne.n	8004092 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80040b0:	4b06      	ldr	r3, [pc, #24]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 80040b2:	68da      	ldr	r2, [r3, #12]
 80040b4:	4905      	ldr	r1, [pc, #20]	@ (80040cc <HAL_RCC_OscConfig+0x82c>)
 80040b6:	4b06      	ldr	r3, [pc, #24]	@ (80040d0 <HAL_RCC_OscConfig+0x830>)
 80040b8:	4013      	ands	r3, r2
 80040ba:	60cb      	str	r3, [r1, #12]
 80040bc:	e001      	b.n	80040c2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e000      	b.n	80040c4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80040c2:	2300      	movs	r3, #0
}
 80040c4:	4618      	mov	r0, r3
 80040c6:	3720      	adds	r7, #32
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	40021000 	.word	0x40021000
 80040d0:	feeefffc 	.word	0xfeeefffc

080040d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b086      	sub	sp, #24
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80040de:	2300      	movs	r3, #0
 80040e0:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e11d      	b.n	8004328 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040ec:	4b90      	ldr	r3, [pc, #576]	@ (8004330 <HAL_RCC_ClockConfig+0x25c>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f003 030f 	and.w	r3, r3, #15
 80040f4:	683a      	ldr	r2, [r7, #0]
 80040f6:	429a      	cmp	r2, r3
 80040f8:	d910      	bls.n	800411c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040fa:	4b8d      	ldr	r3, [pc, #564]	@ (8004330 <HAL_RCC_ClockConfig+0x25c>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f023 020f 	bic.w	r2, r3, #15
 8004102:	498b      	ldr	r1, [pc, #556]	@ (8004330 <HAL_RCC_ClockConfig+0x25c>)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	4313      	orrs	r3, r2
 8004108:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800410a:	4b89      	ldr	r3, [pc, #548]	@ (8004330 <HAL_RCC_ClockConfig+0x25c>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 030f 	and.w	r3, r3, #15
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	429a      	cmp	r2, r3
 8004116:	d001      	beq.n	800411c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e105      	b.n	8004328 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d010      	beq.n	800414a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	689a      	ldr	r2, [r3, #8]
 800412c:	4b81      	ldr	r3, [pc, #516]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004134:	429a      	cmp	r2, r3
 8004136:	d908      	bls.n	800414a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004138:	4b7e      	ldr	r3, [pc, #504]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 800413a:	689b      	ldr	r3, [r3, #8]
 800413c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	497b      	ldr	r1, [pc, #492]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 8004146:	4313      	orrs	r3, r2
 8004148:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f003 0301 	and.w	r3, r3, #1
 8004152:	2b00      	cmp	r3, #0
 8004154:	d079      	beq.n	800424a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	2b03      	cmp	r3, #3
 800415c:	d11e      	bne.n	800419c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800415e:	4b75      	ldr	r3, [pc, #468]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004166:	2b00      	cmp	r3, #0
 8004168:	d101      	bne.n	800416e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e0dc      	b.n	8004328 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800416e:	f000 fa3b 	bl	80045e8 <RCC_GetSysClockFreqFromPLLSource>
 8004172:	4603      	mov	r3, r0
 8004174:	4a70      	ldr	r2, [pc, #448]	@ (8004338 <HAL_RCC_ClockConfig+0x264>)
 8004176:	4293      	cmp	r3, r2
 8004178:	d946      	bls.n	8004208 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800417a:	4b6e      	ldr	r3, [pc, #440]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d140      	bne.n	8004208 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004186:	4b6b      	ldr	r3, [pc, #428]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800418e:	4a69      	ldr	r2, [pc, #420]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 8004190:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004194:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004196:	2380      	movs	r3, #128	@ 0x80
 8004198:	617b      	str	r3, [r7, #20]
 800419a:	e035      	b.n	8004208 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	2b02      	cmp	r3, #2
 80041a2:	d107      	bne.n	80041b4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80041a4:	4b63      	ldr	r3, [pc, #396]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d115      	bne.n	80041dc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e0b9      	b.n	8004328 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d107      	bne.n	80041cc <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80041bc:	4b5d      	ldr	r3, [pc, #372]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d109      	bne.n	80041dc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	e0ad      	b.n	8004328 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80041cc:	4b59      	ldr	r3, [pc, #356]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d101      	bne.n	80041dc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	e0a5      	b.n	8004328 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80041dc:	f000 f8b4 	bl	8004348 <HAL_RCC_GetSysClockFreq>
 80041e0:	4603      	mov	r3, r0
 80041e2:	4a55      	ldr	r2, [pc, #340]	@ (8004338 <HAL_RCC_ClockConfig+0x264>)
 80041e4:	4293      	cmp	r3, r2
 80041e6:	d90f      	bls.n	8004208 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80041e8:	4b52      	ldr	r3, [pc, #328]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d109      	bne.n	8004208 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80041f4:	4b4f      	ldr	r3, [pc, #316]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80041fc:	4a4d      	ldr	r2, [pc, #308]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80041fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004202:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004204:	2380      	movs	r3, #128	@ 0x80
 8004206:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004208:	4b4a      	ldr	r3, [pc, #296]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	f023 0203 	bic.w	r2, r3, #3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	4947      	ldr	r1, [pc, #284]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 8004216:	4313      	orrs	r3, r2
 8004218:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800421a:	f7fd f899 	bl	8001350 <HAL_GetTick>
 800421e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004220:	e00a      	b.n	8004238 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004222:	f7fd f895 	bl	8001350 <HAL_GetTick>
 8004226:	4602      	mov	r2, r0
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	1ad3      	subs	r3, r2, r3
 800422c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004230:	4293      	cmp	r3, r2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e077      	b.n	8004328 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004238:	4b3e      	ldr	r3, [pc, #248]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f003 020c 	and.w	r2, r3, #12
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	685b      	ldr	r3, [r3, #4]
 8004244:	009b      	lsls	r3, r3, #2
 8004246:	429a      	cmp	r2, r3
 8004248:	d1eb      	bne.n	8004222 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	2b80      	cmp	r3, #128	@ 0x80
 800424e:	d105      	bne.n	800425c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004250:	4b38      	ldr	r3, [pc, #224]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	4a37      	ldr	r2, [pc, #220]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 8004256:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800425a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0302 	and.w	r3, r3, #2
 8004264:	2b00      	cmp	r3, #0
 8004266:	d010      	beq.n	800428a <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	689a      	ldr	r2, [r3, #8]
 800426c:	4b31      	ldr	r3, [pc, #196]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004274:	429a      	cmp	r2, r3
 8004276:	d208      	bcs.n	800428a <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004278:	4b2e      	ldr	r3, [pc, #184]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	492b      	ldr	r1, [pc, #172]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 8004286:	4313      	orrs	r3, r2
 8004288:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800428a:	4b29      	ldr	r3, [pc, #164]	@ (8004330 <HAL_RCC_ClockConfig+0x25c>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f003 030f 	and.w	r3, r3, #15
 8004292:	683a      	ldr	r2, [r7, #0]
 8004294:	429a      	cmp	r2, r3
 8004296:	d210      	bcs.n	80042ba <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004298:	4b25      	ldr	r3, [pc, #148]	@ (8004330 <HAL_RCC_ClockConfig+0x25c>)
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f023 020f 	bic.w	r2, r3, #15
 80042a0:	4923      	ldr	r1, [pc, #140]	@ (8004330 <HAL_RCC_ClockConfig+0x25c>)
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	4313      	orrs	r3, r2
 80042a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042a8:	4b21      	ldr	r3, [pc, #132]	@ (8004330 <HAL_RCC_ClockConfig+0x25c>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f003 030f 	and.w	r3, r3, #15
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d001      	beq.n	80042ba <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e036      	b.n	8004328 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f003 0304 	and.w	r3, r3, #4
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d008      	beq.n	80042d8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042c6:	4b1b      	ldr	r3, [pc, #108]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80042c8:	689b      	ldr	r3, [r3, #8]
 80042ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	4918      	ldr	r1, [pc, #96]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80042d4:	4313      	orrs	r3, r2
 80042d6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0308 	and.w	r3, r3, #8
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d009      	beq.n	80042f8 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042e4:	4b13      	ldr	r3, [pc, #76]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	691b      	ldr	r3, [r3, #16]
 80042f0:	00db      	lsls	r3, r3, #3
 80042f2:	4910      	ldr	r1, [pc, #64]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80042f8:	f000 f826 	bl	8004348 <HAL_RCC_GetSysClockFreq>
 80042fc:	4602      	mov	r2, r0
 80042fe:	4b0d      	ldr	r3, [pc, #52]	@ (8004334 <HAL_RCC_ClockConfig+0x260>)
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	091b      	lsrs	r3, r3, #4
 8004304:	f003 030f 	and.w	r3, r3, #15
 8004308:	490c      	ldr	r1, [pc, #48]	@ (800433c <HAL_RCC_ClockConfig+0x268>)
 800430a:	5ccb      	ldrb	r3, [r1, r3]
 800430c:	f003 031f 	and.w	r3, r3, #31
 8004310:	fa22 f303 	lsr.w	r3, r2, r3
 8004314:	4a0a      	ldr	r2, [pc, #40]	@ (8004340 <HAL_RCC_ClockConfig+0x26c>)
 8004316:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004318:	4b0a      	ldr	r3, [pc, #40]	@ (8004344 <HAL_RCC_ClockConfig+0x270>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4618      	mov	r0, r3
 800431e:	f7fc fee5 	bl	80010ec <HAL_InitTick>
 8004322:	4603      	mov	r3, r0
 8004324:	73fb      	strb	r3, [r7, #15]

  return status;
 8004326:	7bfb      	ldrb	r3, [r7, #15]
}
 8004328:	4618      	mov	r0, r3
 800432a:	3718      	adds	r7, #24
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}
 8004330:	40022000 	.word	0x40022000
 8004334:	40021000 	.word	0x40021000
 8004338:	04c4b400 	.word	0x04c4b400
 800433c:	0800a494 	.word	0x0800a494
 8004340:	20040000 	.word	0x20040000
 8004344:	20040004 	.word	0x20040004

08004348 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004348:	b480      	push	{r7}
 800434a:	b089      	sub	sp, #36	@ 0x24
 800434c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800434e:	2300      	movs	r3, #0
 8004350:	61fb      	str	r3, [r7, #28]
 8004352:	2300      	movs	r3, #0
 8004354:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004356:	4b3e      	ldr	r3, [pc, #248]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x108>)
 8004358:	689b      	ldr	r3, [r3, #8]
 800435a:	f003 030c 	and.w	r3, r3, #12
 800435e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004360:	4b3b      	ldr	r3, [pc, #236]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x108>)
 8004362:	68db      	ldr	r3, [r3, #12]
 8004364:	f003 0303 	and.w	r3, r3, #3
 8004368:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800436a:	693b      	ldr	r3, [r7, #16]
 800436c:	2b00      	cmp	r3, #0
 800436e:	d005      	beq.n	800437c <HAL_RCC_GetSysClockFreq+0x34>
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	2b0c      	cmp	r3, #12
 8004374:	d121      	bne.n	80043ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2b01      	cmp	r3, #1
 800437a:	d11e      	bne.n	80043ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800437c:	4b34      	ldr	r3, [pc, #208]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x108>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 0308 	and.w	r3, r3, #8
 8004384:	2b00      	cmp	r3, #0
 8004386:	d107      	bne.n	8004398 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004388:	4b31      	ldr	r3, [pc, #196]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x108>)
 800438a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800438e:	0a1b      	lsrs	r3, r3, #8
 8004390:	f003 030f 	and.w	r3, r3, #15
 8004394:	61fb      	str	r3, [r7, #28]
 8004396:	e005      	b.n	80043a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004398:	4b2d      	ldr	r3, [pc, #180]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x108>)
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	091b      	lsrs	r3, r3, #4
 800439e:	f003 030f 	and.w	r3, r3, #15
 80043a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80043a4:	4a2b      	ldr	r2, [pc, #172]	@ (8004454 <HAL_RCC_GetSysClockFreq+0x10c>)
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d10d      	bne.n	80043d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80043b4:	69fb      	ldr	r3, [r7, #28]
 80043b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80043b8:	e00a      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	2b04      	cmp	r3, #4
 80043be:	d102      	bne.n	80043c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80043c0:	4b25      	ldr	r3, [pc, #148]	@ (8004458 <HAL_RCC_GetSysClockFreq+0x110>)
 80043c2:	61bb      	str	r3, [r7, #24]
 80043c4:	e004      	b.n	80043d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80043c6:	693b      	ldr	r3, [r7, #16]
 80043c8:	2b08      	cmp	r3, #8
 80043ca:	d101      	bne.n	80043d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80043cc:	4b23      	ldr	r3, [pc, #140]	@ (800445c <HAL_RCC_GetSysClockFreq+0x114>)
 80043ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	2b0c      	cmp	r3, #12
 80043d4:	d134      	bne.n	8004440 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80043d6:	4b1e      	ldr	r3, [pc, #120]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x108>)
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	f003 0303 	and.w	r3, r3, #3
 80043de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	2b02      	cmp	r3, #2
 80043e4:	d003      	beq.n	80043ee <HAL_RCC_GetSysClockFreq+0xa6>
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	2b03      	cmp	r3, #3
 80043ea:	d003      	beq.n	80043f4 <HAL_RCC_GetSysClockFreq+0xac>
 80043ec:	e005      	b.n	80043fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80043ee:	4b1a      	ldr	r3, [pc, #104]	@ (8004458 <HAL_RCC_GetSysClockFreq+0x110>)
 80043f0:	617b      	str	r3, [r7, #20]
      break;
 80043f2:	e005      	b.n	8004400 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80043f4:	4b19      	ldr	r3, [pc, #100]	@ (800445c <HAL_RCC_GetSysClockFreq+0x114>)
 80043f6:	617b      	str	r3, [r7, #20]
      break;
 80043f8:	e002      	b.n	8004400 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80043fa:	69fb      	ldr	r3, [r7, #28]
 80043fc:	617b      	str	r3, [r7, #20]
      break;
 80043fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004400:	4b13      	ldr	r3, [pc, #76]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x108>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	091b      	lsrs	r3, r3, #4
 8004406:	f003 030f 	and.w	r3, r3, #15
 800440a:	3301      	adds	r3, #1
 800440c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800440e:	4b10      	ldr	r3, [pc, #64]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x108>)
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	0a1b      	lsrs	r3, r3, #8
 8004414:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004418:	697a      	ldr	r2, [r7, #20]
 800441a:	fb03 f202 	mul.w	r2, r3, r2
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	fbb2 f3f3 	udiv	r3, r2, r3
 8004424:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004426:	4b0a      	ldr	r3, [pc, #40]	@ (8004450 <HAL_RCC_GetSysClockFreq+0x108>)
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	0e5b      	lsrs	r3, r3, #25
 800442c:	f003 0303 	and.w	r3, r3, #3
 8004430:	3301      	adds	r3, #1
 8004432:	005b      	lsls	r3, r3, #1
 8004434:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004436:	697a      	ldr	r2, [r7, #20]
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	fbb2 f3f3 	udiv	r3, r2, r3
 800443e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004440:	69bb      	ldr	r3, [r7, #24]
}
 8004442:	4618      	mov	r0, r3
 8004444:	3724      	adds	r7, #36	@ 0x24
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
 800444e:	bf00      	nop
 8004450:	40021000 	.word	0x40021000
 8004454:	0800a4ac 	.word	0x0800a4ac
 8004458:	00f42400 	.word	0x00f42400
 800445c:	007a1200 	.word	0x007a1200

08004460 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004460:	b480      	push	{r7}
 8004462:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004464:	4b03      	ldr	r3, [pc, #12]	@ (8004474 <HAL_RCC_GetHCLKFreq+0x14>)
 8004466:	681b      	ldr	r3, [r3, #0]
}
 8004468:	4618      	mov	r0, r3
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	20040000 	.word	0x20040000

08004478 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800447c:	f7ff fff0 	bl	8004460 <HAL_RCC_GetHCLKFreq>
 8004480:	4602      	mov	r2, r0
 8004482:	4b06      	ldr	r3, [pc, #24]	@ (800449c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	0a1b      	lsrs	r3, r3, #8
 8004488:	f003 0307 	and.w	r3, r3, #7
 800448c:	4904      	ldr	r1, [pc, #16]	@ (80044a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800448e:	5ccb      	ldrb	r3, [r1, r3]
 8004490:	f003 031f 	and.w	r3, r3, #31
 8004494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004498:	4618      	mov	r0, r3
 800449a:	bd80      	pop	{r7, pc}
 800449c:	40021000 	.word	0x40021000
 80044a0:	0800a4a4 	.word	0x0800a4a4

080044a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80044a8:	f7ff ffda 	bl	8004460 <HAL_RCC_GetHCLKFreq>
 80044ac:	4602      	mov	r2, r0
 80044ae:	4b06      	ldr	r3, [pc, #24]	@ (80044c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	0adb      	lsrs	r3, r3, #11
 80044b4:	f003 0307 	and.w	r3, r3, #7
 80044b8:	4904      	ldr	r1, [pc, #16]	@ (80044cc <HAL_RCC_GetPCLK2Freq+0x28>)
 80044ba:	5ccb      	ldrb	r3, [r1, r3]
 80044bc:	f003 031f 	and.w	r3, r3, #31
 80044c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044c4:	4618      	mov	r0, r3
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	40021000 	.word	0x40021000
 80044cc:	0800a4a4 	.word	0x0800a4a4

080044d0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b083      	sub	sp, #12
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	220f      	movs	r2, #15
 80044de:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80044e0:	4b12      	ldr	r3, [pc, #72]	@ (800452c <HAL_RCC_GetClockConfig+0x5c>)
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f003 0203 	and.w	r2, r3, #3
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80044ec:	4b0f      	ldr	r3, [pc, #60]	@ (800452c <HAL_RCC_GetClockConfig+0x5c>)
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80044f8:	4b0c      	ldr	r3, [pc, #48]	@ (800452c <HAL_RCC_GetClockConfig+0x5c>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004504:	4b09      	ldr	r3, [pc, #36]	@ (800452c <HAL_RCC_GetClockConfig+0x5c>)
 8004506:	689b      	ldr	r3, [r3, #8]
 8004508:	08db      	lsrs	r3, r3, #3
 800450a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004512:	4b07      	ldr	r3, [pc, #28]	@ (8004530 <HAL_RCC_GetClockConfig+0x60>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 020f 	and.w	r2, r3, #15
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	601a      	str	r2, [r3, #0]
}
 800451e:	bf00      	nop
 8004520:	370c      	adds	r7, #12
 8004522:	46bd      	mov	sp, r7
 8004524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004528:	4770      	bx	lr
 800452a:	bf00      	nop
 800452c:	40021000 	.word	0x40021000
 8004530:	40022000 	.word	0x40022000

08004534 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b086      	sub	sp, #24
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800453c:	2300      	movs	r3, #0
 800453e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004540:	4b27      	ldr	r3, [pc, #156]	@ (80045e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800454c:	f7ff f8c4 	bl	80036d8 <HAL_PWREx_GetVoltageRange>
 8004550:	6178      	str	r0, [r7, #20]
 8004552:	e014      	b.n	800457e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004554:	4b22      	ldr	r3, [pc, #136]	@ (80045e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004556:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004558:	4a21      	ldr	r2, [pc, #132]	@ (80045e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800455a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800455e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004560:	4b1f      	ldr	r3, [pc, #124]	@ (80045e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004562:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004564:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004568:	60fb      	str	r3, [r7, #12]
 800456a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800456c:	f7ff f8b4 	bl	80036d8 <HAL_PWREx_GetVoltageRange>
 8004570:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004572:	4b1b      	ldr	r3, [pc, #108]	@ (80045e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004576:	4a1a      	ldr	r2, [pc, #104]	@ (80045e0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004578:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800457c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004584:	d10b      	bne.n	800459e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2b80      	cmp	r3, #128	@ 0x80
 800458a:	d913      	bls.n	80045b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2ba0      	cmp	r3, #160	@ 0xa0
 8004590:	d902      	bls.n	8004598 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004592:	2302      	movs	r3, #2
 8004594:	613b      	str	r3, [r7, #16]
 8004596:	e00d      	b.n	80045b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004598:	2301      	movs	r3, #1
 800459a:	613b      	str	r3, [r7, #16]
 800459c:	e00a      	b.n	80045b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b7f      	cmp	r3, #127	@ 0x7f
 80045a2:	d902      	bls.n	80045aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80045a4:	2302      	movs	r3, #2
 80045a6:	613b      	str	r3, [r7, #16]
 80045a8:	e004      	b.n	80045b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2b70      	cmp	r3, #112	@ 0x70
 80045ae:	d101      	bne.n	80045b4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80045b0:	2301      	movs	r3, #1
 80045b2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80045b4:	4b0b      	ldr	r3, [pc, #44]	@ (80045e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f023 020f 	bic.w	r2, r3, #15
 80045bc:	4909      	ldr	r1, [pc, #36]	@ (80045e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	4313      	orrs	r3, r2
 80045c2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80045c4:	4b07      	ldr	r3, [pc, #28]	@ (80045e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 030f 	and.w	r3, r3, #15
 80045cc:	693a      	ldr	r2, [r7, #16]
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d001      	beq.n	80045d6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	40021000 	.word	0x40021000
 80045e4:	40022000 	.word	0x40022000

080045e8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80045e8:	b480      	push	{r7}
 80045ea:	b087      	sub	sp, #28
 80045ec:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80045ee:	4b2d      	ldr	r3, [pc, #180]	@ (80046a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	f003 0303 	and.w	r3, r3, #3
 80045f6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2b03      	cmp	r3, #3
 80045fc:	d00b      	beq.n	8004616 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2b03      	cmp	r3, #3
 8004602:	d825      	bhi.n	8004650 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2b01      	cmp	r3, #1
 8004608:	d008      	beq.n	800461c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2b02      	cmp	r3, #2
 800460e:	d11f      	bne.n	8004650 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004610:	4b25      	ldr	r3, [pc, #148]	@ (80046a8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004612:	613b      	str	r3, [r7, #16]
    break;
 8004614:	e01f      	b.n	8004656 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004616:	4b25      	ldr	r3, [pc, #148]	@ (80046ac <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004618:	613b      	str	r3, [r7, #16]
    break;
 800461a:	e01c      	b.n	8004656 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800461c:	4b21      	ldr	r3, [pc, #132]	@ (80046a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0308 	and.w	r3, r3, #8
 8004624:	2b00      	cmp	r3, #0
 8004626:	d107      	bne.n	8004638 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004628:	4b1e      	ldr	r3, [pc, #120]	@ (80046a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800462a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800462e:	0a1b      	lsrs	r3, r3, #8
 8004630:	f003 030f 	and.w	r3, r3, #15
 8004634:	617b      	str	r3, [r7, #20]
 8004636:	e005      	b.n	8004644 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004638:	4b1a      	ldr	r3, [pc, #104]	@ (80046a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	091b      	lsrs	r3, r3, #4
 800463e:	f003 030f 	and.w	r3, r3, #15
 8004642:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004644:	4a1a      	ldr	r2, [pc, #104]	@ (80046b0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004646:	697b      	ldr	r3, [r7, #20]
 8004648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800464c:	613b      	str	r3, [r7, #16]
    break;
 800464e:	e002      	b.n	8004656 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004650:	2300      	movs	r3, #0
 8004652:	613b      	str	r3, [r7, #16]
    break;
 8004654:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004656:	4b13      	ldr	r3, [pc, #76]	@ (80046a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	091b      	lsrs	r3, r3, #4
 800465c:	f003 030f 	and.w	r3, r3, #15
 8004660:	3301      	adds	r3, #1
 8004662:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004664:	4b0f      	ldr	r3, [pc, #60]	@ (80046a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	0a1b      	lsrs	r3, r3, #8
 800466a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800466e:	693a      	ldr	r2, [r7, #16]
 8004670:	fb03 f202 	mul.w	r2, r3, r2
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	fbb2 f3f3 	udiv	r3, r2, r3
 800467a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800467c:	4b09      	ldr	r3, [pc, #36]	@ (80046a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	0e5b      	lsrs	r3, r3, #25
 8004682:	f003 0303 	and.w	r3, r3, #3
 8004686:	3301      	adds	r3, #1
 8004688:	005b      	lsls	r3, r3, #1
 800468a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	fbb2 f3f3 	udiv	r3, r2, r3
 8004694:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004696:	683b      	ldr	r3, [r7, #0]
}
 8004698:	4618      	mov	r0, r3
 800469a:	371c      	adds	r7, #28
 800469c:	46bd      	mov	sp, r7
 800469e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a2:	4770      	bx	lr
 80046a4:	40021000 	.word	0x40021000
 80046a8:	00f42400 	.word	0x00f42400
 80046ac:	007a1200 	.word	0x007a1200
 80046b0:	0800a4ac 	.word	0x0800a4ac

080046b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80046bc:	2300      	movs	r3, #0
 80046be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80046c0:	2300      	movs	r3, #0
 80046c2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d040      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046d4:	2b80      	cmp	r3, #128	@ 0x80
 80046d6:	d02a      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80046d8:	2b80      	cmp	r3, #128	@ 0x80
 80046da:	d825      	bhi.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80046dc:	2b60      	cmp	r3, #96	@ 0x60
 80046de:	d026      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80046e0:	2b60      	cmp	r3, #96	@ 0x60
 80046e2:	d821      	bhi.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80046e4:	2b40      	cmp	r3, #64	@ 0x40
 80046e6:	d006      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80046e8:	2b40      	cmp	r3, #64	@ 0x40
 80046ea:	d81d      	bhi.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d009      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80046f0:	2b20      	cmp	r3, #32
 80046f2:	d010      	beq.n	8004716 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80046f4:	e018      	b.n	8004728 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80046f6:	4b89      	ldr	r3, [pc, #548]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046f8:	68db      	ldr	r3, [r3, #12]
 80046fa:	4a88      	ldr	r2, [pc, #544]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80046fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004700:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004702:	e015      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	3304      	adds	r3, #4
 8004708:	2100      	movs	r1, #0
 800470a:	4618      	mov	r0, r3
 800470c:	f000 fb02 	bl	8004d14 <RCCEx_PLLSAI1_Config>
 8004710:	4603      	mov	r3, r0
 8004712:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004714:	e00c      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	3320      	adds	r3, #32
 800471a:	2100      	movs	r1, #0
 800471c:	4618      	mov	r0, r3
 800471e:	f000 fbed 	bl	8004efc <RCCEx_PLLSAI2_Config>
 8004722:	4603      	mov	r3, r0
 8004724:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004726:	e003      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	74fb      	strb	r3, [r7, #19]
      break;
 800472c:	e000      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800472e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004730:	7cfb      	ldrb	r3, [r7, #19]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10b      	bne.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004736:	4b79      	ldr	r3, [pc, #484]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004738:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800473c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004744:	4975      	ldr	r1, [pc, #468]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004746:	4313      	orrs	r3, r2
 8004748:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800474c:	e001      	b.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800474e:	7cfb      	ldrb	r3, [r7, #19]
 8004750:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d047      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004762:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004766:	d030      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004768:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800476c:	d82a      	bhi.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800476e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004772:	d02a      	beq.n	80047ca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004774:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004778:	d824      	bhi.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800477a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800477e:	d008      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004784:	d81e      	bhi.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004786:	2b00      	cmp	r3, #0
 8004788:	d00a      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800478a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800478e:	d010      	beq.n	80047b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004790:	e018      	b.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004792:	4b62      	ldr	r3, [pc, #392]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004794:	68db      	ldr	r3, [r3, #12]
 8004796:	4a61      	ldr	r2, [pc, #388]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004798:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800479c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800479e:	e015      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	3304      	adds	r3, #4
 80047a4:	2100      	movs	r1, #0
 80047a6:	4618      	mov	r0, r3
 80047a8:	f000 fab4 	bl	8004d14 <RCCEx_PLLSAI1_Config>
 80047ac:	4603      	mov	r3, r0
 80047ae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047b0:	e00c      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	3320      	adds	r3, #32
 80047b6:	2100      	movs	r1, #0
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 fb9f 	bl	8004efc <RCCEx_PLLSAI2_Config>
 80047be:	4603      	mov	r3, r0
 80047c0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80047c2:	e003      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80047c4:	2301      	movs	r3, #1
 80047c6:	74fb      	strb	r3, [r7, #19]
      break;
 80047c8:	e000      	b.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80047ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80047cc:	7cfb      	ldrb	r3, [r7, #19]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10b      	bne.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80047d2:	4b52      	ldr	r3, [pc, #328]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80047d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80047e0:	494e      	ldr	r1, [pc, #312]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80047e2:	4313      	orrs	r3, r2
 80047e4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80047e8:	e001      	b.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047ea:	7cfb      	ldrb	r3, [r7, #19]
 80047ec:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	f000 809f 	beq.w	800493a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80047fc:	2300      	movs	r3, #0
 80047fe:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004800:	4b46      	ldr	r3, [pc, #280]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004804:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004808:	2b00      	cmp	r3, #0
 800480a:	d101      	bne.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800480c:	2301      	movs	r3, #1
 800480e:	e000      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004810:	2300      	movs	r3, #0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00d      	beq.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004816:	4b41      	ldr	r3, [pc, #260]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004818:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800481a:	4a40      	ldr	r2, [pc, #256]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800481c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004820:	6593      	str	r3, [r2, #88]	@ 0x58
 8004822:	4b3e      	ldr	r3, [pc, #248]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004826:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800482a:	60bb      	str	r3, [r7, #8]
 800482c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800482e:	2301      	movs	r3, #1
 8004830:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004832:	4b3b      	ldr	r3, [pc, #236]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a3a      	ldr	r2, [pc, #232]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004838:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800483c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800483e:	f7fc fd87 	bl	8001350 <HAL_GetTick>
 8004842:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004844:	e009      	b.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004846:	f7fc fd83 	bl	8001350 <HAL_GetTick>
 800484a:	4602      	mov	r2, r0
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	1ad3      	subs	r3, r2, r3
 8004850:	2b02      	cmp	r3, #2
 8004852:	d902      	bls.n	800485a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004854:	2303      	movs	r3, #3
 8004856:	74fb      	strb	r3, [r7, #19]
        break;
 8004858:	e005      	b.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800485a:	4b31      	ldr	r3, [pc, #196]	@ (8004920 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004862:	2b00      	cmp	r3, #0
 8004864:	d0ef      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004866:	7cfb      	ldrb	r3, [r7, #19]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d15b      	bne.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800486c:	4b2b      	ldr	r3, [pc, #172]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800486e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004872:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004876:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d01f      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004884:	697a      	ldr	r2, [r7, #20]
 8004886:	429a      	cmp	r2, r3
 8004888:	d019      	beq.n	80048be <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800488a:	4b24      	ldr	r3, [pc, #144]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800488c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004894:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004896:	4b21      	ldr	r3, [pc, #132]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004898:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800489c:	4a1f      	ldr	r2, [pc, #124]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800489e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80048a6:	4b1d      	ldr	r3, [pc, #116]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ac:	4a1b      	ldr	r2, [pc, #108]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80048b6:	4a19      	ldr	r2, [pc, #100]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	f003 0301 	and.w	r3, r3, #1
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d016      	beq.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048c8:	f7fc fd42 	bl	8001350 <HAL_GetTick>
 80048cc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048ce:	e00b      	b.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80048d0:	f7fc fd3e 	bl	8001350 <HAL_GetTick>
 80048d4:	4602      	mov	r2, r0
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048de:	4293      	cmp	r3, r2
 80048e0:	d902      	bls.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80048e2:	2303      	movs	r3, #3
 80048e4:	74fb      	strb	r3, [r7, #19]
            break;
 80048e6:	e006      	b.n	80048f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80048e8:	4b0c      	ldr	r3, [pc, #48]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048ee:	f003 0302 	and.w	r3, r3, #2
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d0ec      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80048f6:	7cfb      	ldrb	r3, [r7, #19]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d10c      	bne.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80048fc:	4b07      	ldr	r3, [pc, #28]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004902:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800490c:	4903      	ldr	r1, [pc, #12]	@ (800491c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800490e:	4313      	orrs	r3, r2
 8004910:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004914:	e008      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004916:	7cfb      	ldrb	r3, [r7, #19]
 8004918:	74bb      	strb	r3, [r7, #18]
 800491a:	e005      	b.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800491c:	40021000 	.word	0x40021000
 8004920:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004924:	7cfb      	ldrb	r3, [r7, #19]
 8004926:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004928:	7c7b      	ldrb	r3, [r7, #17]
 800492a:	2b01      	cmp	r3, #1
 800492c:	d105      	bne.n	800493a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800492e:	4ba0      	ldr	r3, [pc, #640]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004930:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004932:	4a9f      	ldr	r2, [pc, #636]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004934:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004938:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f003 0301 	and.w	r3, r3, #1
 8004942:	2b00      	cmp	r3, #0
 8004944:	d00a      	beq.n	800495c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004946:	4b9a      	ldr	r3, [pc, #616]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800494c:	f023 0203 	bic.w	r2, r3, #3
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004954:	4996      	ldr	r1, [pc, #600]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004956:	4313      	orrs	r3, r2
 8004958:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00a      	beq.n	800497e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004968:	4b91      	ldr	r3, [pc, #580]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800496a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800496e:	f023 020c 	bic.w	r2, r3, #12
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004976:	498e      	ldr	r1, [pc, #568]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004978:	4313      	orrs	r3, r2
 800497a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0304 	and.w	r3, r3, #4
 8004986:	2b00      	cmp	r3, #0
 8004988:	d00a      	beq.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800498a:	4b89      	ldr	r3, [pc, #548]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800498c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004990:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004998:	4985      	ldr	r1, [pc, #532]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800499a:	4313      	orrs	r3, r2
 800499c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0308 	and.w	r3, r3, #8
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d00a      	beq.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80049ac:	4b80      	ldr	r3, [pc, #512]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80049ba:	497d      	ldr	r1, [pc, #500]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0310 	and.w	r3, r3, #16
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d00a      	beq.n	80049e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80049ce:	4b78      	ldr	r3, [pc, #480]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049dc:	4974      	ldr	r1, [pc, #464]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049de:	4313      	orrs	r3, r2
 80049e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0320 	and.w	r3, r3, #32
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d00a      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80049f0:	4b6f      	ldr	r3, [pc, #444]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80049f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049fe:	496c      	ldr	r1, [pc, #432]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a00:	4313      	orrs	r3, r2
 8004a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d00a      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004a12:	4b67      	ldr	r3, [pc, #412]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a18:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a20:	4963      	ldr	r1, [pc, #396]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d00a      	beq.n	8004a4a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004a34:	4b5e      	ldr	r3, [pc, #376]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a3a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004a42:	495b      	ldr	r1, [pc, #364]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a44:	4313      	orrs	r3, r2
 8004a46:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d00a      	beq.n	8004a6c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004a56:	4b56      	ldr	r3, [pc, #344]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a5c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a64:	4952      	ldr	r1, [pc, #328]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d00a      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004a78:	4b4d      	ldr	r3, [pc, #308]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a7e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a86:	494a      	ldr	r1, [pc, #296]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d00a      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004a9a:	4b45      	ldr	r3, [pc, #276]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004a9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004aa0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004aa8:	4941      	ldr	r1, [pc, #260]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d00a      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004abc:	4b3c      	ldr	r3, [pc, #240]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004abe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004ac2:	f023 0203 	bic.w	r2, r3, #3
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004aca:	4939      	ldr	r1, [pc, #228]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004acc:	4313      	orrs	r3, r2
 8004ace:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d028      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ade:	4b34      	ldr	r3, [pc, #208]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ae0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ae4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aec:	4930      	ldr	r1, [pc, #192]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004aee:	4313      	orrs	r3, r2
 8004af0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004af8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004afc:	d106      	bne.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004afe:	4b2c      	ldr	r3, [pc, #176]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b00:	68db      	ldr	r3, [r3, #12]
 8004b02:	4a2b      	ldr	r2, [pc, #172]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b08:	60d3      	str	r3, [r2, #12]
 8004b0a:	e011      	b.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b10:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004b14:	d10c      	bne.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	3304      	adds	r3, #4
 8004b1a:	2101      	movs	r1, #1
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 f8f9 	bl	8004d14 <RCCEx_PLLSAI1_Config>
 8004b22:	4603      	mov	r3, r0
 8004b24:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004b26:	7cfb      	ldrb	r3, [r7, #19]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d001      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004b2c:	7cfb      	ldrb	r3, [r7, #19]
 8004b2e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d04d      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b40:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b44:	d108      	bne.n	8004b58 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004b46:	4b1a      	ldr	r3, [pc, #104]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b4c:	4a18      	ldr	r2, [pc, #96]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b4e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b52:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004b56:	e012      	b.n	8004b7e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004b58:	4b15      	ldr	r3, [pc, #84]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b5a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004b5e:	4a14      	ldr	r2, [pc, #80]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b60:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004b64:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004b68:	4b11      	ldr	r3, [pc, #68]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b6e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b76:	490e      	ldr	r1, [pc, #56]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004b86:	d106      	bne.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004b88:	4b09      	ldr	r3, [pc, #36]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	4a08      	ldr	r2, [pc, #32]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b92:	60d3      	str	r3, [r2, #12]
 8004b94:	e020      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004b9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004b9e:	d109      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ba0:	4b03      	ldr	r3, [pc, #12]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	4a02      	ldr	r2, [pc, #8]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ba6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004baa:	60d3      	str	r3, [r2, #12]
 8004bac:	e014      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004bae:	bf00      	nop
 8004bb0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004bb8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bbc:	d10c      	bne.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	3304      	adds	r3, #4
 8004bc2:	2101      	movs	r1, #1
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	f000 f8a5 	bl	8004d14 <RCCEx_PLLSAI1_Config>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004bce:	7cfb      	ldrb	r3, [r7, #19]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d001      	beq.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004bd4:	7cfb      	ldrb	r3, [r7, #19]
 8004bd6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d028      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004be4:	4b4a      	ldr	r3, [pc, #296]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004be6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bf2:	4947      	ldr	r1, [pc, #284]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bfe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c02:	d106      	bne.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c04:	4b42      	ldr	r3, [pc, #264]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c06:	68db      	ldr	r3, [r3, #12]
 8004c08:	4a41      	ldr	r2, [pc, #260]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c0a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c0e:	60d3      	str	r3, [r2, #12]
 8004c10:	e011      	b.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c16:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c1a:	d10c      	bne.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	3304      	adds	r3, #4
 8004c20:	2101      	movs	r1, #1
 8004c22:	4618      	mov	r0, r3
 8004c24:	f000 f876 	bl	8004d14 <RCCEx_PLLSAI1_Config>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c2c:	7cfb      	ldrb	r3, [r7, #19]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d001      	beq.n	8004c36 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004c32:	7cfb      	ldrb	r3, [r7, #19]
 8004c34:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d01e      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c42:	4b33      	ldr	r3, [pc, #204]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c48:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c52:	492f      	ldr	r1, [pc, #188]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c54:	4313      	orrs	r3, r2
 8004c56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004c60:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c64:	d10c      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	3304      	adds	r3, #4
 8004c6a:	2102      	movs	r1, #2
 8004c6c:	4618      	mov	r0, r3
 8004c6e:	f000 f851 	bl	8004d14 <RCCEx_PLLSAI1_Config>
 8004c72:	4603      	mov	r3, r0
 8004c74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c76:	7cfb      	ldrb	r3, [r7, #19]
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d001      	beq.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004c7c:	7cfb      	ldrb	r3, [r7, #19]
 8004c7e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d00b      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004c8c:	4b20      	ldr	r3, [pc, #128]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c92:	f023 0204 	bic.w	r2, r3, #4
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c9c:	491c      	ldr	r1, [pc, #112]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d00b      	beq.n	8004cc8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004cb0:	4b17      	ldr	r3, [pc, #92]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cb6:	f023 0218 	bic.w	r2, r3, #24
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc0:	4913      	ldr	r1, [pc, #76]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cc2:	4313      	orrs	r3, r2
 8004cc4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d017      	beq.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004cd4:	4b0e      	ldr	r3, [pc, #56]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004cda:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ce4:	490a      	ldr	r1, [pc, #40]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ce6:	4313      	orrs	r3, r2
 8004ce8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004cf2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004cf6:	d105      	bne.n	8004d04 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cf8:	4b05      	ldr	r3, [pc, #20]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	4a04      	ldr	r2, [pc, #16]	@ (8004d10 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004cfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d02:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004d04:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3718      	adds	r7, #24
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}
 8004d0e:	bf00      	nop
 8004d10:	40021000 	.word	0x40021000

08004d14 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b084      	sub	sp, #16
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d22:	4b72      	ldr	r3, [pc, #456]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f003 0303 	and.w	r3, r3, #3
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d00e      	beq.n	8004d4c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d2e:	4b6f      	ldr	r3, [pc, #444]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	f003 0203 	and.w	r2, r3, #3
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	429a      	cmp	r2, r3
 8004d3c:	d103      	bne.n	8004d46 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
       ||
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d142      	bne.n	8004dcc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	73fb      	strb	r3, [r7, #15]
 8004d4a:	e03f      	b.n	8004dcc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d018      	beq.n	8004d86 <RCCEx_PLLSAI1_Config+0x72>
 8004d54:	2b03      	cmp	r3, #3
 8004d56:	d825      	bhi.n	8004da4 <RCCEx_PLLSAI1_Config+0x90>
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d002      	beq.n	8004d62 <RCCEx_PLLSAI1_Config+0x4e>
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d009      	beq.n	8004d74 <RCCEx_PLLSAI1_Config+0x60>
 8004d60:	e020      	b.n	8004da4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d62:	4b62      	ldr	r3, [pc, #392]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 0302 	and.w	r3, r3, #2
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d11d      	bne.n	8004daa <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d72:	e01a      	b.n	8004daa <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d74:	4b5d      	ldr	r3, [pc, #372]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d116      	bne.n	8004dae <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d84:	e013      	b.n	8004dae <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d86:	4b59      	ldr	r3, [pc, #356]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10f      	bne.n	8004db2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004d92:	4b56      	ldr	r3, [pc, #344]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d109      	bne.n	8004db2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004da2:	e006      	b.n	8004db2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004da4:	2301      	movs	r3, #1
 8004da6:	73fb      	strb	r3, [r7, #15]
      break;
 8004da8:	e004      	b.n	8004db4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004daa:	bf00      	nop
 8004dac:	e002      	b.n	8004db4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004dae:	bf00      	nop
 8004db0:	e000      	b.n	8004db4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004db2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004db4:	7bfb      	ldrb	r3, [r7, #15]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d108      	bne.n	8004dcc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004dba:	4b4c      	ldr	r3, [pc, #304]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	f023 0203 	bic.w	r2, r3, #3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4949      	ldr	r1, [pc, #292]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dc8:	4313      	orrs	r3, r2
 8004dca:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004dcc:	7bfb      	ldrb	r3, [r7, #15]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f040 8086 	bne.w	8004ee0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004dd4:	4b45      	ldr	r3, [pc, #276]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a44      	ldr	r2, [pc, #272]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dda:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004dde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004de0:	f7fc fab6 	bl	8001350 <HAL_GetTick>
 8004de4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004de6:	e009      	b.n	8004dfc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004de8:	f7fc fab2 	bl	8001350 <HAL_GetTick>
 8004dec:	4602      	mov	r2, r0
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	2b02      	cmp	r3, #2
 8004df4:	d902      	bls.n	8004dfc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004df6:	2303      	movs	r3, #3
 8004df8:	73fb      	strb	r3, [r7, #15]
        break;
 8004dfa:	e005      	b.n	8004e08 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004dfc:	4b3b      	ldr	r3, [pc, #236]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d1ef      	bne.n	8004de8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004e08:	7bfb      	ldrb	r3, [r7, #15]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d168      	bne.n	8004ee0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d113      	bne.n	8004e3c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e14:	4b35      	ldr	r3, [pc, #212]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e16:	691a      	ldr	r2, [r3, #16]
 8004e18:	4b35      	ldr	r3, [pc, #212]	@ (8004ef0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	6892      	ldr	r2, [r2, #8]
 8004e20:	0211      	lsls	r1, r2, #8
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	68d2      	ldr	r2, [r2, #12]
 8004e26:	06d2      	lsls	r2, r2, #27
 8004e28:	4311      	orrs	r1, r2
 8004e2a:	687a      	ldr	r2, [r7, #4]
 8004e2c:	6852      	ldr	r2, [r2, #4]
 8004e2e:	3a01      	subs	r2, #1
 8004e30:	0112      	lsls	r2, r2, #4
 8004e32:	430a      	orrs	r2, r1
 8004e34:	492d      	ldr	r1, [pc, #180]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	610b      	str	r3, [r1, #16]
 8004e3a:	e02d      	b.n	8004e98 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e3c:	683b      	ldr	r3, [r7, #0]
 8004e3e:	2b01      	cmp	r3, #1
 8004e40:	d115      	bne.n	8004e6e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e42:	4b2a      	ldr	r3, [pc, #168]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e44:	691a      	ldr	r2, [r3, #16]
 8004e46:	4b2b      	ldr	r3, [pc, #172]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004e48:	4013      	ands	r3, r2
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	6892      	ldr	r2, [r2, #8]
 8004e4e:	0211      	lsls	r1, r2, #8
 8004e50:	687a      	ldr	r2, [r7, #4]
 8004e52:	6912      	ldr	r2, [r2, #16]
 8004e54:	0852      	lsrs	r2, r2, #1
 8004e56:	3a01      	subs	r2, #1
 8004e58:	0552      	lsls	r2, r2, #21
 8004e5a:	4311      	orrs	r1, r2
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	6852      	ldr	r2, [r2, #4]
 8004e60:	3a01      	subs	r2, #1
 8004e62:	0112      	lsls	r2, r2, #4
 8004e64:	430a      	orrs	r2, r1
 8004e66:	4921      	ldr	r1, [pc, #132]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	610b      	str	r3, [r1, #16]
 8004e6c:	e014      	b.n	8004e98 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e6e:	4b1f      	ldr	r3, [pc, #124]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e70:	691a      	ldr	r2, [r3, #16]
 8004e72:	4b21      	ldr	r3, [pc, #132]	@ (8004ef8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e74:	4013      	ands	r3, r2
 8004e76:	687a      	ldr	r2, [r7, #4]
 8004e78:	6892      	ldr	r2, [r2, #8]
 8004e7a:	0211      	lsls	r1, r2, #8
 8004e7c:	687a      	ldr	r2, [r7, #4]
 8004e7e:	6952      	ldr	r2, [r2, #20]
 8004e80:	0852      	lsrs	r2, r2, #1
 8004e82:	3a01      	subs	r2, #1
 8004e84:	0652      	lsls	r2, r2, #25
 8004e86:	4311      	orrs	r1, r2
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	6852      	ldr	r2, [r2, #4]
 8004e8c:	3a01      	subs	r2, #1
 8004e8e:	0112      	lsls	r2, r2, #4
 8004e90:	430a      	orrs	r2, r1
 8004e92:	4916      	ldr	r1, [pc, #88]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004e98:	4b14      	ldr	r3, [pc, #80]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	4a13      	ldr	r2, [pc, #76]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004e9e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004ea2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ea4:	f7fc fa54 	bl	8001350 <HAL_GetTick>
 8004ea8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004eaa:	e009      	b.n	8004ec0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004eac:	f7fc fa50 	bl	8001350 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d902      	bls.n	8004ec0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	73fb      	strb	r3, [r7, #15]
          break;
 8004ebe:	e005      	b.n	8004ecc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d0ef      	beq.n	8004eac <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004ecc:	7bfb      	ldrb	r3, [r7, #15]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d106      	bne.n	8004ee0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004ed2:	4b06      	ldr	r3, [pc, #24]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004ed4:	691a      	ldr	r2, [r3, #16]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	699b      	ldr	r3, [r3, #24]
 8004eda:	4904      	ldr	r1, [pc, #16]	@ (8004eec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004edc:	4313      	orrs	r3, r2
 8004ede:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ee0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	3710      	adds	r7, #16
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	bd80      	pop	{r7, pc}
 8004eea:	bf00      	nop
 8004eec:	40021000 	.word	0x40021000
 8004ef0:	07ff800f 	.word	0x07ff800f
 8004ef4:	ff9f800f 	.word	0xff9f800f
 8004ef8:	f9ff800f 	.word	0xf9ff800f

08004efc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f06:	2300      	movs	r3, #0
 8004f08:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f0a:	4b72      	ldr	r3, [pc, #456]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	f003 0303 	and.w	r3, r3, #3
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00e      	beq.n	8004f34 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004f16:	4b6f      	ldr	r3, [pc, #444]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f18:	68db      	ldr	r3, [r3, #12]
 8004f1a:	f003 0203 	and.w	r2, r3, #3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d103      	bne.n	8004f2e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
       ||
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d142      	bne.n	8004fb4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
 8004f30:	73fb      	strb	r3, [r7, #15]
 8004f32:	e03f      	b.n	8004fb4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	2b03      	cmp	r3, #3
 8004f3a:	d018      	beq.n	8004f6e <RCCEx_PLLSAI2_Config+0x72>
 8004f3c:	2b03      	cmp	r3, #3
 8004f3e:	d825      	bhi.n	8004f8c <RCCEx_PLLSAI2_Config+0x90>
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d002      	beq.n	8004f4a <RCCEx_PLLSAI2_Config+0x4e>
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d009      	beq.n	8004f5c <RCCEx_PLLSAI2_Config+0x60>
 8004f48:	e020      	b.n	8004f8c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f4a:	4b62      	ldr	r3, [pc, #392]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d11d      	bne.n	8004f92 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f5a:	e01a      	b.n	8004f92 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f5c:	4b5d      	ldr	r3, [pc, #372]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d116      	bne.n	8004f96 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f6c:	e013      	b.n	8004f96 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f6e:	4b59      	ldr	r3, [pc, #356]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d10f      	bne.n	8004f9a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f7a:	4b56      	ldr	r3, [pc, #344]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d109      	bne.n	8004f9a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f8a:	e006      	b.n	8004f9a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004f8c:	2301      	movs	r3, #1
 8004f8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f90:	e004      	b.n	8004f9c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004f92:	bf00      	nop
 8004f94:	e002      	b.n	8004f9c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004f96:	bf00      	nop
 8004f98:	e000      	b.n	8004f9c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004f9a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f9c:	7bfb      	ldrb	r3, [r7, #15]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d108      	bne.n	8004fb4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004fa2:	4b4c      	ldr	r3, [pc, #304]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	f023 0203 	bic.w	r2, r3, #3
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4949      	ldr	r1, [pc, #292]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004fb4:	7bfb      	ldrb	r3, [r7, #15]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	f040 8086 	bne.w	80050c8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004fbc:	4b45      	ldr	r3, [pc, #276]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a44      	ldr	r2, [pc, #272]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fc2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fc6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fc8:	f7fc f9c2 	bl	8001350 <HAL_GetTick>
 8004fcc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fce:	e009      	b.n	8004fe4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fd0:	f7fc f9be 	bl	8001350 <HAL_GetTick>
 8004fd4:	4602      	mov	r2, r0
 8004fd6:	68bb      	ldr	r3, [r7, #8]
 8004fd8:	1ad3      	subs	r3, r2, r3
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	d902      	bls.n	8004fe4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004fde:	2303      	movs	r3, #3
 8004fe0:	73fb      	strb	r3, [r7, #15]
        break;
 8004fe2:	e005      	b.n	8004ff0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fe4:	4b3b      	ldr	r3, [pc, #236]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d1ef      	bne.n	8004fd0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004ff0:	7bfb      	ldrb	r3, [r7, #15]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d168      	bne.n	80050c8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d113      	bne.n	8005024 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004ffc:	4b35      	ldr	r3, [pc, #212]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ffe:	695a      	ldr	r2, [r3, #20]
 8005000:	4b35      	ldr	r3, [pc, #212]	@ (80050d8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005002:	4013      	ands	r3, r2
 8005004:	687a      	ldr	r2, [r7, #4]
 8005006:	6892      	ldr	r2, [r2, #8]
 8005008:	0211      	lsls	r1, r2, #8
 800500a:	687a      	ldr	r2, [r7, #4]
 800500c:	68d2      	ldr	r2, [r2, #12]
 800500e:	06d2      	lsls	r2, r2, #27
 8005010:	4311      	orrs	r1, r2
 8005012:	687a      	ldr	r2, [r7, #4]
 8005014:	6852      	ldr	r2, [r2, #4]
 8005016:	3a01      	subs	r2, #1
 8005018:	0112      	lsls	r2, r2, #4
 800501a:	430a      	orrs	r2, r1
 800501c:	492d      	ldr	r1, [pc, #180]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800501e:	4313      	orrs	r3, r2
 8005020:	614b      	str	r3, [r1, #20]
 8005022:	e02d      	b.n	8005080 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	2b01      	cmp	r3, #1
 8005028:	d115      	bne.n	8005056 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800502a:	4b2a      	ldr	r3, [pc, #168]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800502c:	695a      	ldr	r2, [r3, #20]
 800502e:	4b2b      	ldr	r3, [pc, #172]	@ (80050dc <RCCEx_PLLSAI2_Config+0x1e0>)
 8005030:	4013      	ands	r3, r2
 8005032:	687a      	ldr	r2, [r7, #4]
 8005034:	6892      	ldr	r2, [r2, #8]
 8005036:	0211      	lsls	r1, r2, #8
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	6912      	ldr	r2, [r2, #16]
 800503c:	0852      	lsrs	r2, r2, #1
 800503e:	3a01      	subs	r2, #1
 8005040:	0552      	lsls	r2, r2, #21
 8005042:	4311      	orrs	r1, r2
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	6852      	ldr	r2, [r2, #4]
 8005048:	3a01      	subs	r2, #1
 800504a:	0112      	lsls	r2, r2, #4
 800504c:	430a      	orrs	r2, r1
 800504e:	4921      	ldr	r1, [pc, #132]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005050:	4313      	orrs	r3, r2
 8005052:	614b      	str	r3, [r1, #20]
 8005054:	e014      	b.n	8005080 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005056:	4b1f      	ldr	r3, [pc, #124]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005058:	695a      	ldr	r2, [r3, #20]
 800505a:	4b21      	ldr	r3, [pc, #132]	@ (80050e0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800505c:	4013      	ands	r3, r2
 800505e:	687a      	ldr	r2, [r7, #4]
 8005060:	6892      	ldr	r2, [r2, #8]
 8005062:	0211      	lsls	r1, r2, #8
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	6952      	ldr	r2, [r2, #20]
 8005068:	0852      	lsrs	r2, r2, #1
 800506a:	3a01      	subs	r2, #1
 800506c:	0652      	lsls	r2, r2, #25
 800506e:	4311      	orrs	r1, r2
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	6852      	ldr	r2, [r2, #4]
 8005074:	3a01      	subs	r2, #1
 8005076:	0112      	lsls	r2, r2, #4
 8005078:	430a      	orrs	r2, r1
 800507a:	4916      	ldr	r1, [pc, #88]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800507c:	4313      	orrs	r3, r2
 800507e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005080:	4b14      	ldr	r3, [pc, #80]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	4a13      	ldr	r2, [pc, #76]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005086:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800508a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800508c:	f7fc f960 	bl	8001350 <HAL_GetTick>
 8005090:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005092:	e009      	b.n	80050a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005094:	f7fc f95c 	bl	8001350 <HAL_GetTick>
 8005098:	4602      	mov	r2, r0
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	1ad3      	subs	r3, r2, r3
 800509e:	2b02      	cmp	r3, #2
 80050a0:	d902      	bls.n	80050a8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80050a2:	2303      	movs	r3, #3
 80050a4:	73fb      	strb	r3, [r7, #15]
          break;
 80050a6:	e005      	b.n	80050b4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80050a8:	4b0a      	ldr	r3, [pc, #40]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d0ef      	beq.n	8005094 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80050b4:	7bfb      	ldrb	r3, [r7, #15]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d106      	bne.n	80050c8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80050ba:	4b06      	ldr	r3, [pc, #24]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80050bc:	695a      	ldr	r2, [r3, #20]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	699b      	ldr	r3, [r3, #24]
 80050c2:	4904      	ldr	r1, [pc, #16]	@ (80050d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80050c4:	4313      	orrs	r3, r2
 80050c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80050c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	40021000 	.word	0x40021000
 80050d8:	07ff800f 	.word	0x07ff800f
 80050dc:	ff9f800f 	.word	0xff9f800f
 80050e0:	f9ff800f 	.word	0xf9ff800f

080050e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e049      	b.n	800518a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d106      	bne.n	8005110 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f7fb ff20 	bl	8000f50 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2202      	movs	r2, #2
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3304      	adds	r3, #4
 8005120:	4619      	mov	r1, r3
 8005122:	4610      	mov	r0, r2
 8005124:	f000 fa9e 	bl	8005664 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2201      	movs	r2, #1
 800512c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2201      	movs	r2, #1
 8005134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2201      	movs	r2, #1
 8005144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3708      	adds	r7, #8
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}
	...

08005194 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005194:	b480      	push	{r7}
 8005196:	b085      	sub	sp, #20
 8005198:	af00      	add	r7, sp, #0
 800519a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b01      	cmp	r3, #1
 80051a6:	d001      	beq.n	80051ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e04f      	b.n	800524c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2202      	movs	r2, #2
 80051b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	68da      	ldr	r2, [r3, #12]
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f042 0201 	orr.w	r2, r2, #1
 80051c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a23      	ldr	r2, [pc, #140]	@ (8005258 <HAL_TIM_Base_Start_IT+0xc4>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d01d      	beq.n	800520a <HAL_TIM_Base_Start_IT+0x76>
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051d6:	d018      	beq.n	800520a <HAL_TIM_Base_Start_IT+0x76>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4a1f      	ldr	r2, [pc, #124]	@ (800525c <HAL_TIM_Base_Start_IT+0xc8>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d013      	beq.n	800520a <HAL_TIM_Base_Start_IT+0x76>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	4a1e      	ldr	r2, [pc, #120]	@ (8005260 <HAL_TIM_Base_Start_IT+0xcc>)
 80051e8:	4293      	cmp	r3, r2
 80051ea:	d00e      	beq.n	800520a <HAL_TIM_Base_Start_IT+0x76>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a1c      	ldr	r2, [pc, #112]	@ (8005264 <HAL_TIM_Base_Start_IT+0xd0>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d009      	beq.n	800520a <HAL_TIM_Base_Start_IT+0x76>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	4a1b      	ldr	r2, [pc, #108]	@ (8005268 <HAL_TIM_Base_Start_IT+0xd4>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d004      	beq.n	800520a <HAL_TIM_Base_Start_IT+0x76>
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	4a19      	ldr	r2, [pc, #100]	@ (800526c <HAL_TIM_Base_Start_IT+0xd8>)
 8005206:	4293      	cmp	r3, r2
 8005208:	d115      	bne.n	8005236 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	689a      	ldr	r2, [r3, #8]
 8005210:	4b17      	ldr	r3, [pc, #92]	@ (8005270 <HAL_TIM_Base_Start_IT+0xdc>)
 8005212:	4013      	ands	r3, r2
 8005214:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2b06      	cmp	r3, #6
 800521a:	d015      	beq.n	8005248 <HAL_TIM_Base_Start_IT+0xb4>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005222:	d011      	beq.n	8005248 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	681a      	ldr	r2, [r3, #0]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f042 0201 	orr.w	r2, r2, #1
 8005232:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005234:	e008      	b.n	8005248 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681a      	ldr	r2, [r3, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f042 0201 	orr.w	r2, r2, #1
 8005244:	601a      	str	r2, [r3, #0]
 8005246:	e000      	b.n	800524a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005248:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800524a:	2300      	movs	r3, #0
}
 800524c:	4618      	mov	r0, r3
 800524e:	3714      	adds	r7, #20
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr
 8005258:	40012c00 	.word	0x40012c00
 800525c:	40000400 	.word	0x40000400
 8005260:	40000800 	.word	0x40000800
 8005264:	40000c00 	.word	0x40000c00
 8005268:	40013400 	.word	0x40013400
 800526c:	40014000 	.word	0x40014000
 8005270:	00010007 	.word	0x00010007

08005274 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	691b      	ldr	r3, [r3, #16]
 800528a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	f003 0302 	and.w	r3, r3, #2
 8005292:	2b00      	cmp	r3, #0
 8005294:	d020      	beq.n	80052d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f003 0302 	and.w	r3, r3, #2
 800529c:	2b00      	cmp	r3, #0
 800529e:	d01b      	beq.n	80052d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f06f 0202 	mvn.w	r2, #2
 80052a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2201      	movs	r2, #1
 80052ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	699b      	ldr	r3, [r3, #24]
 80052b6:	f003 0303 	and.w	r3, r3, #3
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d003      	beq.n	80052c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f9b2 	bl	8005628 <HAL_TIM_IC_CaptureCallback>
 80052c4:	e005      	b.n	80052d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 f9a4 	bl	8005614 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f000 f9b5 	bl	800563c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052d8:	68bb      	ldr	r3, [r7, #8]
 80052da:	f003 0304 	and.w	r3, r3, #4
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d020      	beq.n	8005324 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	f003 0304 	and.w	r3, r3, #4
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d01b      	beq.n	8005324 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f06f 0204 	mvn.w	r2, #4
 80052f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2202      	movs	r2, #2
 80052fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	699b      	ldr	r3, [r3, #24]
 8005302:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005306:	2b00      	cmp	r3, #0
 8005308:	d003      	beq.n	8005312 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f98c 	bl	8005628 <HAL_TIM_IC_CaptureCallback>
 8005310:	e005      	b.n	800531e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 f97e 	bl	8005614 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f000 f98f 	bl	800563c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005324:	68bb      	ldr	r3, [r7, #8]
 8005326:	f003 0308 	and.w	r3, r3, #8
 800532a:	2b00      	cmp	r3, #0
 800532c:	d020      	beq.n	8005370 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	f003 0308 	and.w	r3, r3, #8
 8005334:	2b00      	cmp	r3, #0
 8005336:	d01b      	beq.n	8005370 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f06f 0208 	mvn.w	r2, #8
 8005340:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2204      	movs	r2, #4
 8005346:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	69db      	ldr	r3, [r3, #28]
 800534e:	f003 0303 	and.w	r3, r3, #3
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 f966 	bl	8005628 <HAL_TIM_IC_CaptureCallback>
 800535c:	e005      	b.n	800536a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 f958 	bl	8005614 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 f969 	bl	800563c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	2200      	movs	r2, #0
 800536e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	f003 0310 	and.w	r3, r3, #16
 8005376:	2b00      	cmp	r3, #0
 8005378:	d020      	beq.n	80053bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	f003 0310 	and.w	r3, r3, #16
 8005380:	2b00      	cmp	r3, #0
 8005382:	d01b      	beq.n	80053bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	f06f 0210 	mvn.w	r2, #16
 800538c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2208      	movs	r2, #8
 8005392:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	69db      	ldr	r3, [r3, #28]
 800539a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d003      	beq.n	80053aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f940 	bl	8005628 <HAL_TIM_IC_CaptureCallback>
 80053a8:	e005      	b.n	80053b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f000 f932 	bl	8005614 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f000 f943 	bl	800563c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00c      	beq.n	80053e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f003 0301 	and.w	r3, r3, #1
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d007      	beq.n	80053e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f06f 0201 	mvn.w	r2, #1
 80053d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f7fb fc1c 	bl	8000c18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053e0:	68bb      	ldr	r3, [r7, #8]
 80053e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d104      	bne.n	80053f4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d00c      	beq.n	800540e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d007      	beq.n	800540e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005406:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005408:	6878      	ldr	r0, [r7, #4]
 800540a:	f000 fafd 	bl	8005a08 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005414:	2b00      	cmp	r3, #0
 8005416:	d00c      	beq.n	8005432 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800541e:	2b00      	cmp	r3, #0
 8005420:	d007      	beq.n	8005432 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800542a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 faf5 	bl	8005a1c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005438:	2b00      	cmp	r3, #0
 800543a:	d00c      	beq.n	8005456 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005442:	2b00      	cmp	r3, #0
 8005444:	d007      	beq.n	8005456 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800544e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005450:	6878      	ldr	r0, [r7, #4]
 8005452:	f000 f8fd 	bl	8005650 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	f003 0320 	and.w	r3, r3, #32
 800545c:	2b00      	cmp	r3, #0
 800545e:	d00c      	beq.n	800547a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f003 0320 	and.w	r3, r3, #32
 8005466:	2b00      	cmp	r3, #0
 8005468:	d007      	beq.n	800547a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f06f 0220 	mvn.w	r2, #32
 8005472:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 fabd 	bl	80059f4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800547a:	bf00      	nop
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}

08005482 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005482:	b580      	push	{r7, lr}
 8005484:	b084      	sub	sp, #16
 8005486:	af00      	add	r7, sp, #0
 8005488:	6078      	str	r0, [r7, #4]
 800548a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800548c:	2300      	movs	r3, #0
 800548e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005496:	2b01      	cmp	r3, #1
 8005498:	d101      	bne.n	800549e <HAL_TIM_ConfigClockSource+0x1c>
 800549a:	2302      	movs	r3, #2
 800549c:	e0b6      	b.n	800560c <HAL_TIM_ConfigClockSource+0x18a>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	2201      	movs	r2, #1
 80054a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2202      	movs	r2, #2
 80054aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80054bc:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80054c0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80054c8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054da:	d03e      	beq.n	800555a <HAL_TIM_ConfigClockSource+0xd8>
 80054dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054e0:	f200 8087 	bhi.w	80055f2 <HAL_TIM_ConfigClockSource+0x170>
 80054e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054e8:	f000 8086 	beq.w	80055f8 <HAL_TIM_ConfigClockSource+0x176>
 80054ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054f0:	d87f      	bhi.n	80055f2 <HAL_TIM_ConfigClockSource+0x170>
 80054f2:	2b70      	cmp	r3, #112	@ 0x70
 80054f4:	d01a      	beq.n	800552c <HAL_TIM_ConfigClockSource+0xaa>
 80054f6:	2b70      	cmp	r3, #112	@ 0x70
 80054f8:	d87b      	bhi.n	80055f2 <HAL_TIM_ConfigClockSource+0x170>
 80054fa:	2b60      	cmp	r3, #96	@ 0x60
 80054fc:	d050      	beq.n	80055a0 <HAL_TIM_ConfigClockSource+0x11e>
 80054fe:	2b60      	cmp	r3, #96	@ 0x60
 8005500:	d877      	bhi.n	80055f2 <HAL_TIM_ConfigClockSource+0x170>
 8005502:	2b50      	cmp	r3, #80	@ 0x50
 8005504:	d03c      	beq.n	8005580 <HAL_TIM_ConfigClockSource+0xfe>
 8005506:	2b50      	cmp	r3, #80	@ 0x50
 8005508:	d873      	bhi.n	80055f2 <HAL_TIM_ConfigClockSource+0x170>
 800550a:	2b40      	cmp	r3, #64	@ 0x40
 800550c:	d058      	beq.n	80055c0 <HAL_TIM_ConfigClockSource+0x13e>
 800550e:	2b40      	cmp	r3, #64	@ 0x40
 8005510:	d86f      	bhi.n	80055f2 <HAL_TIM_ConfigClockSource+0x170>
 8005512:	2b30      	cmp	r3, #48	@ 0x30
 8005514:	d064      	beq.n	80055e0 <HAL_TIM_ConfigClockSource+0x15e>
 8005516:	2b30      	cmp	r3, #48	@ 0x30
 8005518:	d86b      	bhi.n	80055f2 <HAL_TIM_ConfigClockSource+0x170>
 800551a:	2b20      	cmp	r3, #32
 800551c:	d060      	beq.n	80055e0 <HAL_TIM_ConfigClockSource+0x15e>
 800551e:	2b20      	cmp	r3, #32
 8005520:	d867      	bhi.n	80055f2 <HAL_TIM_ConfigClockSource+0x170>
 8005522:	2b00      	cmp	r3, #0
 8005524:	d05c      	beq.n	80055e0 <HAL_TIM_ConfigClockSource+0x15e>
 8005526:	2b10      	cmp	r3, #16
 8005528:	d05a      	beq.n	80055e0 <HAL_TIM_ConfigClockSource+0x15e>
 800552a:	e062      	b.n	80055f2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800553c:	f000 f9b2 	bl	80058a4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800554e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68ba      	ldr	r2, [r7, #8]
 8005556:	609a      	str	r2, [r3, #8]
      break;
 8005558:	e04f      	b.n	80055fa <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800556a:	f000 f99b 	bl	80058a4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	689a      	ldr	r2, [r3, #8]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800557c:	609a      	str	r2, [r3, #8]
      break;
 800557e:	e03c      	b.n	80055fa <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800558c:	461a      	mov	r2, r3
 800558e:	f000 f90f 	bl	80057b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2150      	movs	r1, #80	@ 0x50
 8005598:	4618      	mov	r0, r3
 800559a:	f000 f968 	bl	800586e <TIM_ITRx_SetConfig>
      break;
 800559e:	e02c      	b.n	80055fa <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80055ac:	461a      	mov	r2, r3
 80055ae:	f000 f92e 	bl	800580e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	2160      	movs	r1, #96	@ 0x60
 80055b8:	4618      	mov	r0, r3
 80055ba:	f000 f958 	bl	800586e <TIM_ITRx_SetConfig>
      break;
 80055be:	e01c      	b.n	80055fa <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80055c8:	683b      	ldr	r3, [r7, #0]
 80055ca:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80055cc:	461a      	mov	r2, r3
 80055ce:	f000 f8ef 	bl	80057b0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2140      	movs	r1, #64	@ 0x40
 80055d8:	4618      	mov	r0, r3
 80055da:	f000 f948 	bl	800586e <TIM_ITRx_SetConfig>
      break;
 80055de:	e00c      	b.n	80055fa <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4619      	mov	r1, r3
 80055ea:	4610      	mov	r0, r2
 80055ec:	f000 f93f 	bl	800586e <TIM_ITRx_SetConfig>
      break;
 80055f0:	e003      	b.n	80055fa <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80055f2:	2301      	movs	r3, #1
 80055f4:	73fb      	strb	r3, [r7, #15]
      break;
 80055f6:	e000      	b.n	80055fa <HAL_TIM_ConfigClockSource+0x178>
      break;
 80055f8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	2201      	movs	r2, #1
 80055fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2200      	movs	r2, #0
 8005606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800560a:	7bfb      	ldrb	r3, [r7, #15]
}
 800560c:	4618      	mov	r0, r3
 800560e:	3710      	adds	r7, #16
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}

08005614 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005614:	b480      	push	{r7}
 8005616:	b083      	sub	sp, #12
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800561c:	bf00      	nop
 800561e:	370c      	adds	r7, #12
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005628:	b480      	push	{r7}
 800562a:	b083      	sub	sp, #12
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005630:	bf00      	nop
 8005632:	370c      	adds	r7, #12
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005644:	bf00      	nop
 8005646:	370c      	adds	r7, #12
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005650:	b480      	push	{r7}
 8005652:	b083      	sub	sp, #12
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005658:	bf00      	nop
 800565a:	370c      	adds	r7, #12
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	4a46      	ldr	r2, [pc, #280]	@ (8005790 <TIM_Base_SetConfig+0x12c>)
 8005678:	4293      	cmp	r3, r2
 800567a:	d013      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005682:	d00f      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	4a43      	ldr	r2, [pc, #268]	@ (8005794 <TIM_Base_SetConfig+0x130>)
 8005688:	4293      	cmp	r3, r2
 800568a:	d00b      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a42      	ldr	r2, [pc, #264]	@ (8005798 <TIM_Base_SetConfig+0x134>)
 8005690:	4293      	cmp	r3, r2
 8005692:	d007      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	4a41      	ldr	r2, [pc, #260]	@ (800579c <TIM_Base_SetConfig+0x138>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d003      	beq.n	80056a4 <TIM_Base_SetConfig+0x40>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	4a40      	ldr	r2, [pc, #256]	@ (80057a0 <TIM_Base_SetConfig+0x13c>)
 80056a0:	4293      	cmp	r3, r2
 80056a2:	d108      	bne.n	80056b6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	68fa      	ldr	r2, [r7, #12]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	4a35      	ldr	r2, [pc, #212]	@ (8005790 <TIM_Base_SetConfig+0x12c>)
 80056ba:	4293      	cmp	r3, r2
 80056bc:	d01f      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056c4:	d01b      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	4a32      	ldr	r2, [pc, #200]	@ (8005794 <TIM_Base_SetConfig+0x130>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d017      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	4a31      	ldr	r2, [pc, #196]	@ (8005798 <TIM_Base_SetConfig+0x134>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d013      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	4a30      	ldr	r2, [pc, #192]	@ (800579c <TIM_Base_SetConfig+0x138>)
 80056da:	4293      	cmp	r3, r2
 80056dc:	d00f      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	4a2f      	ldr	r2, [pc, #188]	@ (80057a0 <TIM_Base_SetConfig+0x13c>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d00b      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	4a2e      	ldr	r2, [pc, #184]	@ (80057a4 <TIM_Base_SetConfig+0x140>)
 80056ea:	4293      	cmp	r3, r2
 80056ec:	d007      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	4a2d      	ldr	r2, [pc, #180]	@ (80057a8 <TIM_Base_SetConfig+0x144>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d003      	beq.n	80056fe <TIM_Base_SetConfig+0x9a>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	4a2c      	ldr	r2, [pc, #176]	@ (80057ac <TIM_Base_SetConfig+0x148>)
 80056fa:	4293      	cmp	r3, r2
 80056fc:	d108      	bne.n	8005710 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005704:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	68db      	ldr	r3, [r3, #12]
 800570a:	68fa      	ldr	r2, [r7, #12]
 800570c:	4313      	orrs	r3, r2
 800570e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	695b      	ldr	r3, [r3, #20]
 800571a:	4313      	orrs	r3, r2
 800571c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	689a      	ldr	r2, [r3, #8]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4a16      	ldr	r2, [pc, #88]	@ (8005790 <TIM_Base_SetConfig+0x12c>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d00f      	beq.n	800575c <TIM_Base_SetConfig+0xf8>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	4a18      	ldr	r2, [pc, #96]	@ (80057a0 <TIM_Base_SetConfig+0x13c>)
 8005740:	4293      	cmp	r3, r2
 8005742:	d00b      	beq.n	800575c <TIM_Base_SetConfig+0xf8>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	4a17      	ldr	r2, [pc, #92]	@ (80057a4 <TIM_Base_SetConfig+0x140>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d007      	beq.n	800575c <TIM_Base_SetConfig+0xf8>
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a16      	ldr	r2, [pc, #88]	@ (80057a8 <TIM_Base_SetConfig+0x144>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d003      	beq.n	800575c <TIM_Base_SetConfig+0xf8>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	4a15      	ldr	r2, [pc, #84]	@ (80057ac <TIM_Base_SetConfig+0x148>)
 8005758:	4293      	cmp	r3, r2
 800575a:	d103      	bne.n	8005764 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	691a      	ldr	r2, [r3, #16]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2201      	movs	r2, #1
 8005768:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b01      	cmp	r3, #1
 8005774:	d105      	bne.n	8005782 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	f023 0201 	bic.w	r2, r3, #1
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	611a      	str	r2, [r3, #16]
  }
}
 8005782:	bf00      	nop
 8005784:	3714      	adds	r7, #20
 8005786:	46bd      	mov	sp, r7
 8005788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578c:	4770      	bx	lr
 800578e:	bf00      	nop
 8005790:	40012c00 	.word	0x40012c00
 8005794:	40000400 	.word	0x40000400
 8005798:	40000800 	.word	0x40000800
 800579c:	40000c00 	.word	0x40000c00
 80057a0:	40013400 	.word	0x40013400
 80057a4:	40014000 	.word	0x40014000
 80057a8:	40014400 	.word	0x40014400
 80057ac:	40014800 	.word	0x40014800

080057b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80057b0:	b480      	push	{r7}
 80057b2:	b087      	sub	sp, #28
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	6a1b      	ldr	r3, [r3, #32]
 80057c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	6a1b      	ldr	r3, [r3, #32]
 80057c6:	f023 0201 	bic.w	r2, r3, #1
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	699b      	ldr	r3, [r3, #24]
 80057d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	011b      	lsls	r3, r3, #4
 80057e0:	693a      	ldr	r2, [r7, #16]
 80057e2:	4313      	orrs	r3, r2
 80057e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	f023 030a 	bic.w	r3, r3, #10
 80057ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80057ee:	697a      	ldr	r2, [r7, #20]
 80057f0:	68bb      	ldr	r3, [r7, #8]
 80057f2:	4313      	orrs	r3, r2
 80057f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	693a      	ldr	r2, [r7, #16]
 80057fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	697a      	ldr	r2, [r7, #20]
 8005800:	621a      	str	r2, [r3, #32]
}
 8005802:	bf00      	nop
 8005804:	371c      	adds	r7, #28
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr

0800580e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800580e:	b480      	push	{r7}
 8005810:	b087      	sub	sp, #28
 8005812:	af00      	add	r7, sp, #0
 8005814:	60f8      	str	r0, [r7, #12]
 8005816:	60b9      	str	r1, [r7, #8]
 8005818:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	6a1b      	ldr	r3, [r3, #32]
 800581e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6a1b      	ldr	r3, [r3, #32]
 8005824:	f023 0210 	bic.w	r2, r3, #16
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005838:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	031b      	lsls	r3, r3, #12
 800583e:	693a      	ldr	r2, [r7, #16]
 8005840:	4313      	orrs	r3, r2
 8005842:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800584a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800584c:	68bb      	ldr	r3, [r7, #8]
 800584e:	011b      	lsls	r3, r3, #4
 8005850:	697a      	ldr	r2, [r7, #20]
 8005852:	4313      	orrs	r3, r2
 8005854:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	693a      	ldr	r2, [r7, #16]
 800585a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	697a      	ldr	r2, [r7, #20]
 8005860:	621a      	str	r2, [r3, #32]
}
 8005862:	bf00      	nop
 8005864:	371c      	adds	r7, #28
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr

0800586e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800586e:	b480      	push	{r7}
 8005870:	b085      	sub	sp, #20
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
 8005876:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005884:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005886:	683a      	ldr	r2, [r7, #0]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	4313      	orrs	r3, r2
 800588c:	f043 0307 	orr.w	r3, r3, #7
 8005890:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	68fa      	ldr	r2, [r7, #12]
 8005896:	609a      	str	r2, [r3, #8]
}
 8005898:	bf00      	nop
 800589a:	3714      	adds	r7, #20
 800589c:	46bd      	mov	sp, r7
 800589e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a2:	4770      	bx	lr

080058a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b087      	sub	sp, #28
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	60f8      	str	r0, [r7, #12]
 80058ac:	60b9      	str	r1, [r7, #8]
 80058ae:	607a      	str	r2, [r7, #4]
 80058b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	021a      	lsls	r2, r3, #8
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	431a      	orrs	r2, r3
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	4313      	orrs	r3, r2
 80058cc:	697a      	ldr	r2, [r7, #20]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	609a      	str	r2, [r3, #8]
}
 80058d8:	bf00      	nop
 80058da:	371c      	adds	r7, #28
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr

080058e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b085      	sub	sp, #20
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d101      	bne.n	80058fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058f8:	2302      	movs	r3, #2
 80058fa:	e068      	b.n	80059ce <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2201      	movs	r2, #1
 8005900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a2e      	ldr	r2, [pc, #184]	@ (80059dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d004      	beq.n	8005930 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a2d      	ldr	r2, [pc, #180]	@ (80059e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d108      	bne.n	8005942 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005936:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005938:	683b      	ldr	r3, [r7, #0]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	68fa      	ldr	r2, [r7, #12]
 800593e:	4313      	orrs	r3, r2
 8005940:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005948:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68fa      	ldr	r2, [r7, #12]
 8005950:	4313      	orrs	r3, r2
 8005952:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	68fa      	ldr	r2, [r7, #12]
 800595a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	4a1e      	ldr	r2, [pc, #120]	@ (80059dc <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d01d      	beq.n	80059a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800596e:	d018      	beq.n	80059a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a1b      	ldr	r2, [pc, #108]	@ (80059e4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d013      	beq.n	80059a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a1a      	ldr	r2, [pc, #104]	@ (80059e8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d00e      	beq.n	80059a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a18      	ldr	r2, [pc, #96]	@ (80059ec <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800598a:	4293      	cmp	r3, r2
 800598c:	d009      	beq.n	80059a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a13      	ldr	r2, [pc, #76]	@ (80059e0 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d004      	beq.n	80059a2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a14      	ldr	r2, [pc, #80]	@ (80059f0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d10c      	bne.n	80059bc <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80059a2:	68bb      	ldr	r3, [r7, #8]
 80059a4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80059a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	68ba      	ldr	r2, [r7, #8]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2201      	movs	r2, #1
 80059c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	2200      	movs	r2, #0
 80059c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3714      	adds	r7, #20
 80059d2:	46bd      	mov	sp, r7
 80059d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d8:	4770      	bx	lr
 80059da:	bf00      	nop
 80059dc:	40012c00 	.word	0x40012c00
 80059e0:	40013400 	.word	0x40013400
 80059e4:	40000400 	.word	0x40000400
 80059e8:	40000800 	.word	0x40000800
 80059ec:	40000c00 	.word	0x40000c00
 80059f0:	40014000 	.word	0x40014000

080059f4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80059f4:	b480      	push	{r7}
 80059f6:	b083      	sub	sp, #12
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b083      	sub	sp, #12
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005a10:	bf00      	nop
 8005a12:	370c      	adds	r7, #12
 8005a14:	46bd      	mov	sp, r7
 8005a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1a:	4770      	bx	lr

08005a1c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b083      	sub	sp, #12
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005a24:	bf00      	nop
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d101      	bne.n	8005a42 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a3e:	2301      	movs	r3, #1
 8005a40:	e042      	b.n	8005ac8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d106      	bne.n	8005a5a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f7fb f9d5 	bl	8000e04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2224      	movs	r2, #36	@ 0x24
 8005a5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	681a      	ldr	r2, [r3, #0]
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f022 0201 	bic.w	r2, r2, #1
 8005a70:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d002      	beq.n	8005a80 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 fb24 	bl	80060c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 f825 	bl	8005ad0 <UART_SetConfig>
 8005a86:	4603      	mov	r3, r0
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d101      	bne.n	8005a90 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e01b      	b.n	8005ac8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	685a      	ldr	r2, [r3, #4]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005a9e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	689a      	ldr	r2, [r3, #8]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005aae:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0201 	orr.w	r2, r2, #1
 8005abe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f000 fba3 	bl	800620c <UART_CheckIdleState>
 8005ac6:	4603      	mov	r3, r0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	3708      	adds	r7, #8
 8005acc:	46bd      	mov	sp, r7
 8005ace:	bd80      	pop	{r7, pc}

08005ad0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005ad0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ad4:	b08c      	sub	sp, #48	@ 0x30
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005ada:	2300      	movs	r3, #0
 8005adc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005ae0:	697b      	ldr	r3, [r7, #20]
 8005ae2:	689a      	ldr	r2, [r3, #8]
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	691b      	ldr	r3, [r3, #16]
 8005ae8:	431a      	orrs	r2, r3
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	431a      	orrs	r2, r3
 8005af0:	697b      	ldr	r3, [r7, #20]
 8005af2:	69db      	ldr	r3, [r3, #28]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	4baa      	ldr	r3, [pc, #680]	@ (8005da8 <UART_SetConfig+0x2d8>)
 8005b00:	4013      	ands	r3, r2
 8005b02:	697a      	ldr	r2, [r7, #20]
 8005b04:	6812      	ldr	r2, [r2, #0]
 8005b06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b08:	430b      	orrs	r3, r1
 8005b0a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b0c:	697b      	ldr	r3, [r7, #20]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	68da      	ldr	r2, [r3, #12]
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	699b      	ldr	r3, [r3, #24]
 8005b26:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005b28:	697b      	ldr	r3, [r7, #20]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a9f      	ldr	r2, [pc, #636]	@ (8005dac <UART_SetConfig+0x2dc>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d004      	beq.n	8005b3c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	6a1b      	ldr	r3, [r3, #32]
 8005b36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005b3c:	697b      	ldr	r3, [r7, #20]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005b46:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005b4a:	697a      	ldr	r2, [r7, #20]
 8005b4c:	6812      	ldr	r2, [r2, #0]
 8005b4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005b50:	430b      	orrs	r3, r1
 8005b52:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005b54:	697b      	ldr	r3, [r7, #20]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5a:	f023 010f 	bic.w	r1, r3, #15
 8005b5e:	697b      	ldr	r3, [r7, #20]
 8005b60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b62:	697b      	ldr	r3, [r7, #20]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	4a90      	ldr	r2, [pc, #576]	@ (8005db0 <UART_SetConfig+0x2e0>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d125      	bne.n	8005bc0 <UART_SetConfig+0xf0>
 8005b74:	4b8f      	ldr	r3, [pc, #572]	@ (8005db4 <UART_SetConfig+0x2e4>)
 8005b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b7a:	f003 0303 	and.w	r3, r3, #3
 8005b7e:	2b03      	cmp	r3, #3
 8005b80:	d81a      	bhi.n	8005bb8 <UART_SetConfig+0xe8>
 8005b82:	a201      	add	r2, pc, #4	@ (adr r2, 8005b88 <UART_SetConfig+0xb8>)
 8005b84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b88:	08005b99 	.word	0x08005b99
 8005b8c:	08005ba9 	.word	0x08005ba9
 8005b90:	08005ba1 	.word	0x08005ba1
 8005b94:	08005bb1 	.word	0x08005bb1
 8005b98:	2301      	movs	r3, #1
 8005b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005b9e:	e116      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005ba0:	2302      	movs	r3, #2
 8005ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ba6:	e112      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005ba8:	2304      	movs	r3, #4
 8005baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bae:	e10e      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005bb0:	2308      	movs	r3, #8
 8005bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bb6:	e10a      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005bb8:	2310      	movs	r3, #16
 8005bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005bbe:	e106      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a7c      	ldr	r2, [pc, #496]	@ (8005db8 <UART_SetConfig+0x2e8>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d138      	bne.n	8005c3c <UART_SetConfig+0x16c>
 8005bca:	4b7a      	ldr	r3, [pc, #488]	@ (8005db4 <UART_SetConfig+0x2e4>)
 8005bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bd0:	f003 030c 	and.w	r3, r3, #12
 8005bd4:	2b0c      	cmp	r3, #12
 8005bd6:	d82d      	bhi.n	8005c34 <UART_SetConfig+0x164>
 8005bd8:	a201      	add	r2, pc, #4	@ (adr r2, 8005be0 <UART_SetConfig+0x110>)
 8005bda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bde:	bf00      	nop
 8005be0:	08005c15 	.word	0x08005c15
 8005be4:	08005c35 	.word	0x08005c35
 8005be8:	08005c35 	.word	0x08005c35
 8005bec:	08005c35 	.word	0x08005c35
 8005bf0:	08005c25 	.word	0x08005c25
 8005bf4:	08005c35 	.word	0x08005c35
 8005bf8:	08005c35 	.word	0x08005c35
 8005bfc:	08005c35 	.word	0x08005c35
 8005c00:	08005c1d 	.word	0x08005c1d
 8005c04:	08005c35 	.word	0x08005c35
 8005c08:	08005c35 	.word	0x08005c35
 8005c0c:	08005c35 	.word	0x08005c35
 8005c10:	08005c2d 	.word	0x08005c2d
 8005c14:	2300      	movs	r3, #0
 8005c16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c1a:	e0d8      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c1c:	2302      	movs	r3, #2
 8005c1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c22:	e0d4      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c24:	2304      	movs	r3, #4
 8005c26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c2a:	e0d0      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c2c:	2308      	movs	r3, #8
 8005c2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c32:	e0cc      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c34:	2310      	movs	r3, #16
 8005c36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c3a:	e0c8      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	4a5e      	ldr	r2, [pc, #376]	@ (8005dbc <UART_SetConfig+0x2ec>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d125      	bne.n	8005c92 <UART_SetConfig+0x1c2>
 8005c46:	4b5b      	ldr	r3, [pc, #364]	@ (8005db4 <UART_SetConfig+0x2e4>)
 8005c48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c4c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c50:	2b30      	cmp	r3, #48	@ 0x30
 8005c52:	d016      	beq.n	8005c82 <UART_SetConfig+0x1b2>
 8005c54:	2b30      	cmp	r3, #48	@ 0x30
 8005c56:	d818      	bhi.n	8005c8a <UART_SetConfig+0x1ba>
 8005c58:	2b20      	cmp	r3, #32
 8005c5a:	d00a      	beq.n	8005c72 <UART_SetConfig+0x1a2>
 8005c5c:	2b20      	cmp	r3, #32
 8005c5e:	d814      	bhi.n	8005c8a <UART_SetConfig+0x1ba>
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d002      	beq.n	8005c6a <UART_SetConfig+0x19a>
 8005c64:	2b10      	cmp	r3, #16
 8005c66:	d008      	beq.n	8005c7a <UART_SetConfig+0x1aa>
 8005c68:	e00f      	b.n	8005c8a <UART_SetConfig+0x1ba>
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c70:	e0ad      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c72:	2302      	movs	r3, #2
 8005c74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c78:	e0a9      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c7a:	2304      	movs	r3, #4
 8005c7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c80:	e0a5      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c82:	2308      	movs	r3, #8
 8005c84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c88:	e0a1      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c8a:	2310      	movs	r3, #16
 8005c8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005c90:	e09d      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a4a      	ldr	r2, [pc, #296]	@ (8005dc0 <UART_SetConfig+0x2f0>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d125      	bne.n	8005ce8 <UART_SetConfig+0x218>
 8005c9c:	4b45      	ldr	r3, [pc, #276]	@ (8005db4 <UART_SetConfig+0x2e4>)
 8005c9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ca2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005ca6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ca8:	d016      	beq.n	8005cd8 <UART_SetConfig+0x208>
 8005caa:	2bc0      	cmp	r3, #192	@ 0xc0
 8005cac:	d818      	bhi.n	8005ce0 <UART_SetConfig+0x210>
 8005cae:	2b80      	cmp	r3, #128	@ 0x80
 8005cb0:	d00a      	beq.n	8005cc8 <UART_SetConfig+0x1f8>
 8005cb2:	2b80      	cmp	r3, #128	@ 0x80
 8005cb4:	d814      	bhi.n	8005ce0 <UART_SetConfig+0x210>
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d002      	beq.n	8005cc0 <UART_SetConfig+0x1f0>
 8005cba:	2b40      	cmp	r3, #64	@ 0x40
 8005cbc:	d008      	beq.n	8005cd0 <UART_SetConfig+0x200>
 8005cbe:	e00f      	b.n	8005ce0 <UART_SetConfig+0x210>
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cc6:	e082      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005cc8:	2302      	movs	r3, #2
 8005cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cce:	e07e      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005cd0:	2304      	movs	r3, #4
 8005cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cd6:	e07a      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005cd8:	2308      	movs	r3, #8
 8005cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005cde:	e076      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005ce0:	2310      	movs	r3, #16
 8005ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ce6:	e072      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	4a35      	ldr	r2, [pc, #212]	@ (8005dc4 <UART_SetConfig+0x2f4>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d12a      	bne.n	8005d48 <UART_SetConfig+0x278>
 8005cf2:	4b30      	ldr	r3, [pc, #192]	@ (8005db4 <UART_SetConfig+0x2e4>)
 8005cf4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cf8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005cfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d00:	d01a      	beq.n	8005d38 <UART_SetConfig+0x268>
 8005d02:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d06:	d81b      	bhi.n	8005d40 <UART_SetConfig+0x270>
 8005d08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d0c:	d00c      	beq.n	8005d28 <UART_SetConfig+0x258>
 8005d0e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d12:	d815      	bhi.n	8005d40 <UART_SetConfig+0x270>
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d003      	beq.n	8005d20 <UART_SetConfig+0x250>
 8005d18:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d1c:	d008      	beq.n	8005d30 <UART_SetConfig+0x260>
 8005d1e:	e00f      	b.n	8005d40 <UART_SetConfig+0x270>
 8005d20:	2300      	movs	r3, #0
 8005d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d26:	e052      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005d28:	2302      	movs	r3, #2
 8005d2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d2e:	e04e      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005d30:	2304      	movs	r3, #4
 8005d32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d36:	e04a      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005d38:	2308      	movs	r3, #8
 8005d3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d3e:	e046      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005d40:	2310      	movs	r3, #16
 8005d42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d46:	e042      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a17      	ldr	r2, [pc, #92]	@ (8005dac <UART_SetConfig+0x2dc>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d13a      	bne.n	8005dc8 <UART_SetConfig+0x2f8>
 8005d52:	4b18      	ldr	r3, [pc, #96]	@ (8005db4 <UART_SetConfig+0x2e4>)
 8005d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d58:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005d5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d60:	d01a      	beq.n	8005d98 <UART_SetConfig+0x2c8>
 8005d62:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005d66:	d81b      	bhi.n	8005da0 <UART_SetConfig+0x2d0>
 8005d68:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d6c:	d00c      	beq.n	8005d88 <UART_SetConfig+0x2b8>
 8005d6e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005d72:	d815      	bhi.n	8005da0 <UART_SetConfig+0x2d0>
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d003      	beq.n	8005d80 <UART_SetConfig+0x2b0>
 8005d78:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d7c:	d008      	beq.n	8005d90 <UART_SetConfig+0x2c0>
 8005d7e:	e00f      	b.n	8005da0 <UART_SetConfig+0x2d0>
 8005d80:	2300      	movs	r3, #0
 8005d82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d86:	e022      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005d88:	2302      	movs	r3, #2
 8005d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d8e:	e01e      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005d90:	2304      	movs	r3, #4
 8005d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d96:	e01a      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005d98:	2308      	movs	r3, #8
 8005d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005d9e:	e016      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005da0:	2310      	movs	r3, #16
 8005da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005da6:	e012      	b.n	8005dce <UART_SetConfig+0x2fe>
 8005da8:	cfff69f3 	.word	0xcfff69f3
 8005dac:	40008000 	.word	0x40008000
 8005db0:	40013800 	.word	0x40013800
 8005db4:	40021000 	.word	0x40021000
 8005db8:	40004400 	.word	0x40004400
 8005dbc:	40004800 	.word	0x40004800
 8005dc0:	40004c00 	.word	0x40004c00
 8005dc4:	40005000 	.word	0x40005000
 8005dc8:	2310      	movs	r3, #16
 8005dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005dce:	697b      	ldr	r3, [r7, #20]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	4aae      	ldr	r2, [pc, #696]	@ (800608c <UART_SetConfig+0x5bc>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	f040 8097 	bne.w	8005f08 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005dda:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005dde:	2b08      	cmp	r3, #8
 8005de0:	d823      	bhi.n	8005e2a <UART_SetConfig+0x35a>
 8005de2:	a201      	add	r2, pc, #4	@ (adr r2, 8005de8 <UART_SetConfig+0x318>)
 8005de4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de8:	08005e0d 	.word	0x08005e0d
 8005dec:	08005e2b 	.word	0x08005e2b
 8005df0:	08005e15 	.word	0x08005e15
 8005df4:	08005e2b 	.word	0x08005e2b
 8005df8:	08005e1b 	.word	0x08005e1b
 8005dfc:	08005e2b 	.word	0x08005e2b
 8005e00:	08005e2b 	.word	0x08005e2b
 8005e04:	08005e2b 	.word	0x08005e2b
 8005e08:	08005e23 	.word	0x08005e23
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e0c:	f7fe fb34 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
 8005e10:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e12:	e010      	b.n	8005e36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e14:	4b9e      	ldr	r3, [pc, #632]	@ (8006090 <UART_SetConfig+0x5c0>)
 8005e16:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e18:	e00d      	b.n	8005e36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e1a:	f7fe fa95 	bl	8004348 <HAL_RCC_GetSysClockFreq>
 8005e1e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005e20:	e009      	b.n	8005e36 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e22:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005e28:	e005      	b.n	8005e36 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005e2a:	2300      	movs	r3, #0
 8005e2c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005e2e:	2301      	movs	r3, #1
 8005e30:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005e34:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f000 8130 	beq.w	800609e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e42:	4a94      	ldr	r2, [pc, #592]	@ (8006094 <UART_SetConfig+0x5c4>)
 8005e44:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e48:	461a      	mov	r2, r3
 8005e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e4c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005e50:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	685a      	ldr	r2, [r3, #4]
 8005e56:	4613      	mov	r3, r2
 8005e58:	005b      	lsls	r3, r3, #1
 8005e5a:	4413      	add	r3, r2
 8005e5c:	69ba      	ldr	r2, [r7, #24]
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d305      	bcc.n	8005e6e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	685b      	ldr	r3, [r3, #4]
 8005e66:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005e68:	69ba      	ldr	r2, [r7, #24]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d903      	bls.n	8005e76 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8005e6e:	2301      	movs	r3, #1
 8005e70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005e74:	e113      	b.n	800609e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e78:	2200      	movs	r2, #0
 8005e7a:	60bb      	str	r3, [r7, #8]
 8005e7c:	60fa      	str	r2, [r7, #12]
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e82:	4a84      	ldr	r2, [pc, #528]	@ (8006094 <UART_SetConfig+0x5c4>)
 8005e84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005e88:	b29b      	uxth	r3, r3
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	603b      	str	r3, [r7, #0]
 8005e8e:	607a      	str	r2, [r7, #4]
 8005e90:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e94:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005e98:	f7fa f9b2 	bl	8000200 <__aeabi_uldivmod>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	460b      	mov	r3, r1
 8005ea0:	4610      	mov	r0, r2
 8005ea2:	4619      	mov	r1, r3
 8005ea4:	f04f 0200 	mov.w	r2, #0
 8005ea8:	f04f 0300 	mov.w	r3, #0
 8005eac:	020b      	lsls	r3, r1, #8
 8005eae:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005eb2:	0202      	lsls	r2, r0, #8
 8005eb4:	6979      	ldr	r1, [r7, #20]
 8005eb6:	6849      	ldr	r1, [r1, #4]
 8005eb8:	0849      	lsrs	r1, r1, #1
 8005eba:	2000      	movs	r0, #0
 8005ebc:	460c      	mov	r4, r1
 8005ebe:	4605      	mov	r5, r0
 8005ec0:	eb12 0804 	adds.w	r8, r2, r4
 8005ec4:	eb43 0905 	adc.w	r9, r3, r5
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	469a      	mov	sl, r3
 8005ed0:	4693      	mov	fp, r2
 8005ed2:	4652      	mov	r2, sl
 8005ed4:	465b      	mov	r3, fp
 8005ed6:	4640      	mov	r0, r8
 8005ed8:	4649      	mov	r1, r9
 8005eda:	f7fa f991 	bl	8000200 <__aeabi_uldivmod>
 8005ede:	4602      	mov	r2, r0
 8005ee0:	460b      	mov	r3, r1
 8005ee2:	4613      	mov	r3, r2
 8005ee4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005ee6:	6a3b      	ldr	r3, [r7, #32]
 8005ee8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005eec:	d308      	bcc.n	8005f00 <UART_SetConfig+0x430>
 8005eee:	6a3b      	ldr	r3, [r7, #32]
 8005ef0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005ef4:	d204      	bcs.n	8005f00 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	6a3a      	ldr	r2, [r7, #32]
 8005efc:	60da      	str	r2, [r3, #12]
 8005efe:	e0ce      	b.n	800609e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005f06:	e0ca      	b.n	800609e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	69db      	ldr	r3, [r3, #28]
 8005f0c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005f10:	d166      	bne.n	8005fe0 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005f12:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005f16:	2b08      	cmp	r3, #8
 8005f18:	d827      	bhi.n	8005f6a <UART_SetConfig+0x49a>
 8005f1a:	a201      	add	r2, pc, #4	@ (adr r2, 8005f20 <UART_SetConfig+0x450>)
 8005f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f20:	08005f45 	.word	0x08005f45
 8005f24:	08005f4d 	.word	0x08005f4d
 8005f28:	08005f55 	.word	0x08005f55
 8005f2c:	08005f6b 	.word	0x08005f6b
 8005f30:	08005f5b 	.word	0x08005f5b
 8005f34:	08005f6b 	.word	0x08005f6b
 8005f38:	08005f6b 	.word	0x08005f6b
 8005f3c:	08005f6b 	.word	0x08005f6b
 8005f40:	08005f63 	.word	0x08005f63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005f44:	f7fe fa98 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
 8005f48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f4a:	e014      	b.n	8005f76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005f4c:	f7fe faaa 	bl	80044a4 <HAL_RCC_GetPCLK2Freq>
 8005f50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f52:	e010      	b.n	8005f76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005f54:	4b4e      	ldr	r3, [pc, #312]	@ (8006090 <UART_SetConfig+0x5c0>)
 8005f56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f58:	e00d      	b.n	8005f76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005f5a:	f7fe f9f5 	bl	8004348 <HAL_RCC_GetSysClockFreq>
 8005f5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005f60:	e009      	b.n	8005f76 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005f62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005f68:	e005      	b.n	8005f76 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005f74:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	f000 8090 	beq.w	800609e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f82:	4a44      	ldr	r2, [pc, #272]	@ (8006094 <UART_SetConfig+0x5c4>)
 8005f84:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005f88:	461a      	mov	r2, r3
 8005f8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f90:	005a      	lsls	r2, r3, #1
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	085b      	lsrs	r3, r3, #1
 8005f98:	441a      	add	r2, r3
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005fa2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005fa4:	6a3b      	ldr	r3, [r7, #32]
 8005fa6:	2b0f      	cmp	r3, #15
 8005fa8:	d916      	bls.n	8005fd8 <UART_SetConfig+0x508>
 8005faa:	6a3b      	ldr	r3, [r7, #32]
 8005fac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fb0:	d212      	bcs.n	8005fd8 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005fb2:	6a3b      	ldr	r3, [r7, #32]
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	f023 030f 	bic.w	r3, r3, #15
 8005fba:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005fbc:	6a3b      	ldr	r3, [r7, #32]
 8005fbe:	085b      	lsrs	r3, r3, #1
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	f003 0307 	and.w	r3, r3, #7
 8005fc6:	b29a      	uxth	r2, r3
 8005fc8:	8bfb      	ldrh	r3, [r7, #30]
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005fce:	697b      	ldr	r3, [r7, #20]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	8bfa      	ldrh	r2, [r7, #30]
 8005fd4:	60da      	str	r2, [r3, #12]
 8005fd6:	e062      	b.n	800609e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005fd8:	2301      	movs	r3, #1
 8005fda:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005fde:	e05e      	b.n	800609e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005fe0:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005fe4:	2b08      	cmp	r3, #8
 8005fe6:	d828      	bhi.n	800603a <UART_SetConfig+0x56a>
 8005fe8:	a201      	add	r2, pc, #4	@ (adr r2, 8005ff0 <UART_SetConfig+0x520>)
 8005fea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fee:	bf00      	nop
 8005ff0:	08006015 	.word	0x08006015
 8005ff4:	0800601d 	.word	0x0800601d
 8005ff8:	08006025 	.word	0x08006025
 8005ffc:	0800603b 	.word	0x0800603b
 8006000:	0800602b 	.word	0x0800602b
 8006004:	0800603b 	.word	0x0800603b
 8006008:	0800603b 	.word	0x0800603b
 800600c:	0800603b 	.word	0x0800603b
 8006010:	08006033 	.word	0x08006033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006014:	f7fe fa30 	bl	8004478 <HAL_RCC_GetPCLK1Freq>
 8006018:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800601a:	e014      	b.n	8006046 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800601c:	f7fe fa42 	bl	80044a4 <HAL_RCC_GetPCLK2Freq>
 8006020:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006022:	e010      	b.n	8006046 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006024:	4b1a      	ldr	r3, [pc, #104]	@ (8006090 <UART_SetConfig+0x5c0>)
 8006026:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006028:	e00d      	b.n	8006046 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800602a:	f7fe f98d 	bl	8004348 <HAL_RCC_GetSysClockFreq>
 800602e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006030:	e009      	b.n	8006046 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006032:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006036:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8006038:	e005      	b.n	8006046 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800603a:	2300      	movs	r3, #0
 800603c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006044:	bf00      	nop
    }

    if (pclk != 0U)
 8006046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006048:	2b00      	cmp	r3, #0
 800604a:	d028      	beq.n	800609e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800604c:	697b      	ldr	r3, [r7, #20]
 800604e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006050:	4a10      	ldr	r2, [pc, #64]	@ (8006094 <UART_SetConfig+0x5c4>)
 8006052:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006056:	461a      	mov	r2, r3
 8006058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800605a:	fbb3 f2f2 	udiv	r2, r3, r2
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	085b      	lsrs	r3, r3, #1
 8006064:	441a      	add	r2, r3
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	fbb2 f3f3 	udiv	r3, r2, r3
 800606e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006070:	6a3b      	ldr	r3, [r7, #32]
 8006072:	2b0f      	cmp	r3, #15
 8006074:	d910      	bls.n	8006098 <UART_SetConfig+0x5c8>
 8006076:	6a3b      	ldr	r3, [r7, #32]
 8006078:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800607c:	d20c      	bcs.n	8006098 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800607e:	6a3b      	ldr	r3, [r7, #32]
 8006080:	b29a      	uxth	r2, r3
 8006082:	697b      	ldr	r3, [r7, #20]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	60da      	str	r2, [r3, #12]
 8006088:	e009      	b.n	800609e <UART_SetConfig+0x5ce>
 800608a:	bf00      	nop
 800608c:	40008000 	.word	0x40008000
 8006090:	00f42400 	.word	0x00f42400
 8006094:	0800a4dc 	.word	0x0800a4dc
      }
      else
      {
        ret = HAL_ERROR;
 8006098:	2301      	movs	r3, #1
 800609a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	2201      	movs	r2, #1
 80060a2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80060a6:	697b      	ldr	r3, [r7, #20]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	2200      	movs	r2, #0
 80060b2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	2200      	movs	r2, #0
 80060b8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80060ba:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80060be:	4618      	mov	r0, r3
 80060c0:	3730      	adds	r7, #48	@ 0x30
 80060c2:	46bd      	mov	sp, r7
 80060c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080060c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060d4:	f003 0308 	and.w	r3, r3, #8
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d00a      	beq.n	80060f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	430a      	orrs	r2, r1
 80060f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060f6:	f003 0301 	and.w	r3, r3, #1
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d00a      	beq.n	8006114 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	430a      	orrs	r2, r1
 8006112:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006118:	f003 0302 	and.w	r3, r3, #2
 800611c:	2b00      	cmp	r3, #0
 800611e:	d00a      	beq.n	8006136 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	430a      	orrs	r2, r1
 8006134:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800613a:	f003 0304 	and.w	r3, r3, #4
 800613e:	2b00      	cmp	r3, #0
 8006140:	d00a      	beq.n	8006158 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	430a      	orrs	r2, r1
 8006156:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800615c:	f003 0310 	and.w	r3, r3, #16
 8006160:	2b00      	cmp	r3, #0
 8006162:	d00a      	beq.n	800617a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	689b      	ldr	r3, [r3, #8]
 800616a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	430a      	orrs	r2, r1
 8006178:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800617e:	f003 0320 	and.w	r3, r3, #32
 8006182:	2b00      	cmp	r3, #0
 8006184:	d00a      	beq.n	800619c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	689b      	ldr	r3, [r3, #8]
 800618c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	430a      	orrs	r2, r1
 800619a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d01a      	beq.n	80061de <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	430a      	orrs	r2, r1
 80061bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80061c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061c6:	d10a      	bne.n	80061de <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	430a      	orrs	r2, r1
 80061dc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00a      	beq.n	8006200 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	430a      	orrs	r2, r1
 80061fe:	605a      	str	r2, [r3, #4]
  }
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b098      	sub	sp, #96	@ 0x60
 8006210:	af02      	add	r7, sp, #8
 8006212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2200      	movs	r2, #0
 8006218:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800621c:	f7fb f898 	bl	8001350 <HAL_GetTick>
 8006220:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	f003 0308 	and.w	r3, r3, #8
 800622c:	2b08      	cmp	r3, #8
 800622e:	d12f      	bne.n	8006290 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006230:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006234:	9300      	str	r3, [sp, #0]
 8006236:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006238:	2200      	movs	r2, #0
 800623a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 f88e 	bl	8006360 <UART_WaitOnFlagUntilTimeout>
 8006244:	4603      	mov	r3, r0
 8006246:	2b00      	cmp	r3, #0
 8006248:	d022      	beq.n	8006290 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006252:	e853 3f00 	ldrex	r3, [r3]
 8006256:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006258:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800625a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800625e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	461a      	mov	r2, r3
 8006266:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006268:	647b      	str	r3, [r7, #68]	@ 0x44
 800626a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800626c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800626e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006270:	e841 2300 	strex	r3, r2, [r1]
 8006274:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006276:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1e6      	bne.n	800624a <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	2220      	movs	r2, #32
 8006280:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800628c:	2303      	movs	r3, #3
 800628e:	e063      	b.n	8006358 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f003 0304 	and.w	r3, r3, #4
 800629a:	2b04      	cmp	r3, #4
 800629c:	d149      	bne.n	8006332 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800629e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80062a2:	9300      	str	r3, [sp, #0]
 80062a4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80062a6:	2200      	movs	r2, #0
 80062a8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 f857 	bl	8006360 <UART_WaitOnFlagUntilTimeout>
 80062b2:	4603      	mov	r3, r0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d03c      	beq.n	8006332 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c0:	e853 3f00 	ldrex	r3, [r3]
 80062c4:	623b      	str	r3, [r7, #32]
   return(result);
 80062c6:	6a3b      	ldr	r3, [r7, #32]
 80062c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	461a      	mov	r2, r3
 80062d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80062d8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80062dc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062de:	e841 2300 	strex	r3, r2, [r1]
 80062e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80062e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1e6      	bne.n	80062b8 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	3308      	adds	r3, #8
 80062f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	e853 3f00 	ldrex	r3, [r3]
 80062f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f023 0301 	bic.w	r3, r3, #1
 8006300:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	3308      	adds	r3, #8
 8006308:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800630a:	61fa      	str	r2, [r7, #28]
 800630c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800630e:	69b9      	ldr	r1, [r7, #24]
 8006310:	69fa      	ldr	r2, [r7, #28]
 8006312:	e841 2300 	strex	r3, r2, [r1]
 8006316:	617b      	str	r3, [r7, #20]
   return(result);
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	2b00      	cmp	r3, #0
 800631c:	d1e5      	bne.n	80062ea <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	2220      	movs	r2, #32
 8006322:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2200      	movs	r2, #0
 800632a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800632e:	2303      	movs	r3, #3
 8006330:	e012      	b.n	8006358 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2220      	movs	r2, #32
 8006336:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2220      	movs	r2, #32
 800633e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	2200      	movs	r2, #0
 8006346:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2200      	movs	r2, #0
 800634c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2200      	movs	r2, #0
 8006352:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3758      	adds	r7, #88	@ 0x58
 800635c:	46bd      	mov	sp, r7
 800635e:	bd80      	pop	{r7, pc}

08006360 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006360:	b580      	push	{r7, lr}
 8006362:	b084      	sub	sp, #16
 8006364:	af00      	add	r7, sp, #0
 8006366:	60f8      	str	r0, [r7, #12]
 8006368:	60b9      	str	r1, [r7, #8]
 800636a:	603b      	str	r3, [r7, #0]
 800636c:	4613      	mov	r3, r2
 800636e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006370:	e04f      	b.n	8006412 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006372:	69bb      	ldr	r3, [r7, #24]
 8006374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006378:	d04b      	beq.n	8006412 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800637a:	f7fa ffe9 	bl	8001350 <HAL_GetTick>
 800637e:	4602      	mov	r2, r0
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	69ba      	ldr	r2, [r7, #24]
 8006386:	429a      	cmp	r2, r3
 8006388:	d302      	bcc.n	8006390 <UART_WaitOnFlagUntilTimeout+0x30>
 800638a:	69bb      	ldr	r3, [r7, #24]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d101      	bne.n	8006394 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006390:	2303      	movs	r3, #3
 8006392:	e04e      	b.n	8006432 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f003 0304 	and.w	r3, r3, #4
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d037      	beq.n	8006412 <UART_WaitOnFlagUntilTimeout+0xb2>
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	2b80      	cmp	r3, #128	@ 0x80
 80063a6:	d034      	beq.n	8006412 <UART_WaitOnFlagUntilTimeout+0xb2>
 80063a8:	68bb      	ldr	r3, [r7, #8]
 80063aa:	2b40      	cmp	r3, #64	@ 0x40
 80063ac:	d031      	beq.n	8006412 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	69db      	ldr	r3, [r3, #28]
 80063b4:	f003 0308 	and.w	r3, r3, #8
 80063b8:	2b08      	cmp	r3, #8
 80063ba:	d110      	bne.n	80063de <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	2208      	movs	r2, #8
 80063c2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063c4:	68f8      	ldr	r0, [r7, #12]
 80063c6:	f000 f838 	bl	800643a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	2208      	movs	r2, #8
 80063ce:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	2200      	movs	r2, #0
 80063d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80063da:	2301      	movs	r3, #1
 80063dc:	e029      	b.n	8006432 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	69db      	ldr	r3, [r3, #28]
 80063e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80063e8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80063ec:	d111      	bne.n	8006412 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80063f6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80063f8:	68f8      	ldr	r0, [r7, #12]
 80063fa:	f000 f81e 	bl	800643a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2220      	movs	r2, #32
 8006402:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800640e:	2303      	movs	r3, #3
 8006410:	e00f      	b.n	8006432 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	69da      	ldr	r2, [r3, #28]
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	4013      	ands	r3, r2
 800641c:	68ba      	ldr	r2, [r7, #8]
 800641e:	429a      	cmp	r2, r3
 8006420:	bf0c      	ite	eq
 8006422:	2301      	moveq	r3, #1
 8006424:	2300      	movne	r3, #0
 8006426:	b2db      	uxtb	r3, r3
 8006428:	461a      	mov	r2, r3
 800642a:	79fb      	ldrb	r3, [r7, #7]
 800642c:	429a      	cmp	r2, r3
 800642e:	d0a0      	beq.n	8006372 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006430:	2300      	movs	r3, #0
}
 8006432:	4618      	mov	r0, r3
 8006434:	3710      	adds	r7, #16
 8006436:	46bd      	mov	sp, r7
 8006438:	bd80      	pop	{r7, pc}

0800643a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800643a:	b480      	push	{r7}
 800643c:	b095      	sub	sp, #84	@ 0x54
 800643e:	af00      	add	r7, sp, #0
 8006440:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006448:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800644a:	e853 3f00 	ldrex	r3, [r3]
 800644e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006452:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006456:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	461a      	mov	r2, r3
 800645e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006460:	643b      	str	r3, [r7, #64]	@ 0x40
 8006462:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006464:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006466:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006468:	e841 2300 	strex	r3, r2, [r1]
 800646c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800646e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006470:	2b00      	cmp	r3, #0
 8006472:	d1e6      	bne.n	8006442 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	3308      	adds	r3, #8
 800647a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800647c:	6a3b      	ldr	r3, [r7, #32]
 800647e:	e853 3f00 	ldrex	r3, [r3]
 8006482:	61fb      	str	r3, [r7, #28]
   return(result);
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800648a:	f023 0301 	bic.w	r3, r3, #1
 800648e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	3308      	adds	r3, #8
 8006496:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006498:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800649a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800649c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800649e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80064a0:	e841 2300 	strex	r3, r2, [r1]
 80064a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80064a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d1e3      	bne.n	8006474 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d118      	bne.n	80064e6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	e853 3f00 	ldrex	r3, [r3]
 80064c0:	60bb      	str	r3, [r7, #8]
   return(result);
 80064c2:	68bb      	ldr	r3, [r7, #8]
 80064c4:	f023 0310 	bic.w	r3, r3, #16
 80064c8:	647b      	str	r3, [r7, #68]	@ 0x44
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	461a      	mov	r2, r3
 80064d0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80064d2:	61bb      	str	r3, [r7, #24]
 80064d4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064d6:	6979      	ldr	r1, [r7, #20]
 80064d8:	69ba      	ldr	r2, [r7, #24]
 80064da:	e841 2300 	strex	r3, r2, [r1]
 80064de:	613b      	str	r3, [r7, #16]
   return(result);
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d1e6      	bne.n	80064b4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	2220      	movs	r2, #32
 80064ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	2200      	movs	r2, #0
 80064f2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	2200      	movs	r2, #0
 80064f8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80064fa:	bf00      	nop
 80064fc:	3754      	adds	r7, #84	@ 0x54
 80064fe:	46bd      	mov	sp, r7
 8006500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006504:	4770      	bx	lr

08006506 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006506:	b480      	push	{r7}
 8006508:	b085      	sub	sp, #20
 800650a:	af00      	add	r7, sp, #0
 800650c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006514:	2b01      	cmp	r3, #1
 8006516:	d101      	bne.n	800651c <HAL_UARTEx_DisableFifoMode+0x16>
 8006518:	2302      	movs	r3, #2
 800651a:	e027      	b.n	800656c <HAL_UARTEx_DisableFifoMode+0x66>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2224      	movs	r2, #36	@ 0x24
 8006528:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f022 0201 	bic.w	r2, r2, #1
 8006542:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800654a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	2220      	movs	r2, #32
 800655e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800656a:	2300      	movs	r3, #0
}
 800656c:	4618      	mov	r0, r3
 800656e:	3714      	adds	r7, #20
 8006570:	46bd      	mov	sp, r7
 8006572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006576:	4770      	bx	lr

08006578 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b084      	sub	sp, #16
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
 8006580:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006588:	2b01      	cmp	r3, #1
 800658a:	d101      	bne.n	8006590 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800658c:	2302      	movs	r3, #2
 800658e:	e02d      	b.n	80065ec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2201      	movs	r2, #1
 8006594:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2224      	movs	r2, #36	@ 0x24
 800659c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f022 0201 	bic.w	r2, r2, #1
 80065b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	689b      	ldr	r3, [r3, #8]
 80065be:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	683a      	ldr	r2, [r7, #0]
 80065c8:	430a      	orrs	r2, r1
 80065ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f000 f84f 	bl	8006670 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	68fa      	ldr	r2, [r7, #12]
 80065d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	2220      	movs	r2, #32
 80065de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2200      	movs	r2, #0
 80065e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065ea:	2300      	movs	r3, #0
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd80      	pop	{r7, pc}

080065f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b084      	sub	sp, #16
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	6078      	str	r0, [r7, #4]
 80065fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006604:	2b01      	cmp	r3, #1
 8006606:	d101      	bne.n	800660c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006608:	2302      	movs	r3, #2
 800660a:	e02d      	b.n	8006668 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2224      	movs	r2, #36	@ 0x24
 8006618:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681a      	ldr	r2, [r3, #0]
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f022 0201 	bic.w	r2, r2, #1
 8006632:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	689b      	ldr	r3, [r3, #8]
 800663a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	683a      	ldr	r2, [r7, #0]
 8006644:	430a      	orrs	r2, r1
 8006646:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f000 f811 	bl	8006670 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68fa      	ldr	r2, [r7, #12]
 8006654:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2220      	movs	r2, #32
 800665a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2200      	movs	r2, #0
 8006662:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006666:	2300      	movs	r3, #0
}
 8006668:	4618      	mov	r0, r3
 800666a:	3710      	adds	r7, #16
 800666c:	46bd      	mov	sp, r7
 800666e:	bd80      	pop	{r7, pc}

08006670 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006670:	b480      	push	{r7}
 8006672:	b085      	sub	sp, #20
 8006674:	af00      	add	r7, sp, #0
 8006676:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800667c:	2b00      	cmp	r3, #0
 800667e:	d108      	bne.n	8006692 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2201      	movs	r2, #1
 8006684:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2201      	movs	r2, #1
 800668c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006690:	e031      	b.n	80066f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006692:	2308      	movs	r3, #8
 8006694:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006696:	2308      	movs	r3, #8
 8006698:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	689b      	ldr	r3, [r3, #8]
 80066a0:	0e5b      	lsrs	r3, r3, #25
 80066a2:	b2db      	uxtb	r3, r3
 80066a4:	f003 0307 	and.w	r3, r3, #7
 80066a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	0f5b      	lsrs	r3, r3, #29
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	f003 0307 	and.w	r3, r3, #7
 80066b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066ba:	7bbb      	ldrb	r3, [r7, #14]
 80066bc:	7b3a      	ldrb	r2, [r7, #12]
 80066be:	4911      	ldr	r1, [pc, #68]	@ (8006704 <UARTEx_SetNbDataToProcess+0x94>)
 80066c0:	5c8a      	ldrb	r2, [r1, r2]
 80066c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80066c6:	7b3a      	ldrb	r2, [r7, #12]
 80066c8:	490f      	ldr	r1, [pc, #60]	@ (8006708 <UARTEx_SetNbDataToProcess+0x98>)
 80066ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80066cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80066d0:	b29a      	uxth	r2, r3
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066d8:	7bfb      	ldrb	r3, [r7, #15]
 80066da:	7b7a      	ldrb	r2, [r7, #13]
 80066dc:	4909      	ldr	r1, [pc, #36]	@ (8006704 <UARTEx_SetNbDataToProcess+0x94>)
 80066de:	5c8a      	ldrb	r2, [r1, r2]
 80066e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80066e4:	7b7a      	ldrb	r2, [r7, #13]
 80066e6:	4908      	ldr	r1, [pc, #32]	@ (8006708 <UARTEx_SetNbDataToProcess+0x98>)
 80066e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80066ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80066ee:	b29a      	uxth	r2, r3
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80066f6:	bf00      	nop
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop
 8006704:	0800a4f4 	.word	0x0800a4f4
 8006708:	0800a4fc 	.word	0x0800a4fc

0800670c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800670c:	b084      	sub	sp, #16
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
 8006716:	f107 001c 	add.w	r0, r7, #28
 800671a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 fa68 	bl	8006c00 <USB_CoreReset>
 8006730:	4603      	mov	r3, r0
 8006732:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8006734:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006738:	2b00      	cmp	r3, #0
 800673a:	d106      	bne.n	800674a <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006740:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	639a      	str	r2, [r3, #56]	@ 0x38
 8006748:	e005      	b.n	8006756 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800674e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8006756:	7bfb      	ldrb	r3, [r7, #15]
}
 8006758:	4618      	mov	r0, r3
 800675a:	3710      	adds	r7, #16
 800675c:	46bd      	mov	sp, r7
 800675e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006762:	b004      	add	sp, #16
 8006764:	4770      	bx	lr

08006766 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006766:	b480      	push	{r7}
 8006768:	b083      	sub	sp, #12
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	689b      	ldr	r3, [r3, #8]
 8006772:	f023 0201 	bic.w	r2, r3, #1
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800677a:	2300      	movs	r3, #0
}
 800677c:	4618      	mov	r0, r3
 800677e:	370c      	adds	r7, #12
 8006780:	46bd      	mov	sp, r7
 8006782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006786:	4770      	bx	lr

08006788 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	460b      	mov	r3, r1
 8006792:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006794:	2300      	movs	r3, #0
 8006796:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	68db      	ldr	r3, [r3, #12]
 800679c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80067a4:	78fb      	ldrb	r3, [r7, #3]
 80067a6:	2b01      	cmp	r3, #1
 80067a8:	d115      	bne.n	80067d6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80067b6:	200a      	movs	r0, #10
 80067b8:	f7fa fdd6 	bl	8001368 <HAL_Delay>
      ms += 10U;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	330a      	adds	r3, #10
 80067c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fa0e 	bl	8006be4 <USB_GetMode>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d01e      	beq.n	800680c <USB_SetCurrentMode+0x84>
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	2bc7      	cmp	r3, #199	@ 0xc7
 80067d2:	d9f0      	bls.n	80067b6 <USB_SetCurrentMode+0x2e>
 80067d4:	e01a      	b.n	800680c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80067d6:	78fb      	ldrb	r3, [r7, #3]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d115      	bne.n	8006808 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	68db      	ldr	r3, [r3, #12]
 80067e0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80067e8:	200a      	movs	r0, #10
 80067ea:	f7fa fdbd 	bl	8001368 <HAL_Delay>
      ms += 10U;
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	330a      	adds	r3, #10
 80067f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f000 f9f5 	bl	8006be4 <USB_GetMode>
 80067fa:	4603      	mov	r3, r0
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d005      	beq.n	800680c <USB_SetCurrentMode+0x84>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2bc7      	cmp	r3, #199	@ 0xc7
 8006804:	d9f0      	bls.n	80067e8 <USB_SetCurrentMode+0x60>
 8006806:	e001      	b.n	800680c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006808:	2301      	movs	r3, #1
 800680a:	e005      	b.n	8006818 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2bc8      	cmp	r3, #200	@ 0xc8
 8006810:	d101      	bne.n	8006816 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e000      	b.n	8006818 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006816:	2300      	movs	r3, #0
}
 8006818:	4618      	mov	r0, r3
 800681a:	3710      	adds	r7, #16
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006820:	b084      	sub	sp, #16
 8006822:	b580      	push	{r7, lr}
 8006824:	b086      	sub	sp, #24
 8006826:	af00      	add	r7, sp, #0
 8006828:	6078      	str	r0, [r7, #4]
 800682a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800682e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006832:	2300      	movs	r3, #0
 8006834:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800683a:	2300      	movs	r3, #0
 800683c:	613b      	str	r3, [r7, #16]
 800683e:	e009      	b.n	8006854 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	3340      	adds	r3, #64	@ 0x40
 8006846:	009b      	lsls	r3, r3, #2
 8006848:	4413      	add	r3, r2
 800684a:	2200      	movs	r2, #0
 800684c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800684e:	693b      	ldr	r3, [r7, #16]
 8006850:	3301      	adds	r3, #1
 8006852:	613b      	str	r3, [r7, #16]
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	2b0e      	cmp	r3, #14
 8006858:	d9f2      	bls.n	8006840 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800685a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800685e:	2b00      	cmp	r3, #0
 8006860:	d11c      	bne.n	800689c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006868:	685b      	ldr	r3, [r3, #4]
 800686a:	68fa      	ldr	r2, [r7, #12]
 800686c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006870:	f043 0302 	orr.w	r3, r3, #2
 8006874:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800687a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	601a      	str	r2, [r3, #0]
 800689a:	e005      	b.n	80068a8 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068a0:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80068ae:	461a      	mov	r2, r3
 80068b0:	2300      	movs	r3, #0
 80068b2:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80068b4:	2103      	movs	r1, #3
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f95a 	bl	8006b70 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80068bc:	2110      	movs	r1, #16
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	f000 f8f6 	bl	8006ab0 <USB_FlushTxFifo>
 80068c4:	4603      	mov	r3, r0
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d001      	beq.n	80068ce <USB_DevInit+0xae>
  {
    ret = HAL_ERROR;
 80068ca:	2301      	movs	r3, #1
 80068cc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f920 	bl	8006b14 <USB_FlushRxFifo>
 80068d4:	4603      	mov	r3, r0
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d001      	beq.n	80068de <USB_DevInit+0xbe>
  {
    ret = HAL_ERROR;
 80068da:	2301      	movs	r3, #1
 80068dc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068e4:	461a      	mov	r2, r3
 80068e6:	2300      	movs	r3, #0
 80068e8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068f0:	461a      	mov	r2, r3
 80068f2:	2300      	movs	r3, #0
 80068f4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068fc:	461a      	mov	r2, r3
 80068fe:	2300      	movs	r3, #0
 8006900:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006902:	2300      	movs	r3, #0
 8006904:	613b      	str	r3, [r7, #16]
 8006906:	e043      	b.n	8006990 <USB_DevInit+0x170>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	015a      	lsls	r2, r3, #5
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	4413      	add	r3, r2
 8006910:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800691a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800691e:	d118      	bne.n	8006952 <USB_DevInit+0x132>
    {
      if (i == 0U)
 8006920:	693b      	ldr	r3, [r7, #16]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d10a      	bne.n	800693c <USB_DevInit+0x11c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006926:	693b      	ldr	r3, [r7, #16]
 8006928:	015a      	lsls	r2, r3, #5
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	4413      	add	r3, r2
 800692e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006932:	461a      	mov	r2, r3
 8006934:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006938:	6013      	str	r3, [r2, #0]
 800693a:	e013      	b.n	8006964 <USB_DevInit+0x144>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800693c:	693b      	ldr	r3, [r7, #16]
 800693e:	015a      	lsls	r2, r3, #5
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	4413      	add	r3, r2
 8006944:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006948:	461a      	mov	r2, r3
 800694a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800694e:	6013      	str	r3, [r2, #0]
 8006950:	e008      	b.n	8006964 <USB_DevInit+0x144>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	015a      	lsls	r2, r3, #5
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	4413      	add	r3, r2
 800695a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800695e:	461a      	mov	r2, r3
 8006960:	2300      	movs	r3, #0
 8006962:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006964:	693b      	ldr	r3, [r7, #16]
 8006966:	015a      	lsls	r2, r3, #5
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	4413      	add	r3, r2
 800696c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006970:	461a      	mov	r2, r3
 8006972:	2300      	movs	r3, #0
 8006974:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	015a      	lsls	r2, r3, #5
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	4413      	add	r3, r2
 800697e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006982:	461a      	mov	r2, r3
 8006984:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006988:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	3301      	adds	r3, #1
 800698e:	613b      	str	r3, [r7, #16]
 8006990:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006994:	461a      	mov	r2, r3
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	4293      	cmp	r3, r2
 800699a:	d3b5      	bcc.n	8006908 <USB_DevInit+0xe8>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800699c:	2300      	movs	r3, #0
 800699e:	613b      	str	r3, [r7, #16]
 80069a0:	e043      	b.n	8006a2a <USB_DevInit+0x20a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80069a2:	693b      	ldr	r3, [r7, #16]
 80069a4:	015a      	lsls	r2, r3, #5
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	4413      	add	r3, r2
 80069aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069b8:	d118      	bne.n	80069ec <USB_DevInit+0x1cc>
    {
      if (i == 0U)
 80069ba:	693b      	ldr	r3, [r7, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d10a      	bne.n	80069d6 <USB_DevInit+0x1b6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	015a      	lsls	r2, r3, #5
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	4413      	add	r3, r2
 80069c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069cc:	461a      	mov	r2, r3
 80069ce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80069d2:	6013      	str	r3, [r2, #0]
 80069d4:	e013      	b.n	80069fe <USB_DevInit+0x1de>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	015a      	lsls	r2, r3, #5
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	4413      	add	r3, r2
 80069de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e2:	461a      	mov	r2, r3
 80069e4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80069e8:	6013      	str	r3, [r2, #0]
 80069ea:	e008      	b.n	80069fe <USB_DevInit+0x1de>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	015a      	lsls	r2, r3, #5
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	4413      	add	r3, r2
 80069f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069f8:	461a      	mov	r2, r3
 80069fa:	2300      	movs	r3, #0
 80069fc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	015a      	lsls	r2, r3, #5
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	4413      	add	r3, r2
 8006a06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	2300      	movs	r3, #0
 8006a0e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006a10:	693b      	ldr	r3, [r7, #16]
 8006a12:	015a      	lsls	r2, r3, #5
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	4413      	add	r3, r2
 8006a18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a1c:	461a      	mov	r2, r3
 8006a1e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006a22:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a24:	693b      	ldr	r3, [r7, #16]
 8006a26:	3301      	adds	r3, #1
 8006a28:	613b      	str	r3, [r7, #16]
 8006a2a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006a2e:	461a      	mov	r2, r3
 8006a30:	693b      	ldr	r3, [r7, #16]
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d3b5      	bcc.n	80069a2 <USB_DevInit+0x182>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006a36:	68fb      	ldr	r3, [r7, #12]
 8006a38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006a3c:	691b      	ldr	r3, [r3, #16]
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a48:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8006a56:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	699b      	ldr	r3, [r3, #24]
 8006a5c:	f043 0210 	orr.w	r2, r3, #16
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	699a      	ldr	r2, [r3, #24]
 8006a68:	4b10      	ldr	r3, [pc, #64]	@ (8006aac <USB_DevInit+0x28c>)
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	687a      	ldr	r2, [r7, #4]
 8006a6e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006a70:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d005      	beq.n	8006a84 <USB_DevInit+0x264>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	699b      	ldr	r3, [r3, #24]
 8006a7c:	f043 0208 	orr.w	r2, r3, #8
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006a84:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d107      	bne.n	8006a9c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	699b      	ldr	r3, [r3, #24]
 8006a90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006a94:	f043 0304 	orr.w	r3, r3, #4
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006a9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3718      	adds	r7, #24
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006aa8:	b004      	add	sp, #16
 8006aaa:	4770      	bx	lr
 8006aac:	803c3800 	.word	0x803c3800

08006ab0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b085      	sub	sp, #20
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006aba:	2300      	movs	r3, #0
 8006abc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006aca:	d901      	bls.n	8006ad0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006acc:	2303      	movs	r3, #3
 8006ace:	e01b      	b.n	8006b08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	691b      	ldr	r3, [r3, #16]
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	daf2      	bge.n	8006abe <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006ad8:	2300      	movs	r3, #0
 8006ada:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	019b      	lsls	r3, r3, #6
 8006ae0:	f043 0220 	orr.w	r2, r3, #32
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	3301      	adds	r3, #1
 8006aec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006af4:	d901      	bls.n	8006afa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006af6:	2303      	movs	r3, #3
 8006af8:	e006      	b.n	8006b08 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	691b      	ldr	r3, [r3, #16]
 8006afe:	f003 0320 	and.w	r3, r3, #32
 8006b02:	2b20      	cmp	r3, #32
 8006b04:	d0f0      	beq.n	8006ae8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3714      	adds	r7, #20
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b12:	4770      	bx	lr

08006b14 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	3301      	adds	r3, #1
 8006b24:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b2c:	d901      	bls.n	8006b32 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006b2e:	2303      	movs	r3, #3
 8006b30:	e018      	b.n	8006b64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	daf2      	bge.n	8006b20 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2210      	movs	r2, #16
 8006b42:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	3301      	adds	r3, #1
 8006b48:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006b50:	d901      	bls.n	8006b56 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006b52:	2303      	movs	r3, #3
 8006b54:	e006      	b.n	8006b64 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	691b      	ldr	r3, [r3, #16]
 8006b5a:	f003 0310 	and.w	r3, r3, #16
 8006b5e:	2b10      	cmp	r3, #16
 8006b60:	d0f0      	beq.n	8006b44 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006b62:	2300      	movs	r3, #0
}
 8006b64:	4618      	mov	r0, r3
 8006b66:	3714      	adds	r7, #20
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b085      	sub	sp, #20
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
 8006b78:	460b      	mov	r3, r1
 8006b7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b86:	681a      	ldr	r2, [r3, #0]
 8006b88:	78fb      	ldrb	r3, [r7, #3]
 8006b8a:	68f9      	ldr	r1, [r7, #12]
 8006b8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b90:	4313      	orrs	r3, r2
 8006b92:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006b94:	2300      	movs	r3, #0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3714      	adds	r7, #20
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr

08006ba2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006ba2:	b480      	push	{r7}
 8006ba4:	b085      	sub	sp, #20
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006bbc:	f023 0303 	bic.w	r3, r3, #3
 8006bc0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bd0:	f043 0302 	orr.w	r3, r3, #2
 8006bd4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006bd6:	2300      	movs	r3, #0
}
 8006bd8:	4618      	mov	r0, r3
 8006bda:	3714      	adds	r7, #20
 8006bdc:	46bd      	mov	sp, r7
 8006bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be2:	4770      	bx	lr

08006be4 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	695b      	ldr	r3, [r3, #20]
 8006bf0:	f003 0301 	and.w	r3, r3, #1
}
 8006bf4:	4618      	mov	r0, r3
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr

08006c00 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b085      	sub	sp, #20
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	3301      	adds	r3, #1
 8006c10:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c18:	d901      	bls.n	8006c1e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006c1a:	2303      	movs	r3, #3
 8006c1c:	e01b      	b.n	8006c56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	691b      	ldr	r3, [r3, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	daf2      	bge.n	8006c0c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8006c26:	2300      	movs	r3, #0
 8006c28:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	691b      	ldr	r3, [r3, #16]
 8006c2e:	f043 0201 	orr.w	r2, r3, #1
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006c42:	d901      	bls.n	8006c48 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8006c44:	2303      	movs	r3, #3
 8006c46:	e006      	b.n	8006c56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	691b      	ldr	r3, [r3, #16]
 8006c4c:	f003 0301 	and.w	r3, r3, #1
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d0f0      	beq.n	8006c36 <USB_CoreReset+0x36>

  return HAL_OK;
 8006c54:	2300      	movs	r3, #0
}
 8006c56:	4618      	mov	r0, r3
 8006c58:	3714      	adds	r7, #20
 8006c5a:	46bd      	mov	sp, r7
 8006c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c60:	4770      	bx	lr
	...

08006c64 <__NVIC_SetPriority>:
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	6039      	str	r1, [r7, #0]
 8006c6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	db0a      	blt.n	8006c8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	b2da      	uxtb	r2, r3
 8006c7c:	490c      	ldr	r1, [pc, #48]	@ (8006cb0 <__NVIC_SetPriority+0x4c>)
 8006c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c82:	0112      	lsls	r2, r2, #4
 8006c84:	b2d2      	uxtb	r2, r2
 8006c86:	440b      	add	r3, r1
 8006c88:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006c8c:	e00a      	b.n	8006ca4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	b2da      	uxtb	r2, r3
 8006c92:	4908      	ldr	r1, [pc, #32]	@ (8006cb4 <__NVIC_SetPriority+0x50>)
 8006c94:	79fb      	ldrb	r3, [r7, #7]
 8006c96:	f003 030f 	and.w	r3, r3, #15
 8006c9a:	3b04      	subs	r3, #4
 8006c9c:	0112      	lsls	r2, r2, #4
 8006c9e:	b2d2      	uxtb	r2, r2
 8006ca0:	440b      	add	r3, r1
 8006ca2:	761a      	strb	r2, [r3, #24]
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr
 8006cb0:	e000e100 	.word	0xe000e100
 8006cb4:	e000ed00 	.word	0xe000ed00

08006cb8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006cbc:	4b05      	ldr	r3, [pc, #20]	@ (8006cd4 <SysTick_Handler+0x1c>)
 8006cbe:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006cc0:	f002 f946 	bl	8008f50 <xTaskGetSchedulerState>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d001      	beq.n	8006cce <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006cca:	f003 f83d 	bl	8009d48 <xPortSysTickHandler>
  }
}
 8006cce:	bf00      	nop
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	bf00      	nop
 8006cd4:	e000e010 	.word	0xe000e010

08006cd8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006cdc:	2100      	movs	r1, #0
 8006cde:	f06f 0004 	mvn.w	r0, #4
 8006ce2:	f7ff ffbf 	bl	8006c64 <__NVIC_SetPriority>
#endif
}
 8006ce6:	bf00      	nop
 8006ce8:	bd80      	pop	{r7, pc}
	...

08006cec <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cf2:	f3ef 8305 	mrs	r3, IPSR
 8006cf6:	603b      	str	r3, [r7, #0]
  return(result);
 8006cf8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d003      	beq.n	8006d06 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006cfe:	f06f 0305 	mvn.w	r3, #5
 8006d02:	607b      	str	r3, [r7, #4]
 8006d04:	e00c      	b.n	8006d20 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006d06:	4b0a      	ldr	r3, [pc, #40]	@ (8006d30 <osKernelInitialize+0x44>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d105      	bne.n	8006d1a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006d0e:	4b08      	ldr	r3, [pc, #32]	@ (8006d30 <osKernelInitialize+0x44>)
 8006d10:	2201      	movs	r2, #1
 8006d12:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006d14:	2300      	movs	r3, #0
 8006d16:	607b      	str	r3, [r7, #4]
 8006d18:	e002      	b.n	8006d20 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d1e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006d20:	687b      	ldr	r3, [r7, #4]
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	370c      	adds	r7, #12
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
 8006d2e:	bf00      	nop
 8006d30:	200407f8 	.word	0x200407f8

08006d34 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d3a:	f3ef 8305 	mrs	r3, IPSR
 8006d3e:	603b      	str	r3, [r7, #0]
  return(result);
 8006d40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d003      	beq.n	8006d4e <osKernelStart+0x1a>
    stat = osErrorISR;
 8006d46:	f06f 0305 	mvn.w	r3, #5
 8006d4a:	607b      	str	r3, [r7, #4]
 8006d4c:	e010      	b.n	8006d70 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006d4e:	4b0b      	ldr	r3, [pc, #44]	@ (8006d7c <osKernelStart+0x48>)
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	2b01      	cmp	r3, #1
 8006d54:	d109      	bne.n	8006d6a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006d56:	f7ff ffbf 	bl	8006cd8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006d5a:	4b08      	ldr	r3, [pc, #32]	@ (8006d7c <osKernelStart+0x48>)
 8006d5c:	2202      	movs	r2, #2
 8006d5e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006d60:	f001 fc92 	bl	8008688 <vTaskStartScheduler>
      stat = osOK;
 8006d64:	2300      	movs	r3, #0
 8006d66:	607b      	str	r3, [r7, #4]
 8006d68:	e002      	b.n	8006d70 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8006d6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006d70:	687b      	ldr	r3, [r7, #4]
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3708      	adds	r7, #8
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	200407f8 	.word	0x200407f8

08006d80 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b08e      	sub	sp, #56	@ 0x38
 8006d84:	af04      	add	r7, sp, #16
 8006d86:	60f8      	str	r0, [r7, #12]
 8006d88:	60b9      	str	r1, [r7, #8]
 8006d8a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d90:	f3ef 8305 	mrs	r3, IPSR
 8006d94:	617b      	str	r3, [r7, #20]
  return(result);
 8006d96:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d17e      	bne.n	8006e9a <osThreadNew+0x11a>
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d07b      	beq.n	8006e9a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006da2:	2380      	movs	r3, #128	@ 0x80
 8006da4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006da6:	2318      	movs	r3, #24
 8006da8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006daa:	2300      	movs	r3, #0
 8006dac:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006dae:	f04f 33ff 	mov.w	r3, #4294967295
 8006db2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d045      	beq.n	8006e46 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d002      	beq.n	8006dc8 <osThreadNew+0x48>
        name = attr->name;
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	699b      	ldr	r3, [r3, #24]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d002      	beq.n	8006dd6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006dd6:	69fb      	ldr	r3, [r7, #28]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d008      	beq.n	8006dee <osThreadNew+0x6e>
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	2b38      	cmp	r3, #56	@ 0x38
 8006de0:	d805      	bhi.n	8006dee <osThreadNew+0x6e>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	685b      	ldr	r3, [r3, #4]
 8006de6:	f003 0301 	and.w	r3, r3, #1
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d001      	beq.n	8006df2 <osThreadNew+0x72>
        return (NULL);
 8006dee:	2300      	movs	r3, #0
 8006df0:	e054      	b.n	8006e9c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d003      	beq.n	8006e02 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	695b      	ldr	r3, [r3, #20]
 8006dfe:	089b      	lsrs	r3, r3, #2
 8006e00:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	689b      	ldr	r3, [r3, #8]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d00e      	beq.n	8006e28 <osThreadNew+0xa8>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	68db      	ldr	r3, [r3, #12]
 8006e0e:	2ba7      	cmp	r3, #167	@ 0xa7
 8006e10:	d90a      	bls.n	8006e28 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d006      	beq.n	8006e28 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	695b      	ldr	r3, [r3, #20]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d002      	beq.n	8006e28 <osThreadNew+0xa8>
        mem = 1;
 8006e22:	2301      	movs	r3, #1
 8006e24:	61bb      	str	r3, [r7, #24]
 8006e26:	e010      	b.n	8006e4a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d10c      	bne.n	8006e4a <osThreadNew+0xca>
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	68db      	ldr	r3, [r3, #12]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d108      	bne.n	8006e4a <osThreadNew+0xca>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	691b      	ldr	r3, [r3, #16]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d104      	bne.n	8006e4a <osThreadNew+0xca>
          mem = 0;
 8006e40:	2300      	movs	r3, #0
 8006e42:	61bb      	str	r3, [r7, #24]
 8006e44:	e001      	b.n	8006e4a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006e46:	2300      	movs	r3, #0
 8006e48:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d110      	bne.n	8006e72 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006e54:	687a      	ldr	r2, [r7, #4]
 8006e56:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006e58:	9202      	str	r2, [sp, #8]
 8006e5a:	9301      	str	r3, [sp, #4]
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	9300      	str	r3, [sp, #0]
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	6a3a      	ldr	r2, [r7, #32]
 8006e64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e66:	68f8      	ldr	r0, [r7, #12]
 8006e68:	f001 fa50 	bl	800830c <xTaskCreateStatic>
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	613b      	str	r3, [r7, #16]
 8006e70:	e013      	b.n	8006e9a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006e72:	69bb      	ldr	r3, [r7, #24]
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d110      	bne.n	8006e9a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006e78:	6a3b      	ldr	r3, [r7, #32]
 8006e7a:	b29a      	uxth	r2, r3
 8006e7c:	f107 0310 	add.w	r3, r7, #16
 8006e80:	9301      	str	r3, [sp, #4]
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	9300      	str	r3, [sp, #0]
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	f001 fa9e 	bl	80083cc <xTaskCreate>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	d001      	beq.n	8006e9a <osThreadNew+0x11a>
            hTask = NULL;
 8006e96:	2300      	movs	r3, #0
 8006e98:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006e9a:	693b      	ldr	r3, [r7, #16]
}
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	3728      	adds	r7, #40	@ 0x28
 8006ea0:	46bd      	mov	sp, r7
 8006ea2:	bd80      	pop	{r7, pc}

08006ea4 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	b08a      	sub	sp, #40	@ 0x28
 8006ea8:	af02      	add	r7, sp, #8
 8006eaa:	60f8      	str	r0, [r7, #12]
 8006eac:	60b9      	str	r1, [r7, #8]
 8006eae:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006eb4:	f3ef 8305 	mrs	r3, IPSR
 8006eb8:	613b      	str	r3, [r7, #16]
  return(result);
 8006eba:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d175      	bne.n	8006fac <osSemaphoreNew+0x108>
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d072      	beq.n	8006fac <osSemaphoreNew+0x108>
 8006ec6:	68ba      	ldr	r2, [r7, #8]
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	429a      	cmp	r2, r3
 8006ecc:	d86e      	bhi.n	8006fac <osSemaphoreNew+0x108>
    mem = -1;
 8006ece:	f04f 33ff 	mov.w	r3, #4294967295
 8006ed2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d015      	beq.n	8006f06 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	689b      	ldr	r3, [r3, #8]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d006      	beq.n	8006ef0 <osSemaphoreNew+0x4c>
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	2b4f      	cmp	r3, #79	@ 0x4f
 8006ee8:	d902      	bls.n	8006ef0 <osSemaphoreNew+0x4c>
        mem = 1;
 8006eea:	2301      	movs	r3, #1
 8006eec:	61bb      	str	r3, [r7, #24]
 8006eee:	e00c      	b.n	8006f0a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	689b      	ldr	r3, [r3, #8]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d108      	bne.n	8006f0a <osSemaphoreNew+0x66>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	68db      	ldr	r3, [r3, #12]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d104      	bne.n	8006f0a <osSemaphoreNew+0x66>
          mem = 0;
 8006f00:	2300      	movs	r3, #0
 8006f02:	61bb      	str	r3, [r7, #24]
 8006f04:	e001      	b.n	8006f0a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8006f06:	2300      	movs	r3, #0
 8006f08:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f10:	d04c      	beq.n	8006fac <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	2b01      	cmp	r3, #1
 8006f16:	d128      	bne.n	8006f6a <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8006f18:	69bb      	ldr	r3, [r7, #24]
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d10a      	bne.n	8006f34 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	689b      	ldr	r3, [r3, #8]
 8006f22:	2203      	movs	r2, #3
 8006f24:	9200      	str	r2, [sp, #0]
 8006f26:	2200      	movs	r2, #0
 8006f28:	2100      	movs	r1, #0
 8006f2a:	2001      	movs	r0, #1
 8006f2c:	f000 fa2c 	bl	8007388 <xQueueGenericCreateStatic>
 8006f30:	61f8      	str	r0, [r7, #28]
 8006f32:	e005      	b.n	8006f40 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8006f34:	2203      	movs	r2, #3
 8006f36:	2100      	movs	r1, #0
 8006f38:	2001      	movs	r0, #1
 8006f3a:	f000 faa2 	bl	8007482 <xQueueGenericCreate>
 8006f3e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8006f40:	69fb      	ldr	r3, [r7, #28]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d022      	beq.n	8006f8c <osSemaphoreNew+0xe8>
 8006f46:	68bb      	ldr	r3, [r7, #8]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d01f      	beq.n	8006f8c <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8006f4c:	2300      	movs	r3, #0
 8006f4e:	2200      	movs	r2, #0
 8006f50:	2100      	movs	r1, #0
 8006f52:	69f8      	ldr	r0, [r7, #28]
 8006f54:	f000 fb62 	bl	800761c <xQueueGenericSend>
 8006f58:	4603      	mov	r3, r0
 8006f5a:	2b01      	cmp	r3, #1
 8006f5c:	d016      	beq.n	8006f8c <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8006f5e:	69f8      	ldr	r0, [r7, #28]
 8006f60:	f001 f800 	bl	8007f64 <vQueueDelete>
            hSemaphore = NULL;
 8006f64:	2300      	movs	r3, #0
 8006f66:	61fb      	str	r3, [r7, #28]
 8006f68:	e010      	b.n	8006f8c <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	2b01      	cmp	r3, #1
 8006f6e:	d108      	bne.n	8006f82 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	461a      	mov	r2, r3
 8006f76:	68b9      	ldr	r1, [r7, #8]
 8006f78:	68f8      	ldr	r0, [r7, #12]
 8006f7a:	f000 fae0 	bl	800753e <xQueueCreateCountingSemaphoreStatic>
 8006f7e:	61f8      	str	r0, [r7, #28]
 8006f80:	e004      	b.n	8006f8c <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8006f82:	68b9      	ldr	r1, [r7, #8]
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 fb13 	bl	80075b0 <xQueueCreateCountingSemaphore>
 8006f8a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8006f8c:	69fb      	ldr	r3, [r7, #28]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d00c      	beq.n	8006fac <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d003      	beq.n	8006fa0 <osSemaphoreNew+0xfc>
          name = attr->name;
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	617b      	str	r3, [r7, #20]
 8006f9e:	e001      	b.n	8006fa4 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8006fa4:	6979      	ldr	r1, [r7, #20]
 8006fa6:	69f8      	ldr	r0, [r7, #28]
 8006fa8:	f001 f928 	bl	80081fc <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8006fac:	69fb      	ldr	r3, [r7, #28]
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3720      	adds	r7, #32
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}
	...

08006fb8 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b086      	sub	sp, #24
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
 8006fc0:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d103      	bne.n	8006fd8 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8006fd0:	f06f 0303 	mvn.w	r3, #3
 8006fd4:	617b      	str	r3, [r7, #20]
 8006fd6:	e039      	b.n	800704c <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fd8:	f3ef 8305 	mrs	r3, IPSR
 8006fdc:	60fb      	str	r3, [r7, #12]
  return(result);
 8006fde:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d022      	beq.n	800702a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d003      	beq.n	8006ff2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8006fea:	f06f 0303 	mvn.w	r3, #3
 8006fee:	617b      	str	r3, [r7, #20]
 8006ff0:	e02c      	b.n	800704c <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8006ff2:	2300      	movs	r3, #0
 8006ff4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8006ff6:	f107 0308 	add.w	r3, r7, #8
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	2100      	movs	r1, #0
 8006ffe:	6938      	ldr	r0, [r7, #16]
 8007000:	f000 ff2e 	bl	8007e60 <xQueueReceiveFromISR>
 8007004:	4603      	mov	r3, r0
 8007006:	2b01      	cmp	r3, #1
 8007008:	d003      	beq.n	8007012 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800700a:	f06f 0302 	mvn.w	r3, #2
 800700e:	617b      	str	r3, [r7, #20]
 8007010:	e01c      	b.n	800704c <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	2b00      	cmp	r3, #0
 8007016:	d019      	beq.n	800704c <osSemaphoreAcquire+0x94>
 8007018:	4b0f      	ldr	r3, [pc, #60]	@ (8007058 <osSemaphoreAcquire+0xa0>)
 800701a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800701e:	601a      	str	r2, [r3, #0]
 8007020:	f3bf 8f4f 	dsb	sy
 8007024:	f3bf 8f6f 	isb	sy
 8007028:	e010      	b.n	800704c <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800702a:	6839      	ldr	r1, [r7, #0]
 800702c:	6938      	ldr	r0, [r7, #16]
 800702e:	f000 fe07 	bl	8007c40 <xQueueSemaphoreTake>
 8007032:	4603      	mov	r3, r0
 8007034:	2b01      	cmp	r3, #1
 8007036:	d009      	beq.n	800704c <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d003      	beq.n	8007046 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800703e:	f06f 0301 	mvn.w	r3, #1
 8007042:	617b      	str	r3, [r7, #20]
 8007044:	e002      	b.n	800704c <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8007046:	f06f 0302 	mvn.w	r3, #2
 800704a:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800704c:	697b      	ldr	r3, [r7, #20]
}
 800704e:	4618      	mov	r0, r3
 8007050:	3718      	adds	r7, #24
 8007052:	46bd      	mov	sp, r7
 8007054:	bd80      	pop	{r7, pc}
 8007056:	bf00      	nop
 8007058:	e000ed04 	.word	0xe000ed04

0800705c <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800705c:	b580      	push	{r7, lr}
 800705e:	b086      	sub	sp, #24
 8007060:	af00      	add	r7, sp, #0
 8007062:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007068:	2300      	movs	r3, #0
 800706a:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800706c:	693b      	ldr	r3, [r7, #16]
 800706e:	2b00      	cmp	r3, #0
 8007070:	d103      	bne.n	800707a <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8007072:	f06f 0303 	mvn.w	r3, #3
 8007076:	617b      	str	r3, [r7, #20]
 8007078:	e02c      	b.n	80070d4 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800707a:	f3ef 8305 	mrs	r3, IPSR
 800707e:	60fb      	str	r3, [r7, #12]
  return(result);
 8007080:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007082:	2b00      	cmp	r3, #0
 8007084:	d01a      	beq.n	80070bc <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007086:	2300      	movs	r3, #0
 8007088:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800708a:	f107 0308 	add.w	r3, r7, #8
 800708e:	4619      	mov	r1, r3
 8007090:	6938      	ldr	r0, [r7, #16]
 8007092:	f000 fc63 	bl	800795c <xQueueGiveFromISR>
 8007096:	4603      	mov	r3, r0
 8007098:	2b01      	cmp	r3, #1
 800709a:	d003      	beq.n	80070a4 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800709c:	f06f 0302 	mvn.w	r3, #2
 80070a0:	617b      	str	r3, [r7, #20]
 80070a2:	e017      	b.n	80070d4 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d014      	beq.n	80070d4 <osSemaphoreRelease+0x78>
 80070aa:	4b0d      	ldr	r3, [pc, #52]	@ (80070e0 <osSemaphoreRelease+0x84>)
 80070ac:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80070b0:	601a      	str	r2, [r3, #0]
 80070b2:	f3bf 8f4f 	dsb	sy
 80070b6:	f3bf 8f6f 	isb	sy
 80070ba:	e00b      	b.n	80070d4 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80070bc:	2300      	movs	r3, #0
 80070be:	2200      	movs	r2, #0
 80070c0:	2100      	movs	r1, #0
 80070c2:	6938      	ldr	r0, [r7, #16]
 80070c4:	f000 faaa 	bl	800761c <xQueueGenericSend>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b01      	cmp	r3, #1
 80070cc:	d002      	beq.n	80070d4 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80070ce:	f06f 0302 	mvn.w	r3, #2
 80070d2:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80070d4:	697b      	ldr	r3, [r7, #20]
}
 80070d6:	4618      	mov	r0, r3
 80070d8:	3718      	adds	r7, #24
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	e000ed04 	.word	0xe000ed04

080070e4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80070e4:	b480      	push	{r7}
 80070e6:	b085      	sub	sp, #20
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	60f8      	str	r0, [r7, #12]
 80070ec:	60b9      	str	r1, [r7, #8]
 80070ee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	4a07      	ldr	r2, [pc, #28]	@ (8007110 <vApplicationGetIdleTaskMemory+0x2c>)
 80070f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80070f6:	68bb      	ldr	r3, [r7, #8]
 80070f8:	4a06      	ldr	r2, [pc, #24]	@ (8007114 <vApplicationGetIdleTaskMemory+0x30>)
 80070fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	2280      	movs	r2, #128	@ 0x80
 8007100:	601a      	str	r2, [r3, #0]
}
 8007102:	bf00      	nop
 8007104:	3714      	adds	r7, #20
 8007106:	46bd      	mov	sp, r7
 8007108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800710c:	4770      	bx	lr
 800710e:	bf00      	nop
 8007110:	200407fc 	.word	0x200407fc
 8007114:	200408a4 	.word	0x200408a4

08007118 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007118:	b480      	push	{r7}
 800711a:	b085      	sub	sp, #20
 800711c:	af00      	add	r7, sp, #0
 800711e:	60f8      	str	r0, [r7, #12]
 8007120:	60b9      	str	r1, [r7, #8]
 8007122:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007124:	68fb      	ldr	r3, [r7, #12]
 8007126:	4a07      	ldr	r2, [pc, #28]	@ (8007144 <vApplicationGetTimerTaskMemory+0x2c>)
 8007128:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800712a:	68bb      	ldr	r3, [r7, #8]
 800712c:	4a06      	ldr	r2, [pc, #24]	@ (8007148 <vApplicationGetTimerTaskMemory+0x30>)
 800712e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007136:	601a      	str	r2, [r3, #0]
}
 8007138:	bf00      	nop
 800713a:	3714      	adds	r7, #20
 800713c:	46bd      	mov	sp, r7
 800713e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007142:	4770      	bx	lr
 8007144:	20040aa4 	.word	0x20040aa4
 8007148:	20040b4c 	.word	0x20040b4c

0800714c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800714c:	b480      	push	{r7}
 800714e:	b083      	sub	sp, #12
 8007150:	af00      	add	r7, sp, #0
 8007152:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f103 0208 	add.w	r2, r3, #8
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f04f 32ff 	mov.w	r2, #4294967295
 8007164:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	f103 0208 	add.w	r2, r3, #8
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f103 0208 	add.w	r2, r3, #8
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	2200      	movs	r2, #0
 800717e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007180:	bf00      	nop
 8007182:	370c      	adds	r7, #12
 8007184:	46bd      	mov	sp, r7
 8007186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718a:	4770      	bx	lr

0800718c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800718c:	b480      	push	{r7}
 800718e:	b083      	sub	sp, #12
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2200      	movs	r2, #0
 8007198:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800719a:	bf00      	nop
 800719c:	370c      	adds	r7, #12
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr

080071a6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80071a6:	b480      	push	{r7}
 80071a8:	b085      	sub	sp, #20
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
 80071ae:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	689a      	ldr	r2, [r3, #8]
 80071c0:	683b      	ldr	r3, [r7, #0]
 80071c2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	689b      	ldr	r3, [r3, #8]
 80071c8:	683a      	ldr	r2, [r7, #0]
 80071ca:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80071cc:	68fb      	ldr	r3, [r7, #12]
 80071ce:	683a      	ldr	r2, [r7, #0]
 80071d0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	1c5a      	adds	r2, r3, #1
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	601a      	str	r2, [r3, #0]
}
 80071e2:	bf00      	nop
 80071e4:	3714      	adds	r7, #20
 80071e6:	46bd      	mov	sp, r7
 80071e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ec:	4770      	bx	lr

080071ee <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80071ee:	b480      	push	{r7}
 80071f0:	b085      	sub	sp, #20
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
 80071f6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007204:	d103      	bne.n	800720e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	691b      	ldr	r3, [r3, #16]
 800720a:	60fb      	str	r3, [r7, #12]
 800720c:	e00c      	b.n	8007228 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	3308      	adds	r3, #8
 8007212:	60fb      	str	r3, [r7, #12]
 8007214:	e002      	b.n	800721c <vListInsert+0x2e>
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	685b      	ldr	r3, [r3, #4]
 800721a:	60fb      	str	r3, [r7, #12]
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	685b      	ldr	r3, [r3, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68ba      	ldr	r2, [r7, #8]
 8007224:	429a      	cmp	r2, r3
 8007226:	d2f6      	bcs.n	8007216 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	685a      	ldr	r2, [r3, #4]
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007230:	683b      	ldr	r3, [r7, #0]
 8007232:	685b      	ldr	r3, [r3, #4]
 8007234:	683a      	ldr	r2, [r7, #0]
 8007236:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007238:	683b      	ldr	r3, [r7, #0]
 800723a:	68fa      	ldr	r2, [r7, #12]
 800723c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	683a      	ldr	r2, [r7, #0]
 8007242:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	1c5a      	adds	r2, r3, #1
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	601a      	str	r2, [r3, #0]
}
 8007254:	bf00      	nop
 8007256:	3714      	adds	r7, #20
 8007258:	46bd      	mov	sp, r7
 800725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800725e:	4770      	bx	lr

08007260 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007260:	b480      	push	{r7}
 8007262:	b085      	sub	sp, #20
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	691b      	ldr	r3, [r3, #16]
 800726c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	685b      	ldr	r3, [r3, #4]
 8007272:	687a      	ldr	r2, [r7, #4]
 8007274:	6892      	ldr	r2, [r2, #8]
 8007276:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	687a      	ldr	r2, [r7, #4]
 800727e:	6852      	ldr	r2, [r2, #4]
 8007280:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	685b      	ldr	r3, [r3, #4]
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	429a      	cmp	r2, r3
 800728a:	d103      	bne.n	8007294 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	689a      	ldr	r2, [r3, #8]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2200      	movs	r2, #0
 8007298:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	1e5a      	subs	r2, r3, #1
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	681b      	ldr	r3, [r3, #0]
}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3714      	adds	r7, #20
 80072ac:	46bd      	mov	sp, r7
 80072ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b2:	4770      	bx	lr

080072b4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b084      	sub	sp, #16
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	6078      	str	r0, [r7, #4]
 80072bc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d10b      	bne.n	80072e0 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80072c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072cc:	f383 8811 	msr	BASEPRI, r3
 80072d0:	f3bf 8f6f 	isb	sy
 80072d4:	f3bf 8f4f 	dsb	sy
 80072d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80072da:	bf00      	nop
 80072dc:	bf00      	nop
 80072de:	e7fd      	b.n	80072dc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80072e0:	f002 fca2 	bl	8009c28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	681a      	ldr	r2, [r3, #0]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80072ec:	68f9      	ldr	r1, [r7, #12]
 80072ee:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80072f0:	fb01 f303 	mul.w	r3, r1, r3
 80072f4:	441a      	add	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	2200      	movs	r2, #0
 80072fe:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007310:	3b01      	subs	r3, #1
 8007312:	68f9      	ldr	r1, [r7, #12]
 8007314:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007316:	fb01 f303 	mul.w	r3, r1, r3
 800731a:	441a      	add	r2, r3
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	22ff      	movs	r2, #255	@ 0xff
 8007324:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	22ff      	movs	r2, #255	@ 0xff
 800732c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d114      	bne.n	8007360 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d01a      	beq.n	8007374 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	3310      	adds	r3, #16
 8007342:	4618      	mov	r0, r3
 8007344:	f001 fc3e 	bl	8008bc4 <xTaskRemoveFromEventList>
 8007348:	4603      	mov	r3, r0
 800734a:	2b00      	cmp	r3, #0
 800734c:	d012      	beq.n	8007374 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800734e:	4b0d      	ldr	r3, [pc, #52]	@ (8007384 <xQueueGenericReset+0xd0>)
 8007350:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007354:	601a      	str	r2, [r3, #0]
 8007356:	f3bf 8f4f 	dsb	sy
 800735a:	f3bf 8f6f 	isb	sy
 800735e:	e009      	b.n	8007374 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	3310      	adds	r3, #16
 8007364:	4618      	mov	r0, r3
 8007366:	f7ff fef1 	bl	800714c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	3324      	adds	r3, #36	@ 0x24
 800736e:	4618      	mov	r0, r3
 8007370:	f7ff feec 	bl	800714c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007374:	f002 fc8a 	bl	8009c8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007378:	2301      	movs	r3, #1
}
 800737a:	4618      	mov	r0, r3
 800737c:	3710      	adds	r7, #16
 800737e:	46bd      	mov	sp, r7
 8007380:	bd80      	pop	{r7, pc}
 8007382:	bf00      	nop
 8007384:	e000ed04 	.word	0xe000ed04

08007388 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007388:	b580      	push	{r7, lr}
 800738a:	b08e      	sub	sp, #56	@ 0x38
 800738c:	af02      	add	r7, sp, #8
 800738e:	60f8      	str	r0, [r7, #12]
 8007390:	60b9      	str	r1, [r7, #8]
 8007392:	607a      	str	r2, [r7, #4]
 8007394:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d10b      	bne.n	80073b4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800739c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073a0:	f383 8811 	msr	BASEPRI, r3
 80073a4:	f3bf 8f6f 	isb	sy
 80073a8:	f3bf 8f4f 	dsb	sy
 80073ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80073ae:	bf00      	nop
 80073b0:	bf00      	nop
 80073b2:	e7fd      	b.n	80073b0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80073b4:	683b      	ldr	r3, [r7, #0]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d10b      	bne.n	80073d2 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80073ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073be:	f383 8811 	msr	BASEPRI, r3
 80073c2:	f3bf 8f6f 	isb	sy
 80073c6:	f3bf 8f4f 	dsb	sy
 80073ca:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80073cc:	bf00      	nop
 80073ce:	bf00      	nop
 80073d0:	e7fd      	b.n	80073ce <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d002      	beq.n	80073de <xQueueGenericCreateStatic+0x56>
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d001      	beq.n	80073e2 <xQueueGenericCreateStatic+0x5a>
 80073de:	2301      	movs	r3, #1
 80073e0:	e000      	b.n	80073e4 <xQueueGenericCreateStatic+0x5c>
 80073e2:	2300      	movs	r3, #0
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d10b      	bne.n	8007400 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80073e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073ec:	f383 8811 	msr	BASEPRI, r3
 80073f0:	f3bf 8f6f 	isb	sy
 80073f4:	f3bf 8f4f 	dsb	sy
 80073f8:	623b      	str	r3, [r7, #32]
}
 80073fa:	bf00      	nop
 80073fc:	bf00      	nop
 80073fe:	e7fd      	b.n	80073fc <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d102      	bne.n	800740c <xQueueGenericCreateStatic+0x84>
 8007406:	68bb      	ldr	r3, [r7, #8]
 8007408:	2b00      	cmp	r3, #0
 800740a:	d101      	bne.n	8007410 <xQueueGenericCreateStatic+0x88>
 800740c:	2301      	movs	r3, #1
 800740e:	e000      	b.n	8007412 <xQueueGenericCreateStatic+0x8a>
 8007410:	2300      	movs	r3, #0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d10b      	bne.n	800742e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007416:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800741a:	f383 8811 	msr	BASEPRI, r3
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	f3bf 8f4f 	dsb	sy
 8007426:	61fb      	str	r3, [r7, #28]
}
 8007428:	bf00      	nop
 800742a:	bf00      	nop
 800742c:	e7fd      	b.n	800742a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800742e:	2350      	movs	r3, #80	@ 0x50
 8007430:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007432:	697b      	ldr	r3, [r7, #20]
 8007434:	2b50      	cmp	r3, #80	@ 0x50
 8007436:	d00b      	beq.n	8007450 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007438:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800743c:	f383 8811 	msr	BASEPRI, r3
 8007440:	f3bf 8f6f 	isb	sy
 8007444:	f3bf 8f4f 	dsb	sy
 8007448:	61bb      	str	r3, [r7, #24]
}
 800744a:	bf00      	nop
 800744c:	bf00      	nop
 800744e:	e7fd      	b.n	800744c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007450:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007458:	2b00      	cmp	r3, #0
 800745a:	d00d      	beq.n	8007478 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800745c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800745e:	2201      	movs	r2, #1
 8007460:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007464:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007468:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800746a:	9300      	str	r3, [sp, #0]
 800746c:	4613      	mov	r3, r2
 800746e:	687a      	ldr	r2, [r7, #4]
 8007470:	68b9      	ldr	r1, [r7, #8]
 8007472:	68f8      	ldr	r0, [r7, #12]
 8007474:	f000 f840 	bl	80074f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800747a:	4618      	mov	r0, r3
 800747c:	3730      	adds	r7, #48	@ 0x30
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007482:	b580      	push	{r7, lr}
 8007484:	b08a      	sub	sp, #40	@ 0x28
 8007486:	af02      	add	r7, sp, #8
 8007488:	60f8      	str	r0, [r7, #12]
 800748a:	60b9      	str	r1, [r7, #8]
 800748c:	4613      	mov	r3, r2
 800748e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	2b00      	cmp	r3, #0
 8007494:	d10b      	bne.n	80074ae <xQueueGenericCreate+0x2c>
	__asm volatile
 8007496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800749a:	f383 8811 	msr	BASEPRI, r3
 800749e:	f3bf 8f6f 	isb	sy
 80074a2:	f3bf 8f4f 	dsb	sy
 80074a6:	613b      	str	r3, [r7, #16]
}
 80074a8:	bf00      	nop
 80074aa:	bf00      	nop
 80074ac:	e7fd      	b.n	80074aa <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	68ba      	ldr	r2, [r7, #8]
 80074b2:	fb02 f303 	mul.w	r3, r2, r3
 80074b6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80074b8:	69fb      	ldr	r3, [r7, #28]
 80074ba:	3350      	adds	r3, #80	@ 0x50
 80074bc:	4618      	mov	r0, r3
 80074be:	f002 fcd5 	bl	8009e6c <pvPortMalloc>
 80074c2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80074c4:	69bb      	ldr	r3, [r7, #24]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d011      	beq.n	80074ee <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80074ca:	69bb      	ldr	r3, [r7, #24]
 80074cc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80074ce:	697b      	ldr	r3, [r7, #20]
 80074d0:	3350      	adds	r3, #80	@ 0x50
 80074d2:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	2200      	movs	r2, #0
 80074d8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80074dc:	79fa      	ldrb	r2, [r7, #7]
 80074de:	69bb      	ldr	r3, [r7, #24]
 80074e0:	9300      	str	r3, [sp, #0]
 80074e2:	4613      	mov	r3, r2
 80074e4:	697a      	ldr	r2, [r7, #20]
 80074e6:	68b9      	ldr	r1, [r7, #8]
 80074e8:	68f8      	ldr	r0, [r7, #12]
 80074ea:	f000 f805 	bl	80074f8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80074ee:	69bb      	ldr	r3, [r7, #24]
	}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3720      	adds	r7, #32
 80074f4:	46bd      	mov	sp, r7
 80074f6:	bd80      	pop	{r7, pc}

080074f8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80074f8:	b580      	push	{r7, lr}
 80074fa:	b084      	sub	sp, #16
 80074fc:	af00      	add	r7, sp, #0
 80074fe:	60f8      	str	r0, [r7, #12]
 8007500:	60b9      	str	r1, [r7, #8]
 8007502:	607a      	str	r2, [r7, #4]
 8007504:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d103      	bne.n	8007514 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800750c:	69bb      	ldr	r3, [r7, #24]
 800750e:	69ba      	ldr	r2, [r7, #24]
 8007510:	601a      	str	r2, [r3, #0]
 8007512:	e002      	b.n	800751a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	68fa      	ldr	r2, [r7, #12]
 800751e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007520:	69bb      	ldr	r3, [r7, #24]
 8007522:	68ba      	ldr	r2, [r7, #8]
 8007524:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007526:	2101      	movs	r1, #1
 8007528:	69b8      	ldr	r0, [r7, #24]
 800752a:	f7ff fec3 	bl	80072b4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800752e:	69bb      	ldr	r3, [r7, #24]
 8007530:	78fa      	ldrb	r2, [r7, #3]
 8007532:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007536:	bf00      	nop
 8007538:	3710      	adds	r7, #16
 800753a:	46bd      	mov	sp, r7
 800753c:	bd80      	pop	{r7, pc}

0800753e <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 800753e:	b580      	push	{r7, lr}
 8007540:	b08a      	sub	sp, #40	@ 0x28
 8007542:	af02      	add	r7, sp, #8
 8007544:	60f8      	str	r0, [r7, #12]
 8007546:	60b9      	str	r1, [r7, #8]
 8007548:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d10b      	bne.n	8007568 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007554:	f383 8811 	msr	BASEPRI, r3
 8007558:	f3bf 8f6f 	isb	sy
 800755c:	f3bf 8f4f 	dsb	sy
 8007560:	61bb      	str	r3, [r7, #24]
}
 8007562:	bf00      	nop
 8007564:	bf00      	nop
 8007566:	e7fd      	b.n	8007564 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007568:	68ba      	ldr	r2, [r7, #8]
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	429a      	cmp	r2, r3
 800756e:	d90b      	bls.n	8007588 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007570:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007574:	f383 8811 	msr	BASEPRI, r3
 8007578:	f3bf 8f6f 	isb	sy
 800757c:	f3bf 8f4f 	dsb	sy
 8007580:	617b      	str	r3, [r7, #20]
}
 8007582:	bf00      	nop
 8007584:	bf00      	nop
 8007586:	e7fd      	b.n	8007584 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007588:	2302      	movs	r3, #2
 800758a:	9300      	str	r3, [sp, #0]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2200      	movs	r2, #0
 8007590:	2100      	movs	r1, #0
 8007592:	68f8      	ldr	r0, [r7, #12]
 8007594:	f7ff fef8 	bl	8007388 <xQueueGenericCreateStatic>
 8007598:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800759a:	69fb      	ldr	r3, [r7, #28]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d002      	beq.n	80075a6 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80075a0:	69fb      	ldr	r3, [r7, #28]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80075a6:	69fb      	ldr	r3, [r7, #28]
	}
 80075a8:	4618      	mov	r0, r3
 80075aa:	3720      	adds	r7, #32
 80075ac:	46bd      	mov	sp, r7
 80075ae:	bd80      	pop	{r7, pc}

080075b0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b086      	sub	sp, #24
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2b00      	cmp	r3, #0
 80075be:	d10b      	bne.n	80075d8 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80075c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c4:	f383 8811 	msr	BASEPRI, r3
 80075c8:	f3bf 8f6f 	isb	sy
 80075cc:	f3bf 8f4f 	dsb	sy
 80075d0:	613b      	str	r3, [r7, #16]
}
 80075d2:	bf00      	nop
 80075d4:	bf00      	nop
 80075d6:	e7fd      	b.n	80075d4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80075d8:	683a      	ldr	r2, [r7, #0]
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	429a      	cmp	r2, r3
 80075de:	d90b      	bls.n	80075f8 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80075e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075e4:	f383 8811 	msr	BASEPRI, r3
 80075e8:	f3bf 8f6f 	isb	sy
 80075ec:	f3bf 8f4f 	dsb	sy
 80075f0:	60fb      	str	r3, [r7, #12]
}
 80075f2:	bf00      	nop
 80075f4:	bf00      	nop
 80075f6:	e7fd      	b.n	80075f4 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80075f8:	2202      	movs	r2, #2
 80075fa:	2100      	movs	r1, #0
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f7ff ff40 	bl	8007482 <xQueueGenericCreate>
 8007602:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d002      	beq.n	8007610 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800760a:	697b      	ldr	r3, [r7, #20]
 800760c:	683a      	ldr	r2, [r7, #0]
 800760e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007610:	697b      	ldr	r3, [r7, #20]
	}
 8007612:	4618      	mov	r0, r3
 8007614:	3718      	adds	r7, #24
 8007616:	46bd      	mov	sp, r7
 8007618:	bd80      	pop	{r7, pc}
	...

0800761c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b08e      	sub	sp, #56	@ 0x38
 8007620:	af00      	add	r7, sp, #0
 8007622:	60f8      	str	r0, [r7, #12]
 8007624:	60b9      	str	r1, [r7, #8]
 8007626:	607a      	str	r2, [r7, #4]
 8007628:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800762a:	2300      	movs	r3, #0
 800762c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007634:	2b00      	cmp	r3, #0
 8007636:	d10b      	bne.n	8007650 <xQueueGenericSend+0x34>
	__asm volatile
 8007638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800763c:	f383 8811 	msr	BASEPRI, r3
 8007640:	f3bf 8f6f 	isb	sy
 8007644:	f3bf 8f4f 	dsb	sy
 8007648:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800764a:	bf00      	nop
 800764c:	bf00      	nop
 800764e:	e7fd      	b.n	800764c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d103      	bne.n	800765e <xQueueGenericSend+0x42>
 8007656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007658:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800765a:	2b00      	cmp	r3, #0
 800765c:	d101      	bne.n	8007662 <xQueueGenericSend+0x46>
 800765e:	2301      	movs	r3, #1
 8007660:	e000      	b.n	8007664 <xQueueGenericSend+0x48>
 8007662:	2300      	movs	r3, #0
 8007664:	2b00      	cmp	r3, #0
 8007666:	d10b      	bne.n	8007680 <xQueueGenericSend+0x64>
	__asm volatile
 8007668:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800766c:	f383 8811 	msr	BASEPRI, r3
 8007670:	f3bf 8f6f 	isb	sy
 8007674:	f3bf 8f4f 	dsb	sy
 8007678:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800767a:	bf00      	nop
 800767c:	bf00      	nop
 800767e:	e7fd      	b.n	800767c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	2b02      	cmp	r3, #2
 8007684:	d103      	bne.n	800768e <xQueueGenericSend+0x72>
 8007686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800768a:	2b01      	cmp	r3, #1
 800768c:	d101      	bne.n	8007692 <xQueueGenericSend+0x76>
 800768e:	2301      	movs	r3, #1
 8007690:	e000      	b.n	8007694 <xQueueGenericSend+0x78>
 8007692:	2300      	movs	r3, #0
 8007694:	2b00      	cmp	r3, #0
 8007696:	d10b      	bne.n	80076b0 <xQueueGenericSend+0x94>
	__asm volatile
 8007698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769c:	f383 8811 	msr	BASEPRI, r3
 80076a0:	f3bf 8f6f 	isb	sy
 80076a4:	f3bf 8f4f 	dsb	sy
 80076a8:	623b      	str	r3, [r7, #32]
}
 80076aa:	bf00      	nop
 80076ac:	bf00      	nop
 80076ae:	e7fd      	b.n	80076ac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80076b0:	f001 fc4e 	bl	8008f50 <xTaskGetSchedulerState>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d102      	bne.n	80076c0 <xQueueGenericSend+0xa4>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d101      	bne.n	80076c4 <xQueueGenericSend+0xa8>
 80076c0:	2301      	movs	r3, #1
 80076c2:	e000      	b.n	80076c6 <xQueueGenericSend+0xaa>
 80076c4:	2300      	movs	r3, #0
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d10b      	bne.n	80076e2 <xQueueGenericSend+0xc6>
	__asm volatile
 80076ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ce:	f383 8811 	msr	BASEPRI, r3
 80076d2:	f3bf 8f6f 	isb	sy
 80076d6:	f3bf 8f4f 	dsb	sy
 80076da:	61fb      	str	r3, [r7, #28]
}
 80076dc:	bf00      	nop
 80076de:	bf00      	nop
 80076e0:	e7fd      	b.n	80076de <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80076e2:	f002 faa1 	bl	8009c28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80076e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80076ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80076ee:	429a      	cmp	r2, r3
 80076f0:	d302      	bcc.n	80076f8 <xQueueGenericSend+0xdc>
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	2b02      	cmp	r3, #2
 80076f6:	d129      	bne.n	800774c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80076f8:	683a      	ldr	r2, [r7, #0]
 80076fa:	68b9      	ldr	r1, [r7, #8]
 80076fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80076fe:	f000 fc6d 	bl	8007fdc <prvCopyDataToQueue>
 8007702:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007708:	2b00      	cmp	r3, #0
 800770a:	d010      	beq.n	800772e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800770c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770e:	3324      	adds	r3, #36	@ 0x24
 8007710:	4618      	mov	r0, r3
 8007712:	f001 fa57 	bl	8008bc4 <xTaskRemoveFromEventList>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d013      	beq.n	8007744 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800771c:	4b3f      	ldr	r3, [pc, #252]	@ (800781c <xQueueGenericSend+0x200>)
 800771e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007722:	601a      	str	r2, [r3, #0]
 8007724:	f3bf 8f4f 	dsb	sy
 8007728:	f3bf 8f6f 	isb	sy
 800772c:	e00a      	b.n	8007744 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800772e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007730:	2b00      	cmp	r3, #0
 8007732:	d007      	beq.n	8007744 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007734:	4b39      	ldr	r3, [pc, #228]	@ (800781c <xQueueGenericSend+0x200>)
 8007736:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800773a:	601a      	str	r2, [r3, #0]
 800773c:	f3bf 8f4f 	dsb	sy
 8007740:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007744:	f002 faa2 	bl	8009c8c <vPortExitCritical>
				return pdPASS;
 8007748:	2301      	movs	r3, #1
 800774a:	e063      	b.n	8007814 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d103      	bne.n	800775a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007752:	f002 fa9b 	bl	8009c8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007756:	2300      	movs	r3, #0
 8007758:	e05c      	b.n	8007814 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800775a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800775c:	2b00      	cmp	r3, #0
 800775e:	d106      	bne.n	800776e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007760:	f107 0314 	add.w	r3, r7, #20
 8007764:	4618      	mov	r0, r3
 8007766:	f001 fa91 	bl	8008c8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800776a:	2301      	movs	r3, #1
 800776c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800776e:	f002 fa8d 	bl	8009c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007772:	f000 fff9 	bl	8008768 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007776:	f002 fa57 	bl	8009c28 <vPortEnterCritical>
 800777a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007780:	b25b      	sxtb	r3, r3
 8007782:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007786:	d103      	bne.n	8007790 <xQueueGenericSend+0x174>
 8007788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800778a:	2200      	movs	r2, #0
 800778c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007792:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007796:	b25b      	sxtb	r3, r3
 8007798:	f1b3 3fff 	cmp.w	r3, #4294967295
 800779c:	d103      	bne.n	80077a6 <xQueueGenericSend+0x18a>
 800779e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077a0:	2200      	movs	r2, #0
 80077a2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80077a6:	f002 fa71 	bl	8009c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80077aa:	1d3a      	adds	r2, r7, #4
 80077ac:	f107 0314 	add.w	r3, r7, #20
 80077b0:	4611      	mov	r1, r2
 80077b2:	4618      	mov	r0, r3
 80077b4:	f001 fa80 	bl	8008cb8 <xTaskCheckForTimeOut>
 80077b8:	4603      	mov	r3, r0
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d124      	bne.n	8007808 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80077be:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077c0:	f000 fd04 	bl	80081cc <prvIsQueueFull>
 80077c4:	4603      	mov	r3, r0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d018      	beq.n	80077fc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80077ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077cc:	3310      	adds	r3, #16
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	4611      	mov	r1, r2
 80077d2:	4618      	mov	r0, r3
 80077d4:	f001 f9a4 	bl	8008b20 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80077d8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077da:	f000 fc8f 	bl	80080fc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80077de:	f000 ffd1 	bl	8008784 <xTaskResumeAll>
 80077e2:	4603      	mov	r3, r0
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	f47f af7c 	bne.w	80076e2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80077ea:	4b0c      	ldr	r3, [pc, #48]	@ (800781c <xQueueGenericSend+0x200>)
 80077ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077f0:	601a      	str	r2, [r3, #0]
 80077f2:	f3bf 8f4f 	dsb	sy
 80077f6:	f3bf 8f6f 	isb	sy
 80077fa:	e772      	b.n	80076e2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80077fc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80077fe:	f000 fc7d 	bl	80080fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007802:	f000 ffbf 	bl	8008784 <xTaskResumeAll>
 8007806:	e76c      	b.n	80076e2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007808:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800780a:	f000 fc77 	bl	80080fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800780e:	f000 ffb9 	bl	8008784 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007812:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007814:	4618      	mov	r0, r3
 8007816:	3738      	adds	r7, #56	@ 0x38
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}
 800781c:	e000ed04 	.word	0xe000ed04

08007820 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b090      	sub	sp, #64	@ 0x40
 8007824:	af00      	add	r7, sp, #0
 8007826:	60f8      	str	r0, [r7, #12]
 8007828:	60b9      	str	r1, [r7, #8]
 800782a:	607a      	str	r2, [r7, #4]
 800782c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007834:	2b00      	cmp	r3, #0
 8007836:	d10b      	bne.n	8007850 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800783c:	f383 8811 	msr	BASEPRI, r3
 8007840:	f3bf 8f6f 	isb	sy
 8007844:	f3bf 8f4f 	dsb	sy
 8007848:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800784a:	bf00      	nop
 800784c:	bf00      	nop
 800784e:	e7fd      	b.n	800784c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d103      	bne.n	800785e <xQueueGenericSendFromISR+0x3e>
 8007856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800785a:	2b00      	cmp	r3, #0
 800785c:	d101      	bne.n	8007862 <xQueueGenericSendFromISR+0x42>
 800785e:	2301      	movs	r3, #1
 8007860:	e000      	b.n	8007864 <xQueueGenericSendFromISR+0x44>
 8007862:	2300      	movs	r3, #0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d10b      	bne.n	8007880 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007868:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800786c:	f383 8811 	msr	BASEPRI, r3
 8007870:	f3bf 8f6f 	isb	sy
 8007874:	f3bf 8f4f 	dsb	sy
 8007878:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800787a:	bf00      	nop
 800787c:	bf00      	nop
 800787e:	e7fd      	b.n	800787c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	2b02      	cmp	r3, #2
 8007884:	d103      	bne.n	800788e <xQueueGenericSendFromISR+0x6e>
 8007886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007888:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800788a:	2b01      	cmp	r3, #1
 800788c:	d101      	bne.n	8007892 <xQueueGenericSendFromISR+0x72>
 800788e:	2301      	movs	r3, #1
 8007890:	e000      	b.n	8007894 <xQueueGenericSendFromISR+0x74>
 8007892:	2300      	movs	r3, #0
 8007894:	2b00      	cmp	r3, #0
 8007896:	d10b      	bne.n	80078b0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800789c:	f383 8811 	msr	BASEPRI, r3
 80078a0:	f3bf 8f6f 	isb	sy
 80078a4:	f3bf 8f4f 	dsb	sy
 80078a8:	623b      	str	r3, [r7, #32]
}
 80078aa:	bf00      	nop
 80078ac:	bf00      	nop
 80078ae:	e7fd      	b.n	80078ac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80078b0:	f002 fa9a 	bl	8009de8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80078b4:	f3ef 8211 	mrs	r2, BASEPRI
 80078b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078bc:	f383 8811 	msr	BASEPRI, r3
 80078c0:	f3bf 8f6f 	isb	sy
 80078c4:	f3bf 8f4f 	dsb	sy
 80078c8:	61fa      	str	r2, [r7, #28]
 80078ca:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80078cc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80078ce:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80078d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078d8:	429a      	cmp	r2, r3
 80078da:	d302      	bcc.n	80078e2 <xQueueGenericSendFromISR+0xc2>
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	2b02      	cmp	r3, #2
 80078e0:	d12f      	bne.n	8007942 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80078e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80078e8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80078ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80078f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80078f2:	683a      	ldr	r2, [r7, #0]
 80078f4:	68b9      	ldr	r1, [r7, #8]
 80078f6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80078f8:	f000 fb70 	bl	8007fdc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80078fc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8007900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007904:	d112      	bne.n	800792c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800790a:	2b00      	cmp	r3, #0
 800790c:	d016      	beq.n	800793c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800790e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007910:	3324      	adds	r3, #36	@ 0x24
 8007912:	4618      	mov	r0, r3
 8007914:	f001 f956 	bl	8008bc4 <xTaskRemoveFromEventList>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d00e      	beq.n	800793c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d00b      	beq.n	800793c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	601a      	str	r2, [r3, #0]
 800792a:	e007      	b.n	800793c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800792c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8007930:	3301      	adds	r3, #1
 8007932:	b2db      	uxtb	r3, r3
 8007934:	b25a      	sxtb	r2, r3
 8007936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007938:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800793c:	2301      	movs	r3, #1
 800793e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8007940:	e001      	b.n	8007946 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007942:	2300      	movs	r3, #0
 8007944:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007946:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007948:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007950:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007952:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007954:	4618      	mov	r0, r3
 8007956:	3740      	adds	r7, #64	@ 0x40
 8007958:	46bd      	mov	sp, r7
 800795a:	bd80      	pop	{r7, pc}

0800795c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b08e      	sub	sp, #56	@ 0x38
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
 8007964:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800796a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800796c:	2b00      	cmp	r3, #0
 800796e:	d10b      	bne.n	8007988 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8007970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007974:	f383 8811 	msr	BASEPRI, r3
 8007978:	f3bf 8f6f 	isb	sy
 800797c:	f3bf 8f4f 	dsb	sy
 8007980:	623b      	str	r3, [r7, #32]
}
 8007982:	bf00      	nop
 8007984:	bf00      	nop
 8007986:	e7fd      	b.n	8007984 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007988:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800798a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800798c:	2b00      	cmp	r3, #0
 800798e:	d00b      	beq.n	80079a8 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8007990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007994:	f383 8811 	msr	BASEPRI, r3
 8007998:	f3bf 8f6f 	isb	sy
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	61fb      	str	r3, [r7, #28]
}
 80079a2:	bf00      	nop
 80079a4:	bf00      	nop
 80079a6:	e7fd      	b.n	80079a4 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80079a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d103      	bne.n	80079b8 <xQueueGiveFromISR+0x5c>
 80079b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d101      	bne.n	80079bc <xQueueGiveFromISR+0x60>
 80079b8:	2301      	movs	r3, #1
 80079ba:	e000      	b.n	80079be <xQueueGiveFromISR+0x62>
 80079bc:	2300      	movs	r3, #0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10b      	bne.n	80079da <xQueueGiveFromISR+0x7e>
	__asm volatile
 80079c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c6:	f383 8811 	msr	BASEPRI, r3
 80079ca:	f3bf 8f6f 	isb	sy
 80079ce:	f3bf 8f4f 	dsb	sy
 80079d2:	61bb      	str	r3, [r7, #24]
}
 80079d4:	bf00      	nop
 80079d6:	bf00      	nop
 80079d8:	e7fd      	b.n	80079d6 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80079da:	f002 fa05 	bl	8009de8 <vPortValidateInterruptPriority>
	__asm volatile
 80079de:	f3ef 8211 	mrs	r2, BASEPRI
 80079e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e6:	f383 8811 	msr	BASEPRI, r3
 80079ea:	f3bf 8f6f 	isb	sy
 80079ee:	f3bf 8f4f 	dsb	sy
 80079f2:	617a      	str	r2, [r7, #20]
 80079f4:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80079f6:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80079f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80079fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079fe:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a06:	429a      	cmp	r2, r3
 8007a08:	d22b      	bcs.n	8007a62 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8007a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007a10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8007a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a16:	1c5a      	adds	r2, r3, #1
 8007a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a1a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8007a1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a24:	d112      	bne.n	8007a4c <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d016      	beq.n	8007a5c <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007a2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a30:	3324      	adds	r3, #36	@ 0x24
 8007a32:	4618      	mov	r0, r3
 8007a34:	f001 f8c6 	bl	8008bc4 <xTaskRemoveFromEventList>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d00e      	beq.n	8007a5c <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d00b      	beq.n	8007a5c <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	2201      	movs	r2, #1
 8007a48:	601a      	str	r2, [r3, #0]
 8007a4a:	e007      	b.n	8007a5c <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8007a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007a50:	3301      	adds	r3, #1
 8007a52:	b2db      	uxtb	r3, r3
 8007a54:	b25a      	sxtb	r2, r3
 8007a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007a58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a60:	e001      	b.n	8007a66 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8007a62:	2300      	movs	r3, #0
 8007a64:	637b      	str	r3, [r7, #52]	@ 0x34
 8007a66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a68:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	f383 8811 	msr	BASEPRI, r3
}
 8007a70:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007a72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	3738      	adds	r7, #56	@ 0x38
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bd80      	pop	{r7, pc}

08007a7c <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	b08c      	sub	sp, #48	@ 0x30
 8007a80:	af00      	add	r7, sp, #0
 8007a82:	60f8      	str	r0, [r7, #12]
 8007a84:	60b9      	str	r1, [r7, #8]
 8007a86:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8007a88:	2300      	movs	r3, #0
 8007a8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d10b      	bne.n	8007aae <xQueueReceive+0x32>
	__asm volatile
 8007a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a9a:	f383 8811 	msr	BASEPRI, r3
 8007a9e:	f3bf 8f6f 	isb	sy
 8007aa2:	f3bf 8f4f 	dsb	sy
 8007aa6:	623b      	str	r3, [r7, #32]
}
 8007aa8:	bf00      	nop
 8007aaa:	bf00      	nop
 8007aac:	e7fd      	b.n	8007aaa <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007aae:	68bb      	ldr	r3, [r7, #8]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d103      	bne.n	8007abc <xQueueReceive+0x40>
 8007ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d101      	bne.n	8007ac0 <xQueueReceive+0x44>
 8007abc:	2301      	movs	r3, #1
 8007abe:	e000      	b.n	8007ac2 <xQueueReceive+0x46>
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d10b      	bne.n	8007ade <xQueueReceive+0x62>
	__asm volatile
 8007ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aca:	f383 8811 	msr	BASEPRI, r3
 8007ace:	f3bf 8f6f 	isb	sy
 8007ad2:	f3bf 8f4f 	dsb	sy
 8007ad6:	61fb      	str	r3, [r7, #28]
}
 8007ad8:	bf00      	nop
 8007ada:	bf00      	nop
 8007adc:	e7fd      	b.n	8007ada <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007ade:	f001 fa37 	bl	8008f50 <xTaskGetSchedulerState>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d102      	bne.n	8007aee <xQueueReceive+0x72>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d101      	bne.n	8007af2 <xQueueReceive+0x76>
 8007aee:	2301      	movs	r3, #1
 8007af0:	e000      	b.n	8007af4 <xQueueReceive+0x78>
 8007af2:	2300      	movs	r3, #0
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d10b      	bne.n	8007b10 <xQueueReceive+0x94>
	__asm volatile
 8007af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007afc:	f383 8811 	msr	BASEPRI, r3
 8007b00:	f3bf 8f6f 	isb	sy
 8007b04:	f3bf 8f4f 	dsb	sy
 8007b08:	61bb      	str	r3, [r7, #24]
}
 8007b0a:	bf00      	nop
 8007b0c:	bf00      	nop
 8007b0e:	e7fd      	b.n	8007b0c <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007b10:	f002 f88a 	bl	8009c28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b18:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007b1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d01f      	beq.n	8007b60 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007b20:	68b9      	ldr	r1, [r7, #8]
 8007b22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b24:	f000 fac4 	bl	80080b0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007b28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b2a:	1e5a      	subs	r2, r3, #1
 8007b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b2e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007b30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b32:	691b      	ldr	r3, [r3, #16]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d00f      	beq.n	8007b58 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007b38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b3a:	3310      	adds	r3, #16
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	f001 f841 	bl	8008bc4 <xTaskRemoveFromEventList>
 8007b42:	4603      	mov	r3, r0
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d007      	beq.n	8007b58 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007b48:	4b3c      	ldr	r3, [pc, #240]	@ (8007c3c <xQueueReceive+0x1c0>)
 8007b4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b4e:	601a      	str	r2, [r3, #0]
 8007b50:	f3bf 8f4f 	dsb	sy
 8007b54:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007b58:	f002 f898 	bl	8009c8c <vPortExitCritical>
				return pdPASS;
 8007b5c:	2301      	movs	r3, #1
 8007b5e:	e069      	b.n	8007c34 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d103      	bne.n	8007b6e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007b66:	f002 f891 	bl	8009c8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	e062      	b.n	8007c34 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d106      	bne.n	8007b82 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007b74:	f107 0310 	add.w	r3, r7, #16
 8007b78:	4618      	mov	r0, r3
 8007b7a:	f001 f887 	bl	8008c8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007b7e:	2301      	movs	r3, #1
 8007b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007b82:	f002 f883 	bl	8009c8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007b86:	f000 fdef 	bl	8008768 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007b8a:	f002 f84d 	bl	8009c28 <vPortEnterCritical>
 8007b8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b94:	b25b      	sxtb	r3, r3
 8007b96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b9a:	d103      	bne.n	8007ba4 <xQueueReceive+0x128>
 8007b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ba4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007baa:	b25b      	sxtb	r3, r3
 8007bac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bb0:	d103      	bne.n	8007bba <xQueueReceive+0x13e>
 8007bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007bba:	f002 f867 	bl	8009c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007bbe:	1d3a      	adds	r2, r7, #4
 8007bc0:	f107 0310 	add.w	r3, r7, #16
 8007bc4:	4611      	mov	r1, r2
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f001 f876 	bl	8008cb8 <xTaskCheckForTimeOut>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d123      	bne.n	8007c1a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007bd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bd4:	f000 fae4 	bl	80081a0 <prvIsQueueEmpty>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d017      	beq.n	8007c0e <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007bde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be0:	3324      	adds	r3, #36	@ 0x24
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	4611      	mov	r1, r2
 8007be6:	4618      	mov	r0, r3
 8007be8:	f000 ff9a 	bl	8008b20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007bec:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bee:	f000 fa85 	bl	80080fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007bf2:	f000 fdc7 	bl	8008784 <xTaskResumeAll>
 8007bf6:	4603      	mov	r3, r0
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	d189      	bne.n	8007b10 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8007bfc:	4b0f      	ldr	r3, [pc, #60]	@ (8007c3c <xQueueReceive+0x1c0>)
 8007bfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c02:	601a      	str	r2, [r3, #0]
 8007c04:	f3bf 8f4f 	dsb	sy
 8007c08:	f3bf 8f6f 	isb	sy
 8007c0c:	e780      	b.n	8007b10 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8007c0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c10:	f000 fa74 	bl	80080fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007c14:	f000 fdb6 	bl	8008784 <xTaskResumeAll>
 8007c18:	e77a      	b.n	8007b10 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8007c1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c1c:	f000 fa6e 	bl	80080fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007c20:	f000 fdb0 	bl	8008784 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007c24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007c26:	f000 fabb 	bl	80081a0 <prvIsQueueEmpty>
 8007c2a:	4603      	mov	r3, r0
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	f43f af6f 	beq.w	8007b10 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007c32:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007c34:	4618      	mov	r0, r3
 8007c36:	3730      	adds	r7, #48	@ 0x30
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	e000ed04 	.word	0xe000ed04

08007c40 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b08e      	sub	sp, #56	@ 0x38
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
 8007c48:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007c52:	2300      	movs	r3, #0
 8007c54:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007c56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c58:	2b00      	cmp	r3, #0
 8007c5a:	d10b      	bne.n	8007c74 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8007c5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c60:	f383 8811 	msr	BASEPRI, r3
 8007c64:	f3bf 8f6f 	isb	sy
 8007c68:	f3bf 8f4f 	dsb	sy
 8007c6c:	623b      	str	r3, [r7, #32]
}
 8007c6e:	bf00      	nop
 8007c70:	bf00      	nop
 8007c72:	e7fd      	b.n	8007c70 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d00b      	beq.n	8007c94 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8007c7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c80:	f383 8811 	msr	BASEPRI, r3
 8007c84:	f3bf 8f6f 	isb	sy
 8007c88:	f3bf 8f4f 	dsb	sy
 8007c8c:	61fb      	str	r3, [r7, #28]
}
 8007c8e:	bf00      	nop
 8007c90:	bf00      	nop
 8007c92:	e7fd      	b.n	8007c90 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007c94:	f001 f95c 	bl	8008f50 <xTaskGetSchedulerState>
 8007c98:	4603      	mov	r3, r0
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d102      	bne.n	8007ca4 <xQueueSemaphoreTake+0x64>
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d101      	bne.n	8007ca8 <xQueueSemaphoreTake+0x68>
 8007ca4:	2301      	movs	r3, #1
 8007ca6:	e000      	b.n	8007caa <xQueueSemaphoreTake+0x6a>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d10b      	bne.n	8007cc6 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8007cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb2:	f383 8811 	msr	BASEPRI, r3
 8007cb6:	f3bf 8f6f 	isb	sy
 8007cba:	f3bf 8f4f 	dsb	sy
 8007cbe:	61bb      	str	r3, [r7, #24]
}
 8007cc0:	bf00      	nop
 8007cc2:	bf00      	nop
 8007cc4:	e7fd      	b.n	8007cc2 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007cc6:	f001 ffaf 	bl	8009c28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ccc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cce:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8007cd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d024      	beq.n	8007d20 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007cd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007cd8:	1e5a      	subs	r2, r3, #1
 8007cda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cdc:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	d104      	bne.n	8007cf0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007ce6:	f001 faad 	bl	8009244 <pvTaskIncrementMutexHeldCount>
 8007cea:	4602      	mov	r2, r0
 8007cec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cee:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cf2:	691b      	ldr	r3, [r3, #16]
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d00f      	beq.n	8007d18 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007cf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007cfa:	3310      	adds	r3, #16
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	f000 ff61 	bl	8008bc4 <xTaskRemoveFromEventList>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d007      	beq.n	8007d18 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007d08:	4b54      	ldr	r3, [pc, #336]	@ (8007e5c <xQueueSemaphoreTake+0x21c>)
 8007d0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d0e:	601a      	str	r2, [r3, #0]
 8007d10:	f3bf 8f4f 	dsb	sy
 8007d14:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007d18:	f001 ffb8 	bl	8009c8c <vPortExitCritical>
				return pdPASS;
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e098      	b.n	8007e52 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d112      	bne.n	8007d4c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007d26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	d00b      	beq.n	8007d44 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d30:	f383 8811 	msr	BASEPRI, r3
 8007d34:	f3bf 8f6f 	isb	sy
 8007d38:	f3bf 8f4f 	dsb	sy
 8007d3c:	617b      	str	r3, [r7, #20]
}
 8007d3e:	bf00      	nop
 8007d40:	bf00      	nop
 8007d42:	e7fd      	b.n	8007d40 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8007d44:	f001 ffa2 	bl	8009c8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007d48:	2300      	movs	r3, #0
 8007d4a:	e082      	b.n	8007e52 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007d4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	d106      	bne.n	8007d60 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007d52:	f107 030c 	add.w	r3, r7, #12
 8007d56:	4618      	mov	r0, r3
 8007d58:	f000 ff98 	bl	8008c8c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007d5c:	2301      	movs	r3, #1
 8007d5e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007d60:	f001 ff94 	bl	8009c8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007d64:	f000 fd00 	bl	8008768 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007d68:	f001 ff5e 	bl	8009c28 <vPortEnterCritical>
 8007d6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d6e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007d72:	b25b      	sxtb	r3, r3
 8007d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d78:	d103      	bne.n	8007d82 <xQueueSemaphoreTake+0x142>
 8007d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d84:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007d88:	b25b      	sxtb	r3, r3
 8007d8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d8e:	d103      	bne.n	8007d98 <xQueueSemaphoreTake+0x158>
 8007d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007d92:	2200      	movs	r2, #0
 8007d94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007d98:	f001 ff78 	bl	8009c8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007d9c:	463a      	mov	r2, r7
 8007d9e:	f107 030c 	add.w	r3, r7, #12
 8007da2:	4611      	mov	r1, r2
 8007da4:	4618      	mov	r0, r3
 8007da6:	f000 ff87 	bl	8008cb8 <xTaskCheckForTimeOut>
 8007daa:	4603      	mov	r3, r0
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	d132      	bne.n	8007e16 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007db0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007db2:	f000 f9f5 	bl	80081a0 <prvIsQueueEmpty>
 8007db6:	4603      	mov	r3, r0
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d026      	beq.n	8007e0a <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007dbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d109      	bne.n	8007dd8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007dc4:	f001 ff30 	bl	8009c28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007dc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dca:	689b      	ldr	r3, [r3, #8]
 8007dcc:	4618      	mov	r0, r3
 8007dce:	f001 f8dd 	bl	8008f8c <xTaskPriorityInherit>
 8007dd2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007dd4:	f001 ff5a 	bl	8009c8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007dd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dda:	3324      	adds	r3, #36	@ 0x24
 8007ddc:	683a      	ldr	r2, [r7, #0]
 8007dde:	4611      	mov	r1, r2
 8007de0:	4618      	mov	r0, r3
 8007de2:	f000 fe9d 	bl	8008b20 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007de6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007de8:	f000 f988 	bl	80080fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007dec:	f000 fcca 	bl	8008784 <xTaskResumeAll>
 8007df0:	4603      	mov	r3, r0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	f47f af67 	bne.w	8007cc6 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007df8:	4b18      	ldr	r3, [pc, #96]	@ (8007e5c <xQueueSemaphoreTake+0x21c>)
 8007dfa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007dfe:	601a      	str	r2, [r3, #0]
 8007e00:	f3bf 8f4f 	dsb	sy
 8007e04:	f3bf 8f6f 	isb	sy
 8007e08:	e75d      	b.n	8007cc6 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007e0a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007e0c:	f000 f976 	bl	80080fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007e10:	f000 fcb8 	bl	8008784 <xTaskResumeAll>
 8007e14:	e757      	b.n	8007cc6 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007e16:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007e18:	f000 f970 	bl	80080fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007e1c:	f000 fcb2 	bl	8008784 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007e20:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007e22:	f000 f9bd 	bl	80081a0 <prvIsQueueEmpty>
 8007e26:	4603      	mov	r3, r0
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	f43f af4c 	beq.w	8007cc6 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8007e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00d      	beq.n	8007e50 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007e34:	f001 fef8 	bl	8009c28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007e38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007e3a:	f000 f8b7 	bl	8007fac <prvGetDisinheritPriorityAfterTimeout>
 8007e3e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8007e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e42:	689b      	ldr	r3, [r3, #8]
 8007e44:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007e46:	4618      	mov	r0, r3
 8007e48:	f001 f978 	bl	800913c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007e4c:	f001 ff1e 	bl	8009c8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007e50:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3738      	adds	r7, #56	@ 0x38
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	e000ed04 	.word	0xe000ed04

08007e60 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b08e      	sub	sp, #56	@ 0x38
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	60b9      	str	r1, [r7, #8]
 8007e6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10b      	bne.n	8007e8e <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8007e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e7a:	f383 8811 	msr	BASEPRI, r3
 8007e7e:	f3bf 8f6f 	isb	sy
 8007e82:	f3bf 8f4f 	dsb	sy
 8007e86:	623b      	str	r3, [r7, #32]
}
 8007e88:	bf00      	nop
 8007e8a:	bf00      	nop
 8007e8c:	e7fd      	b.n	8007e8a <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007e8e:	68bb      	ldr	r3, [r7, #8]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d103      	bne.n	8007e9c <xQueueReceiveFromISR+0x3c>
 8007e94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d101      	bne.n	8007ea0 <xQueueReceiveFromISR+0x40>
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e000      	b.n	8007ea2 <xQueueReceiveFromISR+0x42>
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d10b      	bne.n	8007ebe <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8007ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eaa:	f383 8811 	msr	BASEPRI, r3
 8007eae:	f3bf 8f6f 	isb	sy
 8007eb2:	f3bf 8f4f 	dsb	sy
 8007eb6:	61fb      	str	r3, [r7, #28]
}
 8007eb8:	bf00      	nop
 8007eba:	bf00      	nop
 8007ebc:	e7fd      	b.n	8007eba <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007ebe:	f001 ff93 	bl	8009de8 <vPortValidateInterruptPriority>
	__asm volatile
 8007ec2:	f3ef 8211 	mrs	r2, BASEPRI
 8007ec6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eca:	f383 8811 	msr	BASEPRI, r3
 8007ece:	f3bf 8f6f 	isb	sy
 8007ed2:	f3bf 8f4f 	dsb	sy
 8007ed6:	61ba      	str	r2, [r7, #24]
 8007ed8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8007eda:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8007ee4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d02f      	beq.n	8007f4a <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8007eea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ef0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8007ef4:	68b9      	ldr	r1, [r7, #8]
 8007ef6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007ef8:	f000 f8da 	bl	80080b0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8007efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007efe:	1e5a      	subs	r2, r3, #1
 8007f00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f02:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8007f04:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8007f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f0c:	d112      	bne.n	8007f34 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f10:	691b      	ldr	r3, [r3, #16]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d016      	beq.n	8007f44 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f18:	3310      	adds	r3, #16
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	f000 fe52 	bl	8008bc4 <xTaskRemoveFromEventList>
 8007f20:	4603      	mov	r3, r0
 8007f22:	2b00      	cmp	r3, #0
 8007f24:	d00e      	beq.n	8007f44 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d00b      	beq.n	8007f44 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	2201      	movs	r2, #1
 8007f30:	601a      	str	r2, [r3, #0]
 8007f32:	e007      	b.n	8007f44 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8007f34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007f38:	3301      	adds	r3, #1
 8007f3a:	b2db      	uxtb	r3, r3
 8007f3c:	b25a      	sxtb	r2, r3
 8007f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f40:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8007f44:	2301      	movs	r3, #1
 8007f46:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f48:	e001      	b.n	8007f4e <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f50:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007f52:	693b      	ldr	r3, [r7, #16]
 8007f54:	f383 8811 	msr	BASEPRI, r3
}
 8007f58:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007f5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	3738      	adds	r7, #56	@ 0x38
 8007f60:	46bd      	mov	sp, r7
 8007f62:	bd80      	pop	{r7, pc}

08007f64 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d10b      	bne.n	8007f8e <vQueueDelete+0x2a>
	__asm volatile
 8007f76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f7a:	f383 8811 	msr	BASEPRI, r3
 8007f7e:	f3bf 8f6f 	isb	sy
 8007f82:	f3bf 8f4f 	dsb	sy
 8007f86:	60bb      	str	r3, [r7, #8]
}
 8007f88:	bf00      	nop
 8007f8a:	bf00      	nop
 8007f8c:	e7fd      	b.n	8007f8a <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8007f8e:	68f8      	ldr	r0, [r7, #12]
 8007f90:	f000 f95e 	bl	8008250 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d102      	bne.n	8007fa4 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8007f9e:	68f8      	ldr	r0, [r7, #12]
 8007fa0:	f002 f832 	bl	800a008 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8007fa4:	bf00      	nop
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007fac:	b480      	push	{r7}
 8007fae:	b085      	sub	sp, #20
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d006      	beq.n	8007fca <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8007fc6:	60fb      	str	r3, [r7, #12]
 8007fc8:	e001      	b.n	8007fce <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8007fce:	68fb      	ldr	r3, [r7, #12]
	}
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	3714      	adds	r7, #20
 8007fd4:	46bd      	mov	sp, r7
 8007fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fda:	4770      	bx	lr

08007fdc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b086      	sub	sp, #24
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	60f8      	str	r0, [r7, #12]
 8007fe4:	60b9      	str	r1, [r7, #8]
 8007fe6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007fe8:	2300      	movs	r3, #0
 8007fea:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ff0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10d      	bne.n	8008016 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d14d      	bne.n	800809e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	689b      	ldr	r3, [r3, #8]
 8008006:	4618      	mov	r0, r3
 8008008:	f001 f828 	bl	800905c <xTaskPriorityDisinherit>
 800800c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	2200      	movs	r2, #0
 8008012:	609a      	str	r2, [r3, #8]
 8008014:	e043      	b.n	800809e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d119      	bne.n	8008050 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6858      	ldr	r0, [r3, #4]
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008024:	461a      	mov	r2, r3
 8008026:	68b9      	ldr	r1, [r7, #8]
 8008028:	f002 f992 	bl	800a350 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	685a      	ldr	r2, [r3, #4]
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008034:	441a      	add	r2, r3
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	685a      	ldr	r2, [r3, #4]
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	689b      	ldr	r3, [r3, #8]
 8008042:	429a      	cmp	r2, r3
 8008044:	d32b      	bcc.n	800809e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	605a      	str	r2, [r3, #4]
 800804e:	e026      	b.n	800809e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	68d8      	ldr	r0, [r3, #12]
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008058:	461a      	mov	r2, r3
 800805a:	68b9      	ldr	r1, [r7, #8]
 800805c:	f002 f978 	bl	800a350 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	68da      	ldr	r2, [r3, #12]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008068:	425b      	negs	r3, r3
 800806a:	441a      	add	r2, r3
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	68da      	ldr	r2, [r3, #12]
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	429a      	cmp	r2, r3
 800807a:	d207      	bcs.n	800808c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	689a      	ldr	r2, [r3, #8]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008084:	425b      	negs	r3, r3
 8008086:	441a      	add	r2, r3
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2b02      	cmp	r3, #2
 8008090:	d105      	bne.n	800809e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	2b00      	cmp	r3, #0
 8008096:	d002      	beq.n	800809e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008098:	693b      	ldr	r3, [r7, #16]
 800809a:	3b01      	subs	r3, #1
 800809c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800809e:	693b      	ldr	r3, [r7, #16]
 80080a0:	1c5a      	adds	r2, r3, #1
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80080a6:	697b      	ldr	r3, [r7, #20]
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	3718      	adds	r7, #24
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bd80      	pop	{r7, pc}

080080b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80080b0:	b580      	push	{r7, lr}
 80080b2:	b082      	sub	sp, #8
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
 80080b8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d018      	beq.n	80080f4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	68da      	ldr	r2, [r3, #12]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ca:	441a      	add	r2, r3
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	68da      	ldr	r2, [r3, #12]
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	689b      	ldr	r3, [r3, #8]
 80080d8:	429a      	cmp	r2, r3
 80080da:	d303      	bcc.n	80080e4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681a      	ldr	r2, [r3, #0]
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	68d9      	ldr	r1, [r3, #12]
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080ec:	461a      	mov	r2, r3
 80080ee:	6838      	ldr	r0, [r7, #0]
 80080f0:	f002 f92e 	bl	800a350 <memcpy>
	}
}
 80080f4:	bf00      	nop
 80080f6:	3708      	adds	r7, #8
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}

080080fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b084      	sub	sp, #16
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008104:	f001 fd90 	bl	8009c28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800810e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008110:	e011      	b.n	8008136 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008116:	2b00      	cmp	r3, #0
 8008118:	d012      	beq.n	8008140 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	3324      	adds	r3, #36	@ 0x24
 800811e:	4618      	mov	r0, r3
 8008120:	f000 fd50 	bl	8008bc4 <xTaskRemoveFromEventList>
 8008124:	4603      	mov	r3, r0
 8008126:	2b00      	cmp	r3, #0
 8008128:	d001      	beq.n	800812e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800812a:	f000 fe29 	bl	8008d80 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800812e:	7bfb      	ldrb	r3, [r7, #15]
 8008130:	3b01      	subs	r3, #1
 8008132:	b2db      	uxtb	r3, r3
 8008134:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800813a:	2b00      	cmp	r3, #0
 800813c:	dce9      	bgt.n	8008112 <prvUnlockQueue+0x16>
 800813e:	e000      	b.n	8008142 <prvUnlockQueue+0x46>
					break;
 8008140:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	22ff      	movs	r2, #255	@ 0xff
 8008146:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800814a:	f001 fd9f 	bl	8009c8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800814e:	f001 fd6b 	bl	8009c28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008158:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800815a:	e011      	b.n	8008180 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	691b      	ldr	r3, [r3, #16]
 8008160:	2b00      	cmp	r3, #0
 8008162:	d012      	beq.n	800818a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	3310      	adds	r3, #16
 8008168:	4618      	mov	r0, r3
 800816a:	f000 fd2b 	bl	8008bc4 <xTaskRemoveFromEventList>
 800816e:	4603      	mov	r3, r0
 8008170:	2b00      	cmp	r3, #0
 8008172:	d001      	beq.n	8008178 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008174:	f000 fe04 	bl	8008d80 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008178:	7bbb      	ldrb	r3, [r7, #14]
 800817a:	3b01      	subs	r3, #1
 800817c:	b2db      	uxtb	r3, r3
 800817e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008180:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008184:	2b00      	cmp	r3, #0
 8008186:	dce9      	bgt.n	800815c <prvUnlockQueue+0x60>
 8008188:	e000      	b.n	800818c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800818a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	22ff      	movs	r2, #255	@ 0xff
 8008190:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008194:	f001 fd7a 	bl	8009c8c <vPortExitCritical>
}
 8008198:	bf00      	nop
 800819a:	3710      	adds	r7, #16
 800819c:	46bd      	mov	sp, r7
 800819e:	bd80      	pop	{r7, pc}

080081a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80081a0:	b580      	push	{r7, lr}
 80081a2:	b084      	sub	sp, #16
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80081a8:	f001 fd3e 	bl	8009c28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d102      	bne.n	80081ba <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80081b4:	2301      	movs	r3, #1
 80081b6:	60fb      	str	r3, [r7, #12]
 80081b8:	e001      	b.n	80081be <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80081ba:	2300      	movs	r3, #0
 80081bc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80081be:	f001 fd65 	bl	8009c8c <vPortExitCritical>

	return xReturn;
 80081c2:	68fb      	ldr	r3, [r7, #12]
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3710      	adds	r7, #16
 80081c8:	46bd      	mov	sp, r7
 80081ca:	bd80      	pop	{r7, pc}

080081cc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80081cc:	b580      	push	{r7, lr}
 80081ce:	b084      	sub	sp, #16
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80081d4:	f001 fd28 	bl	8009c28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081e0:	429a      	cmp	r2, r3
 80081e2:	d102      	bne.n	80081ea <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80081e4:	2301      	movs	r3, #1
 80081e6:	60fb      	str	r3, [r7, #12]
 80081e8:	e001      	b.n	80081ee <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80081ea:	2300      	movs	r3, #0
 80081ec:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80081ee:	f001 fd4d 	bl	8009c8c <vPortExitCritical>

	return xReturn;
 80081f2:	68fb      	ldr	r3, [r7, #12]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3710      	adds	r7, #16
 80081f8:	46bd      	mov	sp, r7
 80081fa:	bd80      	pop	{r7, pc}

080081fc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008206:	2300      	movs	r3, #0
 8008208:	60fb      	str	r3, [r7, #12]
 800820a:	e014      	b.n	8008236 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800820c:	4a0f      	ldr	r2, [pc, #60]	@ (800824c <vQueueAddToRegistry+0x50>)
 800820e:	68fb      	ldr	r3, [r7, #12]
 8008210:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d10b      	bne.n	8008230 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008218:	490c      	ldr	r1, [pc, #48]	@ (800824c <vQueueAddToRegistry+0x50>)
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	683a      	ldr	r2, [r7, #0]
 800821e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008222:	4a0a      	ldr	r2, [pc, #40]	@ (800824c <vQueueAddToRegistry+0x50>)
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	00db      	lsls	r3, r3, #3
 8008228:	4413      	add	r3, r2
 800822a:	687a      	ldr	r2, [r7, #4]
 800822c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800822e:	e006      	b.n	800823e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	3301      	adds	r3, #1
 8008234:	60fb      	str	r3, [r7, #12]
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2b07      	cmp	r3, #7
 800823a:	d9e7      	bls.n	800820c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800823c:	bf00      	nop
 800823e:	bf00      	nop
 8008240:	3714      	adds	r7, #20
 8008242:	46bd      	mov	sp, r7
 8008244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008248:	4770      	bx	lr
 800824a:	bf00      	nop
 800824c:	20040f4c 	.word	0x20040f4c

08008250 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008250:	b480      	push	{r7}
 8008252:	b085      	sub	sp, #20
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008258:	2300      	movs	r3, #0
 800825a:	60fb      	str	r3, [r7, #12]
 800825c:	e016      	b.n	800828c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800825e:	4a10      	ldr	r2, [pc, #64]	@ (80082a0 <vQueueUnregisterQueue+0x50>)
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	00db      	lsls	r3, r3, #3
 8008264:	4413      	add	r3, r2
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	687a      	ldr	r2, [r7, #4]
 800826a:	429a      	cmp	r2, r3
 800826c:	d10b      	bne.n	8008286 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800826e:	4a0c      	ldr	r2, [pc, #48]	@ (80082a0 <vQueueUnregisterQueue+0x50>)
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2100      	movs	r1, #0
 8008274:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008278:	4a09      	ldr	r2, [pc, #36]	@ (80082a0 <vQueueUnregisterQueue+0x50>)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	00db      	lsls	r3, r3, #3
 800827e:	4413      	add	r3, r2
 8008280:	2200      	movs	r2, #0
 8008282:	605a      	str	r2, [r3, #4]
				break;
 8008284:	e006      	b.n	8008294 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	3301      	adds	r3, #1
 800828a:	60fb      	str	r3, [r7, #12]
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2b07      	cmp	r3, #7
 8008290:	d9e5      	bls.n	800825e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008292:	bf00      	nop
 8008294:	bf00      	nop
 8008296:	3714      	adds	r7, #20
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr
 80082a0:	20040f4c 	.word	0x20040f4c

080082a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b086      	sub	sp, #24
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	60b9      	str	r1, [r7, #8]
 80082ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80082b4:	f001 fcb8 	bl	8009c28 <vPortEnterCritical>
 80082b8:	697b      	ldr	r3, [r7, #20]
 80082ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082be:	b25b      	sxtb	r3, r3
 80082c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082c4:	d103      	bne.n	80082ce <vQueueWaitForMessageRestricted+0x2a>
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	2200      	movs	r2, #0
 80082ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082ce:	697b      	ldr	r3, [r7, #20]
 80082d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082d4:	b25b      	sxtb	r3, r3
 80082d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082da:	d103      	bne.n	80082e4 <vQueueWaitForMessageRestricted+0x40>
 80082dc:	697b      	ldr	r3, [r7, #20]
 80082de:	2200      	movs	r2, #0
 80082e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082e4:	f001 fcd2 	bl	8009c8c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80082e8:	697b      	ldr	r3, [r7, #20]
 80082ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d106      	bne.n	80082fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	3324      	adds	r3, #36	@ 0x24
 80082f4:	687a      	ldr	r2, [r7, #4]
 80082f6:	68b9      	ldr	r1, [r7, #8]
 80082f8:	4618      	mov	r0, r3
 80082fa:	f000 fc37 	bl	8008b6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80082fe:	6978      	ldr	r0, [r7, #20]
 8008300:	f7ff fefc 	bl	80080fc <prvUnlockQueue>
	}
 8008304:	bf00      	nop
 8008306:	3718      	adds	r7, #24
 8008308:	46bd      	mov	sp, r7
 800830a:	bd80      	pop	{r7, pc}

0800830c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800830c:	b580      	push	{r7, lr}
 800830e:	b08e      	sub	sp, #56	@ 0x38
 8008310:	af04      	add	r7, sp, #16
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
 8008318:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800831a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800831c:	2b00      	cmp	r3, #0
 800831e:	d10b      	bne.n	8008338 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008320:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008324:	f383 8811 	msr	BASEPRI, r3
 8008328:	f3bf 8f6f 	isb	sy
 800832c:	f3bf 8f4f 	dsb	sy
 8008330:	623b      	str	r3, [r7, #32]
}
 8008332:	bf00      	nop
 8008334:	bf00      	nop
 8008336:	e7fd      	b.n	8008334 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800833a:	2b00      	cmp	r3, #0
 800833c:	d10b      	bne.n	8008356 <xTaskCreateStatic+0x4a>
	__asm volatile
 800833e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008342:	f383 8811 	msr	BASEPRI, r3
 8008346:	f3bf 8f6f 	isb	sy
 800834a:	f3bf 8f4f 	dsb	sy
 800834e:	61fb      	str	r3, [r7, #28]
}
 8008350:	bf00      	nop
 8008352:	bf00      	nop
 8008354:	e7fd      	b.n	8008352 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008356:	23a8      	movs	r3, #168	@ 0xa8
 8008358:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800835a:	693b      	ldr	r3, [r7, #16]
 800835c:	2ba8      	cmp	r3, #168	@ 0xa8
 800835e:	d00b      	beq.n	8008378 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008364:	f383 8811 	msr	BASEPRI, r3
 8008368:	f3bf 8f6f 	isb	sy
 800836c:	f3bf 8f4f 	dsb	sy
 8008370:	61bb      	str	r3, [r7, #24]
}
 8008372:	bf00      	nop
 8008374:	bf00      	nop
 8008376:	e7fd      	b.n	8008374 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008378:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800837a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800837c:	2b00      	cmp	r3, #0
 800837e:	d01e      	beq.n	80083be <xTaskCreateStatic+0xb2>
 8008380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008382:	2b00      	cmp	r3, #0
 8008384:	d01b      	beq.n	80083be <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008388:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800838a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800838c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800838e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008390:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008392:	2202      	movs	r2, #2
 8008394:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008398:	2300      	movs	r3, #0
 800839a:	9303      	str	r3, [sp, #12]
 800839c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839e:	9302      	str	r3, [sp, #8]
 80083a0:	f107 0314 	add.w	r3, r7, #20
 80083a4:	9301      	str	r3, [sp, #4]
 80083a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	687a      	ldr	r2, [r7, #4]
 80083ae:	68b9      	ldr	r1, [r7, #8]
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f000 f851 	bl	8008458 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80083b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80083b8:	f000 f8f6 	bl	80085a8 <prvAddNewTaskToReadyList>
 80083bc:	e001      	b.n	80083c2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80083be:	2300      	movs	r3, #0
 80083c0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80083c2:	697b      	ldr	r3, [r7, #20]
	}
 80083c4:	4618      	mov	r0, r3
 80083c6:	3728      	adds	r7, #40	@ 0x28
 80083c8:	46bd      	mov	sp, r7
 80083ca:	bd80      	pop	{r7, pc}

080083cc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80083cc:	b580      	push	{r7, lr}
 80083ce:	b08c      	sub	sp, #48	@ 0x30
 80083d0:	af04      	add	r7, sp, #16
 80083d2:	60f8      	str	r0, [r7, #12]
 80083d4:	60b9      	str	r1, [r7, #8]
 80083d6:	603b      	str	r3, [r7, #0]
 80083d8:	4613      	mov	r3, r2
 80083da:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80083dc:	88fb      	ldrh	r3, [r7, #6]
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	4618      	mov	r0, r3
 80083e2:	f001 fd43 	bl	8009e6c <pvPortMalloc>
 80083e6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d00e      	beq.n	800840c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80083ee:	20a8      	movs	r0, #168	@ 0xa8
 80083f0:	f001 fd3c 	bl	8009e6c <pvPortMalloc>
 80083f4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80083f6:	69fb      	ldr	r3, [r7, #28]
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d003      	beq.n	8008404 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	697a      	ldr	r2, [r7, #20]
 8008400:	631a      	str	r2, [r3, #48]	@ 0x30
 8008402:	e005      	b.n	8008410 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008404:	6978      	ldr	r0, [r7, #20]
 8008406:	f001 fdff 	bl	800a008 <vPortFree>
 800840a:	e001      	b.n	8008410 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800840c:	2300      	movs	r3, #0
 800840e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008410:	69fb      	ldr	r3, [r7, #28]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d017      	beq.n	8008446 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008416:	69fb      	ldr	r3, [r7, #28]
 8008418:	2200      	movs	r2, #0
 800841a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800841e:	88fa      	ldrh	r2, [r7, #6]
 8008420:	2300      	movs	r3, #0
 8008422:	9303      	str	r3, [sp, #12]
 8008424:	69fb      	ldr	r3, [r7, #28]
 8008426:	9302      	str	r3, [sp, #8]
 8008428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842a:	9301      	str	r3, [sp, #4]
 800842c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800842e:	9300      	str	r3, [sp, #0]
 8008430:	683b      	ldr	r3, [r7, #0]
 8008432:	68b9      	ldr	r1, [r7, #8]
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f000 f80f 	bl	8008458 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800843a:	69f8      	ldr	r0, [r7, #28]
 800843c:	f000 f8b4 	bl	80085a8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008440:	2301      	movs	r3, #1
 8008442:	61bb      	str	r3, [r7, #24]
 8008444:	e002      	b.n	800844c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008446:	f04f 33ff 	mov.w	r3, #4294967295
 800844a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800844c:	69bb      	ldr	r3, [r7, #24]
	}
 800844e:	4618      	mov	r0, r3
 8008450:	3720      	adds	r7, #32
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
	...

08008458 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b088      	sub	sp, #32
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
 8008464:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008468:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	009b      	lsls	r3, r3, #2
 800846e:	461a      	mov	r2, r3
 8008470:	21a5      	movs	r1, #165	@ 0xa5
 8008472:	f001 fee9 	bl	800a248 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008478:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008480:	3b01      	subs	r3, #1
 8008482:	009b      	lsls	r3, r3, #2
 8008484:	4413      	add	r3, r2
 8008486:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008488:	69bb      	ldr	r3, [r7, #24]
 800848a:	f023 0307 	bic.w	r3, r3, #7
 800848e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008490:	69bb      	ldr	r3, [r7, #24]
 8008492:	f003 0307 	and.w	r3, r3, #7
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00b      	beq.n	80084b2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800849a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800849e:	f383 8811 	msr	BASEPRI, r3
 80084a2:	f3bf 8f6f 	isb	sy
 80084a6:	f3bf 8f4f 	dsb	sy
 80084aa:	617b      	str	r3, [r7, #20]
}
 80084ac:	bf00      	nop
 80084ae:	bf00      	nop
 80084b0:	e7fd      	b.n	80084ae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80084b2:	68bb      	ldr	r3, [r7, #8]
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d01f      	beq.n	80084f8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084b8:	2300      	movs	r3, #0
 80084ba:	61fb      	str	r3, [r7, #28]
 80084bc:	e012      	b.n	80084e4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80084be:	68ba      	ldr	r2, [r7, #8]
 80084c0:	69fb      	ldr	r3, [r7, #28]
 80084c2:	4413      	add	r3, r2
 80084c4:	7819      	ldrb	r1, [r3, #0]
 80084c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80084c8:	69fb      	ldr	r3, [r7, #28]
 80084ca:	4413      	add	r3, r2
 80084cc:	3334      	adds	r3, #52	@ 0x34
 80084ce:	460a      	mov	r2, r1
 80084d0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80084d2:	68ba      	ldr	r2, [r7, #8]
 80084d4:	69fb      	ldr	r3, [r7, #28]
 80084d6:	4413      	add	r3, r2
 80084d8:	781b      	ldrb	r3, [r3, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d006      	beq.n	80084ec <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	3301      	adds	r3, #1
 80084e2:	61fb      	str	r3, [r7, #28]
 80084e4:	69fb      	ldr	r3, [r7, #28]
 80084e6:	2b0f      	cmp	r3, #15
 80084e8:	d9e9      	bls.n	80084be <prvInitialiseNewTask+0x66>
 80084ea:	e000      	b.n	80084ee <prvInitialiseNewTask+0x96>
			{
				break;
 80084ec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80084ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80084f6:	e003      	b.n	8008500 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80084f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084fa:	2200      	movs	r2, #0
 80084fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008502:	2b37      	cmp	r3, #55	@ 0x37
 8008504:	d901      	bls.n	800850a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008506:	2337      	movs	r3, #55	@ 0x37
 8008508:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800850a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800850c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800850e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008510:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008512:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008514:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008518:	2200      	movs	r2, #0
 800851a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800851c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800851e:	3304      	adds	r3, #4
 8008520:	4618      	mov	r0, r3
 8008522:	f7fe fe33 	bl	800718c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008528:	3318      	adds	r3, #24
 800852a:	4618      	mov	r0, r3
 800852c:	f7fe fe2e 	bl	800718c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008534:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008536:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008538:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800853c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800853e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008540:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008542:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008544:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008548:	2200      	movs	r2, #0
 800854a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800854e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008550:	2200      	movs	r2, #0
 8008552:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8008556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008558:	3354      	adds	r3, #84	@ 0x54
 800855a:	224c      	movs	r2, #76	@ 0x4c
 800855c:	2100      	movs	r1, #0
 800855e:	4618      	mov	r0, r3
 8008560:	f001 fe72 	bl	800a248 <memset>
 8008564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008566:	4a0d      	ldr	r2, [pc, #52]	@ (800859c <prvInitialiseNewTask+0x144>)
 8008568:	659a      	str	r2, [r3, #88]	@ 0x58
 800856a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856c:	4a0c      	ldr	r2, [pc, #48]	@ (80085a0 <prvInitialiseNewTask+0x148>)
 800856e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8008570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008572:	4a0c      	ldr	r2, [pc, #48]	@ (80085a4 <prvInitialiseNewTask+0x14c>)
 8008574:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008576:	683a      	ldr	r2, [r7, #0]
 8008578:	68f9      	ldr	r1, [r7, #12]
 800857a:	69b8      	ldr	r0, [r7, #24]
 800857c:	f001 fa24 	bl	80099c8 <pxPortInitialiseStack>
 8008580:	4602      	mov	r2, r0
 8008582:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008584:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008588:	2b00      	cmp	r3, #0
 800858a:	d002      	beq.n	8008592 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800858c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800858e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008590:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008592:	bf00      	nop
 8008594:	3720      	adds	r7, #32
 8008596:	46bd      	mov	sp, r7
 8008598:	bd80      	pop	{r7, pc}
 800859a:	bf00      	nop
 800859c:	20042198 	.word	0x20042198
 80085a0:	20042200 	.word	0x20042200
 80085a4:	20042268 	.word	0x20042268

080085a8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80085b0:	f001 fb3a 	bl	8009c28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80085b4:	4b2d      	ldr	r3, [pc, #180]	@ (800866c <prvAddNewTaskToReadyList+0xc4>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	3301      	adds	r3, #1
 80085ba:	4a2c      	ldr	r2, [pc, #176]	@ (800866c <prvAddNewTaskToReadyList+0xc4>)
 80085bc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80085be:	4b2c      	ldr	r3, [pc, #176]	@ (8008670 <prvAddNewTaskToReadyList+0xc8>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d109      	bne.n	80085da <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80085c6:	4a2a      	ldr	r2, [pc, #168]	@ (8008670 <prvAddNewTaskToReadyList+0xc8>)
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80085cc:	4b27      	ldr	r3, [pc, #156]	@ (800866c <prvAddNewTaskToReadyList+0xc4>)
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	2b01      	cmp	r3, #1
 80085d2:	d110      	bne.n	80085f6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80085d4:	f000 fbf8 	bl	8008dc8 <prvInitialiseTaskLists>
 80085d8:	e00d      	b.n	80085f6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80085da:	4b26      	ldr	r3, [pc, #152]	@ (8008674 <prvAddNewTaskToReadyList+0xcc>)
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d109      	bne.n	80085f6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80085e2:	4b23      	ldr	r3, [pc, #140]	@ (8008670 <prvAddNewTaskToReadyList+0xc8>)
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d802      	bhi.n	80085f6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80085f0:	4a1f      	ldr	r2, [pc, #124]	@ (8008670 <prvAddNewTaskToReadyList+0xc8>)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80085f6:	4b20      	ldr	r3, [pc, #128]	@ (8008678 <prvAddNewTaskToReadyList+0xd0>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	3301      	adds	r3, #1
 80085fc:	4a1e      	ldr	r2, [pc, #120]	@ (8008678 <prvAddNewTaskToReadyList+0xd0>)
 80085fe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008600:	4b1d      	ldr	r3, [pc, #116]	@ (8008678 <prvAddNewTaskToReadyList+0xd0>)
 8008602:	681a      	ldr	r2, [r3, #0]
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800860c:	4b1b      	ldr	r3, [pc, #108]	@ (800867c <prvAddNewTaskToReadyList+0xd4>)
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	429a      	cmp	r2, r3
 8008612:	d903      	bls.n	800861c <prvAddNewTaskToReadyList+0x74>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008618:	4a18      	ldr	r2, [pc, #96]	@ (800867c <prvAddNewTaskToReadyList+0xd4>)
 800861a:	6013      	str	r3, [r2, #0]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008620:	4613      	mov	r3, r2
 8008622:	009b      	lsls	r3, r3, #2
 8008624:	4413      	add	r3, r2
 8008626:	009b      	lsls	r3, r3, #2
 8008628:	4a15      	ldr	r2, [pc, #84]	@ (8008680 <prvAddNewTaskToReadyList+0xd8>)
 800862a:	441a      	add	r2, r3
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	3304      	adds	r3, #4
 8008630:	4619      	mov	r1, r3
 8008632:	4610      	mov	r0, r2
 8008634:	f7fe fdb7 	bl	80071a6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008638:	f001 fb28 	bl	8009c8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800863c:	4b0d      	ldr	r3, [pc, #52]	@ (8008674 <prvAddNewTaskToReadyList+0xcc>)
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d00e      	beq.n	8008662 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008644:	4b0a      	ldr	r3, [pc, #40]	@ (8008670 <prvAddNewTaskToReadyList+0xc8>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800864e:	429a      	cmp	r2, r3
 8008650:	d207      	bcs.n	8008662 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008652:	4b0c      	ldr	r3, [pc, #48]	@ (8008684 <prvAddNewTaskToReadyList+0xdc>)
 8008654:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008658:	601a      	str	r2, [r3, #0]
 800865a:	f3bf 8f4f 	dsb	sy
 800865e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008662:	bf00      	nop
 8008664:	3708      	adds	r7, #8
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
 800866a:	bf00      	nop
 800866c:	20041460 	.word	0x20041460
 8008670:	20040f8c 	.word	0x20040f8c
 8008674:	2004146c 	.word	0x2004146c
 8008678:	2004147c 	.word	0x2004147c
 800867c:	20041468 	.word	0x20041468
 8008680:	20040f90 	.word	0x20040f90
 8008684:	e000ed04 	.word	0xe000ed04

08008688 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b08a      	sub	sp, #40	@ 0x28
 800868c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800868e:	2300      	movs	r3, #0
 8008690:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008692:	2300      	movs	r3, #0
 8008694:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008696:	463a      	mov	r2, r7
 8008698:	1d39      	adds	r1, r7, #4
 800869a:	f107 0308 	add.w	r3, r7, #8
 800869e:	4618      	mov	r0, r3
 80086a0:	f7fe fd20 	bl	80070e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80086a4:	6839      	ldr	r1, [r7, #0]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	68ba      	ldr	r2, [r7, #8]
 80086aa:	9202      	str	r2, [sp, #8]
 80086ac:	9301      	str	r3, [sp, #4]
 80086ae:	2300      	movs	r3, #0
 80086b0:	9300      	str	r3, [sp, #0]
 80086b2:	2300      	movs	r3, #0
 80086b4:	460a      	mov	r2, r1
 80086b6:	4924      	ldr	r1, [pc, #144]	@ (8008748 <vTaskStartScheduler+0xc0>)
 80086b8:	4824      	ldr	r0, [pc, #144]	@ (800874c <vTaskStartScheduler+0xc4>)
 80086ba:	f7ff fe27 	bl	800830c <xTaskCreateStatic>
 80086be:	4603      	mov	r3, r0
 80086c0:	4a23      	ldr	r2, [pc, #140]	@ (8008750 <vTaskStartScheduler+0xc8>)
 80086c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80086c4:	4b22      	ldr	r3, [pc, #136]	@ (8008750 <vTaskStartScheduler+0xc8>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d002      	beq.n	80086d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80086cc:	2301      	movs	r3, #1
 80086ce:	617b      	str	r3, [r7, #20]
 80086d0:	e001      	b.n	80086d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80086d2:	2300      	movs	r3, #0
 80086d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	2b01      	cmp	r3, #1
 80086da:	d102      	bne.n	80086e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80086dc:	f000 fe1a 	bl	8009314 <xTimerCreateTimerTask>
 80086e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d11b      	bne.n	8008720 <vTaskStartScheduler+0x98>
	__asm volatile
 80086e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ec:	f383 8811 	msr	BASEPRI, r3
 80086f0:	f3bf 8f6f 	isb	sy
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	613b      	str	r3, [r7, #16]
}
 80086fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80086fc:	4b15      	ldr	r3, [pc, #84]	@ (8008754 <vTaskStartScheduler+0xcc>)
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	3354      	adds	r3, #84	@ 0x54
 8008702:	4a15      	ldr	r2, [pc, #84]	@ (8008758 <vTaskStartScheduler+0xd0>)
 8008704:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008706:	4b15      	ldr	r3, [pc, #84]	@ (800875c <vTaskStartScheduler+0xd4>)
 8008708:	f04f 32ff 	mov.w	r2, #4294967295
 800870c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800870e:	4b14      	ldr	r3, [pc, #80]	@ (8008760 <vTaskStartScheduler+0xd8>)
 8008710:	2201      	movs	r2, #1
 8008712:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008714:	4b13      	ldr	r3, [pc, #76]	@ (8008764 <vTaskStartScheduler+0xdc>)
 8008716:	2200      	movs	r2, #0
 8008718:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800871a:	f001 f9e1 	bl	8009ae0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800871e:	e00f      	b.n	8008740 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008726:	d10b      	bne.n	8008740 <vTaskStartScheduler+0xb8>
	__asm volatile
 8008728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800872c:	f383 8811 	msr	BASEPRI, r3
 8008730:	f3bf 8f6f 	isb	sy
 8008734:	f3bf 8f4f 	dsb	sy
 8008738:	60fb      	str	r3, [r7, #12]
}
 800873a:	bf00      	nop
 800873c:	bf00      	nop
 800873e:	e7fd      	b.n	800873c <vTaskStartScheduler+0xb4>
}
 8008740:	bf00      	nop
 8008742:	3718      	adds	r7, #24
 8008744:	46bd      	mov	sp, r7
 8008746:	bd80      	pop	{r7, pc}
 8008748:	0800a448 	.word	0x0800a448
 800874c:	08008d99 	.word	0x08008d99
 8008750:	20041484 	.word	0x20041484
 8008754:	20040f8c 	.word	0x20040f8c
 8008758:	20040010 	.word	0x20040010
 800875c:	20041480 	.word	0x20041480
 8008760:	2004146c 	.word	0x2004146c
 8008764:	20041464 	.word	0x20041464

08008768 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008768:	b480      	push	{r7}
 800876a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800876c:	4b04      	ldr	r3, [pc, #16]	@ (8008780 <vTaskSuspendAll+0x18>)
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	3301      	adds	r3, #1
 8008772:	4a03      	ldr	r2, [pc, #12]	@ (8008780 <vTaskSuspendAll+0x18>)
 8008774:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008776:	bf00      	nop
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr
 8008780:	20041488 	.word	0x20041488

08008784 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008784:	b580      	push	{r7, lr}
 8008786:	b084      	sub	sp, #16
 8008788:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800878a:	2300      	movs	r3, #0
 800878c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800878e:	2300      	movs	r3, #0
 8008790:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008792:	4b42      	ldr	r3, [pc, #264]	@ (800889c <xTaskResumeAll+0x118>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	2b00      	cmp	r3, #0
 8008798:	d10b      	bne.n	80087b2 <xTaskResumeAll+0x2e>
	__asm volatile
 800879a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800879e:	f383 8811 	msr	BASEPRI, r3
 80087a2:	f3bf 8f6f 	isb	sy
 80087a6:	f3bf 8f4f 	dsb	sy
 80087aa:	603b      	str	r3, [r7, #0]
}
 80087ac:	bf00      	nop
 80087ae:	bf00      	nop
 80087b0:	e7fd      	b.n	80087ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80087b2:	f001 fa39 	bl	8009c28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80087b6:	4b39      	ldr	r3, [pc, #228]	@ (800889c <xTaskResumeAll+0x118>)
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3b01      	subs	r3, #1
 80087bc:	4a37      	ldr	r2, [pc, #220]	@ (800889c <xTaskResumeAll+0x118>)
 80087be:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087c0:	4b36      	ldr	r3, [pc, #216]	@ (800889c <xTaskResumeAll+0x118>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d162      	bne.n	800888e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80087c8:	4b35      	ldr	r3, [pc, #212]	@ (80088a0 <xTaskResumeAll+0x11c>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d05e      	beq.n	800888e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80087d0:	e02f      	b.n	8008832 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087d2:	4b34      	ldr	r3, [pc, #208]	@ (80088a4 <xTaskResumeAll+0x120>)
 80087d4:	68db      	ldr	r3, [r3, #12]
 80087d6:	68db      	ldr	r3, [r3, #12]
 80087d8:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	3318      	adds	r3, #24
 80087de:	4618      	mov	r0, r3
 80087e0:	f7fe fd3e 	bl	8007260 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	3304      	adds	r3, #4
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7fe fd39 	bl	8007260 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80087f2:	4b2d      	ldr	r3, [pc, #180]	@ (80088a8 <xTaskResumeAll+0x124>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d903      	bls.n	8008802 <xTaskResumeAll+0x7e>
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087fe:	4a2a      	ldr	r2, [pc, #168]	@ (80088a8 <xTaskResumeAll+0x124>)
 8008800:	6013      	str	r3, [r2, #0]
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008806:	4613      	mov	r3, r2
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	4413      	add	r3, r2
 800880c:	009b      	lsls	r3, r3, #2
 800880e:	4a27      	ldr	r2, [pc, #156]	@ (80088ac <xTaskResumeAll+0x128>)
 8008810:	441a      	add	r2, r3
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	3304      	adds	r3, #4
 8008816:	4619      	mov	r1, r3
 8008818:	4610      	mov	r0, r2
 800881a:	f7fe fcc4 	bl	80071a6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008822:	4b23      	ldr	r3, [pc, #140]	@ (80088b0 <xTaskResumeAll+0x12c>)
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008828:	429a      	cmp	r2, r3
 800882a:	d302      	bcc.n	8008832 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800882c:	4b21      	ldr	r3, [pc, #132]	@ (80088b4 <xTaskResumeAll+0x130>)
 800882e:	2201      	movs	r2, #1
 8008830:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008832:	4b1c      	ldr	r3, [pc, #112]	@ (80088a4 <xTaskResumeAll+0x120>)
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	2b00      	cmp	r3, #0
 8008838:	d1cb      	bne.n	80087d2 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d001      	beq.n	8008844 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008840:	f000 fb66 	bl	8008f10 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008844:	4b1c      	ldr	r3, [pc, #112]	@ (80088b8 <xTaskResumeAll+0x134>)
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d010      	beq.n	8008872 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008850:	f000 f846 	bl	80088e0 <xTaskIncrementTick>
 8008854:	4603      	mov	r3, r0
 8008856:	2b00      	cmp	r3, #0
 8008858:	d002      	beq.n	8008860 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800885a:	4b16      	ldr	r3, [pc, #88]	@ (80088b4 <xTaskResumeAll+0x130>)
 800885c:	2201      	movs	r2, #1
 800885e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	3b01      	subs	r3, #1
 8008864:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d1f1      	bne.n	8008850 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800886c:	4b12      	ldr	r3, [pc, #72]	@ (80088b8 <xTaskResumeAll+0x134>)
 800886e:	2200      	movs	r2, #0
 8008870:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008872:	4b10      	ldr	r3, [pc, #64]	@ (80088b4 <xTaskResumeAll+0x130>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2b00      	cmp	r3, #0
 8008878:	d009      	beq.n	800888e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800887a:	2301      	movs	r3, #1
 800887c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800887e:	4b0f      	ldr	r3, [pc, #60]	@ (80088bc <xTaskResumeAll+0x138>)
 8008880:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008884:	601a      	str	r2, [r3, #0]
 8008886:	f3bf 8f4f 	dsb	sy
 800888a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800888e:	f001 f9fd 	bl	8009c8c <vPortExitCritical>

	return xAlreadyYielded;
 8008892:	68bb      	ldr	r3, [r7, #8]
}
 8008894:	4618      	mov	r0, r3
 8008896:	3710      	adds	r7, #16
 8008898:	46bd      	mov	sp, r7
 800889a:	bd80      	pop	{r7, pc}
 800889c:	20041488 	.word	0x20041488
 80088a0:	20041460 	.word	0x20041460
 80088a4:	20041420 	.word	0x20041420
 80088a8:	20041468 	.word	0x20041468
 80088ac:	20040f90 	.word	0x20040f90
 80088b0:	20040f8c 	.word	0x20040f8c
 80088b4:	20041474 	.word	0x20041474
 80088b8:	20041470 	.word	0x20041470
 80088bc:	e000ed04 	.word	0xe000ed04

080088c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80088c0:	b480      	push	{r7}
 80088c2:	b083      	sub	sp, #12
 80088c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80088c6:	4b05      	ldr	r3, [pc, #20]	@ (80088dc <xTaskGetTickCount+0x1c>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80088cc:	687b      	ldr	r3, [r7, #4]
}
 80088ce:	4618      	mov	r0, r3
 80088d0:	370c      	adds	r7, #12
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr
 80088da:	bf00      	nop
 80088dc:	20041464 	.word	0x20041464

080088e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80088e0:	b580      	push	{r7, lr}
 80088e2:	b086      	sub	sp, #24
 80088e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80088e6:	2300      	movs	r3, #0
 80088e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80088ea:	4b4f      	ldr	r3, [pc, #316]	@ (8008a28 <xTaskIncrementTick+0x148>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	f040 8090 	bne.w	8008a14 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80088f4:	4b4d      	ldr	r3, [pc, #308]	@ (8008a2c <xTaskIncrementTick+0x14c>)
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	3301      	adds	r3, #1
 80088fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80088fc:	4a4b      	ldr	r2, [pc, #300]	@ (8008a2c <xTaskIncrementTick+0x14c>)
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d121      	bne.n	800894c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8008908:	4b49      	ldr	r3, [pc, #292]	@ (8008a30 <xTaskIncrementTick+0x150>)
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d00b      	beq.n	800892a <xTaskIncrementTick+0x4a>
	__asm volatile
 8008912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008916:	f383 8811 	msr	BASEPRI, r3
 800891a:	f3bf 8f6f 	isb	sy
 800891e:	f3bf 8f4f 	dsb	sy
 8008922:	603b      	str	r3, [r7, #0]
}
 8008924:	bf00      	nop
 8008926:	bf00      	nop
 8008928:	e7fd      	b.n	8008926 <xTaskIncrementTick+0x46>
 800892a:	4b41      	ldr	r3, [pc, #260]	@ (8008a30 <xTaskIncrementTick+0x150>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	60fb      	str	r3, [r7, #12]
 8008930:	4b40      	ldr	r3, [pc, #256]	@ (8008a34 <xTaskIncrementTick+0x154>)
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	4a3e      	ldr	r2, [pc, #248]	@ (8008a30 <xTaskIncrementTick+0x150>)
 8008936:	6013      	str	r3, [r2, #0]
 8008938:	4a3e      	ldr	r2, [pc, #248]	@ (8008a34 <xTaskIncrementTick+0x154>)
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	6013      	str	r3, [r2, #0]
 800893e:	4b3e      	ldr	r3, [pc, #248]	@ (8008a38 <xTaskIncrementTick+0x158>)
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	3301      	adds	r3, #1
 8008944:	4a3c      	ldr	r2, [pc, #240]	@ (8008a38 <xTaskIncrementTick+0x158>)
 8008946:	6013      	str	r3, [r2, #0]
 8008948:	f000 fae2 	bl	8008f10 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800894c:	4b3b      	ldr	r3, [pc, #236]	@ (8008a3c <xTaskIncrementTick+0x15c>)
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	693a      	ldr	r2, [r7, #16]
 8008952:	429a      	cmp	r2, r3
 8008954:	d349      	bcc.n	80089ea <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008956:	4b36      	ldr	r3, [pc, #216]	@ (8008a30 <xTaskIncrementTick+0x150>)
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	681b      	ldr	r3, [r3, #0]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d104      	bne.n	800896a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008960:	4b36      	ldr	r3, [pc, #216]	@ (8008a3c <xTaskIncrementTick+0x15c>)
 8008962:	f04f 32ff 	mov.w	r2, #4294967295
 8008966:	601a      	str	r2, [r3, #0]
					break;
 8008968:	e03f      	b.n	80089ea <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800896a:	4b31      	ldr	r3, [pc, #196]	@ (8008a30 <xTaskIncrementTick+0x150>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	68db      	ldr	r3, [r3, #12]
 8008970:	68db      	ldr	r3, [r3, #12]
 8008972:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008974:	68bb      	ldr	r3, [r7, #8]
 8008976:	685b      	ldr	r3, [r3, #4]
 8008978:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800897a:	693a      	ldr	r2, [r7, #16]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	429a      	cmp	r2, r3
 8008980:	d203      	bcs.n	800898a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008982:	4a2e      	ldr	r2, [pc, #184]	@ (8008a3c <xTaskIncrementTick+0x15c>)
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8008988:	e02f      	b.n	80089ea <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800898a:	68bb      	ldr	r3, [r7, #8]
 800898c:	3304      	adds	r3, #4
 800898e:	4618      	mov	r0, r3
 8008990:	f7fe fc66 	bl	8007260 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008998:	2b00      	cmp	r3, #0
 800899a:	d004      	beq.n	80089a6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	3318      	adds	r3, #24
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7fe fc5d 	bl	8007260 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80089a6:	68bb      	ldr	r3, [r7, #8]
 80089a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089aa:	4b25      	ldr	r3, [pc, #148]	@ (8008a40 <xTaskIncrementTick+0x160>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d903      	bls.n	80089ba <xTaskIncrementTick+0xda>
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089b6:	4a22      	ldr	r2, [pc, #136]	@ (8008a40 <xTaskIncrementTick+0x160>)
 80089b8:	6013      	str	r3, [r2, #0]
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089be:	4613      	mov	r3, r2
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	4413      	add	r3, r2
 80089c4:	009b      	lsls	r3, r3, #2
 80089c6:	4a1f      	ldr	r2, [pc, #124]	@ (8008a44 <xTaskIncrementTick+0x164>)
 80089c8:	441a      	add	r2, r3
 80089ca:	68bb      	ldr	r3, [r7, #8]
 80089cc:	3304      	adds	r3, #4
 80089ce:	4619      	mov	r1, r3
 80089d0:	4610      	mov	r0, r2
 80089d2:	f7fe fbe8 	bl	80071a6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089da:	4b1b      	ldr	r3, [pc, #108]	@ (8008a48 <xTaskIncrementTick+0x168>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80089e0:	429a      	cmp	r2, r3
 80089e2:	d3b8      	bcc.n	8008956 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80089e4:	2301      	movs	r3, #1
 80089e6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80089e8:	e7b5      	b.n	8008956 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80089ea:	4b17      	ldr	r3, [pc, #92]	@ (8008a48 <xTaskIncrementTick+0x168>)
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80089f0:	4914      	ldr	r1, [pc, #80]	@ (8008a44 <xTaskIncrementTick+0x164>)
 80089f2:	4613      	mov	r3, r2
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	4413      	add	r3, r2
 80089f8:	009b      	lsls	r3, r3, #2
 80089fa:	440b      	add	r3, r1
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d901      	bls.n	8008a06 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8008a02:	2301      	movs	r3, #1
 8008a04:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8008a06:	4b11      	ldr	r3, [pc, #68]	@ (8008a4c <xTaskIncrementTick+0x16c>)
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	2b00      	cmp	r3, #0
 8008a0c:	d007      	beq.n	8008a1e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8008a0e:	2301      	movs	r3, #1
 8008a10:	617b      	str	r3, [r7, #20]
 8008a12:	e004      	b.n	8008a1e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8008a14:	4b0e      	ldr	r3, [pc, #56]	@ (8008a50 <xTaskIncrementTick+0x170>)
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	4a0d      	ldr	r2, [pc, #52]	@ (8008a50 <xTaskIncrementTick+0x170>)
 8008a1c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8008a1e:	697b      	ldr	r3, [r7, #20]
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3718      	adds	r7, #24
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}
 8008a28:	20041488 	.word	0x20041488
 8008a2c:	20041464 	.word	0x20041464
 8008a30:	20041418 	.word	0x20041418
 8008a34:	2004141c 	.word	0x2004141c
 8008a38:	20041478 	.word	0x20041478
 8008a3c:	20041480 	.word	0x20041480
 8008a40:	20041468 	.word	0x20041468
 8008a44:	20040f90 	.word	0x20040f90
 8008a48:	20040f8c 	.word	0x20040f8c
 8008a4c:	20041474 	.word	0x20041474
 8008a50:	20041470 	.word	0x20041470

08008a54 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008a54:	b480      	push	{r7}
 8008a56:	b085      	sub	sp, #20
 8008a58:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8008a5a:	4b2b      	ldr	r3, [pc, #172]	@ (8008b08 <vTaskSwitchContext+0xb4>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d003      	beq.n	8008a6a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008a62:	4b2a      	ldr	r3, [pc, #168]	@ (8008b0c <vTaskSwitchContext+0xb8>)
 8008a64:	2201      	movs	r2, #1
 8008a66:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008a68:	e047      	b.n	8008afa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8008a6a:	4b28      	ldr	r3, [pc, #160]	@ (8008b0c <vTaskSwitchContext+0xb8>)
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a70:	4b27      	ldr	r3, [pc, #156]	@ (8008b10 <vTaskSwitchContext+0xbc>)
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	60fb      	str	r3, [r7, #12]
 8008a76:	e011      	b.n	8008a9c <vTaskSwitchContext+0x48>
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d10b      	bne.n	8008a96 <vTaskSwitchContext+0x42>
	__asm volatile
 8008a7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a82:	f383 8811 	msr	BASEPRI, r3
 8008a86:	f3bf 8f6f 	isb	sy
 8008a8a:	f3bf 8f4f 	dsb	sy
 8008a8e:	607b      	str	r3, [r7, #4]
}
 8008a90:	bf00      	nop
 8008a92:	bf00      	nop
 8008a94:	e7fd      	b.n	8008a92 <vTaskSwitchContext+0x3e>
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	3b01      	subs	r3, #1
 8008a9a:	60fb      	str	r3, [r7, #12]
 8008a9c:	491d      	ldr	r1, [pc, #116]	@ (8008b14 <vTaskSwitchContext+0xc0>)
 8008a9e:	68fa      	ldr	r2, [r7, #12]
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	009b      	lsls	r3, r3, #2
 8008aa4:	4413      	add	r3, r2
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	440b      	add	r3, r1
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d0e3      	beq.n	8008a78 <vTaskSwitchContext+0x24>
 8008ab0:	68fa      	ldr	r2, [r7, #12]
 8008ab2:	4613      	mov	r3, r2
 8008ab4:	009b      	lsls	r3, r3, #2
 8008ab6:	4413      	add	r3, r2
 8008ab8:	009b      	lsls	r3, r3, #2
 8008aba:	4a16      	ldr	r2, [pc, #88]	@ (8008b14 <vTaskSwitchContext+0xc0>)
 8008abc:	4413      	add	r3, r2
 8008abe:	60bb      	str	r3, [r7, #8]
 8008ac0:	68bb      	ldr	r3, [r7, #8]
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	685a      	ldr	r2, [r3, #4]
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	605a      	str	r2, [r3, #4]
 8008aca:	68bb      	ldr	r3, [r7, #8]
 8008acc:	685a      	ldr	r2, [r3, #4]
 8008ace:	68bb      	ldr	r3, [r7, #8]
 8008ad0:	3308      	adds	r3, #8
 8008ad2:	429a      	cmp	r2, r3
 8008ad4:	d104      	bne.n	8008ae0 <vTaskSwitchContext+0x8c>
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	685a      	ldr	r2, [r3, #4]
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	605a      	str	r2, [r3, #4]
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	68db      	ldr	r3, [r3, #12]
 8008ae6:	4a0c      	ldr	r2, [pc, #48]	@ (8008b18 <vTaskSwitchContext+0xc4>)
 8008ae8:	6013      	str	r3, [r2, #0]
 8008aea:	4a09      	ldr	r2, [pc, #36]	@ (8008b10 <vTaskSwitchContext+0xbc>)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8008af0:	4b09      	ldr	r3, [pc, #36]	@ (8008b18 <vTaskSwitchContext+0xc4>)
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	3354      	adds	r3, #84	@ 0x54
 8008af6:	4a09      	ldr	r2, [pc, #36]	@ (8008b1c <vTaskSwitchContext+0xc8>)
 8008af8:	6013      	str	r3, [r2, #0]
}
 8008afa:	bf00      	nop
 8008afc:	3714      	adds	r7, #20
 8008afe:	46bd      	mov	sp, r7
 8008b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b04:	4770      	bx	lr
 8008b06:	bf00      	nop
 8008b08:	20041488 	.word	0x20041488
 8008b0c:	20041474 	.word	0x20041474
 8008b10:	20041468 	.word	0x20041468
 8008b14:	20040f90 	.word	0x20040f90
 8008b18:	20040f8c 	.word	0x20040f8c
 8008b1c:	20040010 	.word	0x20040010

08008b20 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8008b20:	b580      	push	{r7, lr}
 8008b22:	b084      	sub	sp, #16
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d10b      	bne.n	8008b48 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8008b30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b34:	f383 8811 	msr	BASEPRI, r3
 8008b38:	f3bf 8f6f 	isb	sy
 8008b3c:	f3bf 8f4f 	dsb	sy
 8008b40:	60fb      	str	r3, [r7, #12]
}
 8008b42:	bf00      	nop
 8008b44:	bf00      	nop
 8008b46:	e7fd      	b.n	8008b44 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008b48:	4b07      	ldr	r3, [pc, #28]	@ (8008b68 <vTaskPlaceOnEventList+0x48>)
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	3318      	adds	r3, #24
 8008b4e:	4619      	mov	r1, r3
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f7fe fb4c 	bl	80071ee <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008b56:	2101      	movs	r1, #1
 8008b58:	6838      	ldr	r0, [r7, #0]
 8008b5a:	f000 fb87 	bl	800926c <prvAddCurrentTaskToDelayedList>
}
 8008b5e:	bf00      	nop
 8008b60:	3710      	adds	r7, #16
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	20040f8c 	.word	0x20040f8c

08008b6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008b6c:	b580      	push	{r7, lr}
 8008b6e:	b086      	sub	sp, #24
 8008b70:	af00      	add	r7, sp, #0
 8008b72:	60f8      	str	r0, [r7, #12]
 8008b74:	60b9      	str	r1, [r7, #8]
 8008b76:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d10b      	bne.n	8008b96 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8008b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	617b      	str	r3, [r7, #20]
}
 8008b90:	bf00      	nop
 8008b92:	bf00      	nop
 8008b94:	e7fd      	b.n	8008b92 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008b96:	4b0a      	ldr	r3, [pc, #40]	@ (8008bc0 <vTaskPlaceOnEventListRestricted+0x54>)
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	3318      	adds	r3, #24
 8008b9c:	4619      	mov	r1, r3
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f7fe fb01 	bl	80071a6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d002      	beq.n	8008bb0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8008baa:	f04f 33ff 	mov.w	r3, #4294967295
 8008bae:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8008bb0:	6879      	ldr	r1, [r7, #4]
 8008bb2:	68b8      	ldr	r0, [r7, #8]
 8008bb4:	f000 fb5a 	bl	800926c <prvAddCurrentTaskToDelayedList>
	}
 8008bb8:	bf00      	nop
 8008bba:	3718      	adds	r7, #24
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bd80      	pop	{r7, pc}
 8008bc0:	20040f8c 	.word	0x20040f8c

08008bc4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008bc4:	b580      	push	{r7, lr}
 8008bc6:	b086      	sub	sp, #24
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	68db      	ldr	r3, [r3, #12]
 8008bd0:	68db      	ldr	r3, [r3, #12]
 8008bd2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d10b      	bne.n	8008bf2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8008bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bde:	f383 8811 	msr	BASEPRI, r3
 8008be2:	f3bf 8f6f 	isb	sy
 8008be6:	f3bf 8f4f 	dsb	sy
 8008bea:	60fb      	str	r3, [r7, #12]
}
 8008bec:	bf00      	nop
 8008bee:	bf00      	nop
 8008bf0:	e7fd      	b.n	8008bee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	3318      	adds	r3, #24
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f7fe fb32 	bl	8007260 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008bfc:	4b1d      	ldr	r3, [pc, #116]	@ (8008c74 <xTaskRemoveFromEventList+0xb0>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d11d      	bne.n	8008c40 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	3304      	adds	r3, #4
 8008c08:	4618      	mov	r0, r3
 8008c0a:	f7fe fb29 	bl	8007260 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8008c0e:	693b      	ldr	r3, [r7, #16]
 8008c10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c12:	4b19      	ldr	r3, [pc, #100]	@ (8008c78 <xTaskRemoveFromEventList+0xb4>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	429a      	cmp	r2, r3
 8008c18:	d903      	bls.n	8008c22 <xTaskRemoveFromEventList+0x5e>
 8008c1a:	693b      	ldr	r3, [r7, #16]
 8008c1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c1e:	4a16      	ldr	r2, [pc, #88]	@ (8008c78 <xTaskRemoveFromEventList+0xb4>)
 8008c20:	6013      	str	r3, [r2, #0]
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c26:	4613      	mov	r3, r2
 8008c28:	009b      	lsls	r3, r3, #2
 8008c2a:	4413      	add	r3, r2
 8008c2c:	009b      	lsls	r3, r3, #2
 8008c2e:	4a13      	ldr	r2, [pc, #76]	@ (8008c7c <xTaskRemoveFromEventList+0xb8>)
 8008c30:	441a      	add	r2, r3
 8008c32:	693b      	ldr	r3, [r7, #16]
 8008c34:	3304      	adds	r3, #4
 8008c36:	4619      	mov	r1, r3
 8008c38:	4610      	mov	r0, r2
 8008c3a:	f7fe fab4 	bl	80071a6 <vListInsertEnd>
 8008c3e:	e005      	b.n	8008c4c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8008c40:	693b      	ldr	r3, [r7, #16]
 8008c42:	3318      	adds	r3, #24
 8008c44:	4619      	mov	r1, r3
 8008c46:	480e      	ldr	r0, [pc, #56]	@ (8008c80 <xTaskRemoveFromEventList+0xbc>)
 8008c48:	f7fe faad 	bl	80071a6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008c50:	4b0c      	ldr	r3, [pc, #48]	@ (8008c84 <xTaskRemoveFromEventList+0xc0>)
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c56:	429a      	cmp	r2, r3
 8008c58:	d905      	bls.n	8008c66 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008c5a:	2301      	movs	r3, #1
 8008c5c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8008c5e:	4b0a      	ldr	r3, [pc, #40]	@ (8008c88 <xTaskRemoveFromEventList+0xc4>)
 8008c60:	2201      	movs	r2, #1
 8008c62:	601a      	str	r2, [r3, #0]
 8008c64:	e001      	b.n	8008c6a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8008c66:	2300      	movs	r3, #0
 8008c68:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8008c6a:	697b      	ldr	r3, [r7, #20]
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3718      	adds	r7, #24
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}
 8008c74:	20041488 	.word	0x20041488
 8008c78:	20041468 	.word	0x20041468
 8008c7c:	20040f90 	.word	0x20040f90
 8008c80:	20041420 	.word	0x20041420
 8008c84:	20040f8c 	.word	0x20040f8c
 8008c88:	20041474 	.word	0x20041474

08008c8c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008c8c:	b480      	push	{r7}
 8008c8e:	b083      	sub	sp, #12
 8008c90:	af00      	add	r7, sp, #0
 8008c92:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008c94:	4b06      	ldr	r3, [pc, #24]	@ (8008cb0 <vTaskInternalSetTimeOutState+0x24>)
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008c9c:	4b05      	ldr	r3, [pc, #20]	@ (8008cb4 <vTaskInternalSetTimeOutState+0x28>)
 8008c9e:	681a      	ldr	r2, [r3, #0]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	605a      	str	r2, [r3, #4]
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr
 8008cb0:	20041478 	.word	0x20041478
 8008cb4:	20041464 	.word	0x20041464

08008cb8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b088      	sub	sp, #32
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
 8008cc0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d10b      	bne.n	8008ce0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8008cc8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ccc:	f383 8811 	msr	BASEPRI, r3
 8008cd0:	f3bf 8f6f 	isb	sy
 8008cd4:	f3bf 8f4f 	dsb	sy
 8008cd8:	613b      	str	r3, [r7, #16]
}
 8008cda:	bf00      	nop
 8008cdc:	bf00      	nop
 8008cde:	e7fd      	b.n	8008cdc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8008ce0:	683b      	ldr	r3, [r7, #0]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d10b      	bne.n	8008cfe <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8008ce6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cea:	f383 8811 	msr	BASEPRI, r3
 8008cee:	f3bf 8f6f 	isb	sy
 8008cf2:	f3bf 8f4f 	dsb	sy
 8008cf6:	60fb      	str	r3, [r7, #12]
}
 8008cf8:	bf00      	nop
 8008cfa:	bf00      	nop
 8008cfc:	e7fd      	b.n	8008cfa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8008cfe:	f000 ff93 	bl	8009c28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8008d02:	4b1d      	ldr	r3, [pc, #116]	@ (8008d78 <xTaskCheckForTimeOut+0xc0>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	69ba      	ldr	r2, [r7, #24]
 8008d0e:	1ad3      	subs	r3, r2, r3
 8008d10:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8008d12:	683b      	ldr	r3, [r7, #0]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d1a:	d102      	bne.n	8008d22 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	61fb      	str	r3, [r7, #28]
 8008d20:	e023      	b.n	8008d6a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681a      	ldr	r2, [r3, #0]
 8008d26:	4b15      	ldr	r3, [pc, #84]	@ (8008d7c <xTaskCheckForTimeOut+0xc4>)
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d007      	beq.n	8008d3e <xTaskCheckForTimeOut+0x86>
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	685b      	ldr	r3, [r3, #4]
 8008d32:	69ba      	ldr	r2, [r7, #24]
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d302      	bcc.n	8008d3e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8008d38:	2301      	movs	r3, #1
 8008d3a:	61fb      	str	r3, [r7, #28]
 8008d3c:	e015      	b.n	8008d6a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	697a      	ldr	r2, [r7, #20]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d20b      	bcs.n	8008d60 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	697b      	ldr	r3, [r7, #20]
 8008d4e:	1ad2      	subs	r2, r2, r3
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8008d54:	6878      	ldr	r0, [r7, #4]
 8008d56:	f7ff ff99 	bl	8008c8c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	61fb      	str	r3, [r7, #28]
 8008d5e:	e004      	b.n	8008d6a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8008d60:	683b      	ldr	r3, [r7, #0]
 8008d62:	2200      	movs	r2, #0
 8008d64:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8008d66:	2301      	movs	r3, #1
 8008d68:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008d6a:	f000 ff8f 	bl	8009c8c <vPortExitCritical>

	return xReturn;
 8008d6e:	69fb      	ldr	r3, [r7, #28]
}
 8008d70:	4618      	mov	r0, r3
 8008d72:	3720      	adds	r7, #32
 8008d74:	46bd      	mov	sp, r7
 8008d76:	bd80      	pop	{r7, pc}
 8008d78:	20041464 	.word	0x20041464
 8008d7c:	20041478 	.word	0x20041478

08008d80 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008d80:	b480      	push	{r7}
 8008d82:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8008d84:	4b03      	ldr	r3, [pc, #12]	@ (8008d94 <vTaskMissedYield+0x14>)
 8008d86:	2201      	movs	r2, #1
 8008d88:	601a      	str	r2, [r3, #0]
}
 8008d8a:	bf00      	nop
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr
 8008d94:	20041474 	.word	0x20041474

08008d98 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008d98:	b580      	push	{r7, lr}
 8008d9a:	b082      	sub	sp, #8
 8008d9c:	af00      	add	r7, sp, #0
 8008d9e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008da0:	f000 f852 	bl	8008e48 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8008da4:	4b06      	ldr	r3, [pc, #24]	@ (8008dc0 <prvIdleTask+0x28>)
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d9f9      	bls.n	8008da0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008dac:	4b05      	ldr	r3, [pc, #20]	@ (8008dc4 <prvIdleTask+0x2c>)
 8008dae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008db2:	601a      	str	r2, [r3, #0]
 8008db4:	f3bf 8f4f 	dsb	sy
 8008db8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008dbc:	e7f0      	b.n	8008da0 <prvIdleTask+0x8>
 8008dbe:	bf00      	nop
 8008dc0:	20040f90 	.word	0x20040f90
 8008dc4:	e000ed04 	.word	0xe000ed04

08008dc8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008dc8:	b580      	push	{r7, lr}
 8008dca:	b082      	sub	sp, #8
 8008dcc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008dce:	2300      	movs	r3, #0
 8008dd0:	607b      	str	r3, [r7, #4]
 8008dd2:	e00c      	b.n	8008dee <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008dd4:	687a      	ldr	r2, [r7, #4]
 8008dd6:	4613      	mov	r3, r2
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	4413      	add	r3, r2
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	4a12      	ldr	r2, [pc, #72]	@ (8008e28 <prvInitialiseTaskLists+0x60>)
 8008de0:	4413      	add	r3, r2
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7fe f9b2 	bl	800714c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	3301      	adds	r3, #1
 8008dec:	607b      	str	r3, [r7, #4]
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2b37      	cmp	r3, #55	@ 0x37
 8008df2:	d9ef      	bls.n	8008dd4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008df4:	480d      	ldr	r0, [pc, #52]	@ (8008e2c <prvInitialiseTaskLists+0x64>)
 8008df6:	f7fe f9a9 	bl	800714c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008dfa:	480d      	ldr	r0, [pc, #52]	@ (8008e30 <prvInitialiseTaskLists+0x68>)
 8008dfc:	f7fe f9a6 	bl	800714c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008e00:	480c      	ldr	r0, [pc, #48]	@ (8008e34 <prvInitialiseTaskLists+0x6c>)
 8008e02:	f7fe f9a3 	bl	800714c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008e06:	480c      	ldr	r0, [pc, #48]	@ (8008e38 <prvInitialiseTaskLists+0x70>)
 8008e08:	f7fe f9a0 	bl	800714c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008e0c:	480b      	ldr	r0, [pc, #44]	@ (8008e3c <prvInitialiseTaskLists+0x74>)
 8008e0e:	f7fe f99d 	bl	800714c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008e12:	4b0b      	ldr	r3, [pc, #44]	@ (8008e40 <prvInitialiseTaskLists+0x78>)
 8008e14:	4a05      	ldr	r2, [pc, #20]	@ (8008e2c <prvInitialiseTaskLists+0x64>)
 8008e16:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008e18:	4b0a      	ldr	r3, [pc, #40]	@ (8008e44 <prvInitialiseTaskLists+0x7c>)
 8008e1a:	4a05      	ldr	r2, [pc, #20]	@ (8008e30 <prvInitialiseTaskLists+0x68>)
 8008e1c:	601a      	str	r2, [r3, #0]
}
 8008e1e:	bf00      	nop
 8008e20:	3708      	adds	r7, #8
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	20040f90 	.word	0x20040f90
 8008e2c:	200413f0 	.word	0x200413f0
 8008e30:	20041404 	.word	0x20041404
 8008e34:	20041420 	.word	0x20041420
 8008e38:	20041434 	.word	0x20041434
 8008e3c:	2004144c 	.word	0x2004144c
 8008e40:	20041418 	.word	0x20041418
 8008e44:	2004141c 	.word	0x2004141c

08008e48 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008e48:	b580      	push	{r7, lr}
 8008e4a:	b082      	sub	sp, #8
 8008e4c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008e4e:	e019      	b.n	8008e84 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008e50:	f000 feea 	bl	8009c28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008e54:	4b10      	ldr	r3, [pc, #64]	@ (8008e98 <prvCheckTasksWaitingTermination+0x50>)
 8008e56:	68db      	ldr	r3, [r3, #12]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	3304      	adds	r3, #4
 8008e60:	4618      	mov	r0, r3
 8008e62:	f7fe f9fd 	bl	8007260 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008e66:	4b0d      	ldr	r3, [pc, #52]	@ (8008e9c <prvCheckTasksWaitingTermination+0x54>)
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	3b01      	subs	r3, #1
 8008e6c:	4a0b      	ldr	r2, [pc, #44]	@ (8008e9c <prvCheckTasksWaitingTermination+0x54>)
 8008e6e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008e70:	4b0b      	ldr	r3, [pc, #44]	@ (8008ea0 <prvCheckTasksWaitingTermination+0x58>)
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	3b01      	subs	r3, #1
 8008e76:	4a0a      	ldr	r2, [pc, #40]	@ (8008ea0 <prvCheckTasksWaitingTermination+0x58>)
 8008e78:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008e7a:	f000 ff07 	bl	8009c8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008e7e:	6878      	ldr	r0, [r7, #4]
 8008e80:	f000 f810 	bl	8008ea4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008e84:	4b06      	ldr	r3, [pc, #24]	@ (8008ea0 <prvCheckTasksWaitingTermination+0x58>)
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d1e1      	bne.n	8008e50 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008e8c:	bf00      	nop
 8008e8e:	bf00      	nop
 8008e90:	3708      	adds	r7, #8
 8008e92:	46bd      	mov	sp, r7
 8008e94:	bd80      	pop	{r7, pc}
 8008e96:	bf00      	nop
 8008e98:	20041434 	.word	0x20041434
 8008e9c:	20041460 	.word	0x20041460
 8008ea0:	20041448 	.word	0x20041448

08008ea4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b084      	sub	sp, #16
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	3354      	adds	r3, #84	@ 0x54
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	f001 f9d1 	bl	800a258 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d108      	bne.n	8008ed2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f001 f89f 	bl	800a008 <vPortFree>
				vPortFree( pxTCB );
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f001 f89c 	bl	800a008 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008ed0:	e019      	b.n	8008f06 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008ed8:	2b01      	cmp	r3, #1
 8008eda:	d103      	bne.n	8008ee4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008edc:	6878      	ldr	r0, [r7, #4]
 8008ede:	f001 f893 	bl	800a008 <vPortFree>
	}
 8008ee2:	e010      	b.n	8008f06 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008eea:	2b02      	cmp	r3, #2
 8008eec:	d00b      	beq.n	8008f06 <prvDeleteTCB+0x62>
	__asm volatile
 8008eee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ef2:	f383 8811 	msr	BASEPRI, r3
 8008ef6:	f3bf 8f6f 	isb	sy
 8008efa:	f3bf 8f4f 	dsb	sy
 8008efe:	60fb      	str	r3, [r7, #12]
}
 8008f00:	bf00      	nop
 8008f02:	bf00      	nop
 8008f04:	e7fd      	b.n	8008f02 <prvDeleteTCB+0x5e>
	}
 8008f06:	bf00      	nop
 8008f08:	3710      	adds	r7, #16
 8008f0a:	46bd      	mov	sp, r7
 8008f0c:	bd80      	pop	{r7, pc}
	...

08008f10 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008f10:	b480      	push	{r7}
 8008f12:	b083      	sub	sp, #12
 8008f14:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008f16:	4b0c      	ldr	r3, [pc, #48]	@ (8008f48 <prvResetNextTaskUnblockTime+0x38>)
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d104      	bne.n	8008f2a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008f20:	4b0a      	ldr	r3, [pc, #40]	@ (8008f4c <prvResetNextTaskUnblockTime+0x3c>)
 8008f22:	f04f 32ff 	mov.w	r2, #4294967295
 8008f26:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008f28:	e008      	b.n	8008f3c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f2a:	4b07      	ldr	r3, [pc, #28]	@ (8008f48 <prvResetNextTaskUnblockTime+0x38>)
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	68db      	ldr	r3, [r3, #12]
 8008f30:	68db      	ldr	r3, [r3, #12]
 8008f32:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	685b      	ldr	r3, [r3, #4]
 8008f38:	4a04      	ldr	r2, [pc, #16]	@ (8008f4c <prvResetNextTaskUnblockTime+0x3c>)
 8008f3a:	6013      	str	r3, [r2, #0]
}
 8008f3c:	bf00      	nop
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr
 8008f48:	20041418 	.word	0x20041418
 8008f4c:	20041480 	.word	0x20041480

08008f50 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008f50:	b480      	push	{r7}
 8008f52:	b083      	sub	sp, #12
 8008f54:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8008f56:	4b0b      	ldr	r3, [pc, #44]	@ (8008f84 <xTaskGetSchedulerState+0x34>)
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d102      	bne.n	8008f64 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008f5e:	2301      	movs	r3, #1
 8008f60:	607b      	str	r3, [r7, #4]
 8008f62:	e008      	b.n	8008f76 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f64:	4b08      	ldr	r3, [pc, #32]	@ (8008f88 <xTaskGetSchedulerState+0x38>)
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d102      	bne.n	8008f72 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008f6c:	2302      	movs	r3, #2
 8008f6e:	607b      	str	r3, [r7, #4]
 8008f70:	e001      	b.n	8008f76 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8008f72:	2300      	movs	r3, #0
 8008f74:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8008f76:	687b      	ldr	r3, [r7, #4]
	}
 8008f78:	4618      	mov	r0, r3
 8008f7a:	370c      	adds	r7, #12
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr
 8008f84:	2004146c 	.word	0x2004146c
 8008f88:	20041488 	.word	0x20041488

08008f8c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b084      	sub	sp, #16
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d051      	beq.n	8009046 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fa6:	4b2a      	ldr	r3, [pc, #168]	@ (8009050 <xTaskPriorityInherit+0xc4>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fac:	429a      	cmp	r2, r3
 8008fae:	d241      	bcs.n	8009034 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	699b      	ldr	r3, [r3, #24]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	db06      	blt.n	8008fc6 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fb8:	4b25      	ldr	r3, [pc, #148]	@ (8009050 <xTaskPriorityInherit+0xc4>)
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fbe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	6959      	ldr	r1, [r3, #20]
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fce:	4613      	mov	r3, r2
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	4413      	add	r3, r2
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	4a1f      	ldr	r2, [pc, #124]	@ (8009054 <xTaskPriorityInherit+0xc8>)
 8008fd8:	4413      	add	r3, r2
 8008fda:	4299      	cmp	r1, r3
 8008fdc:	d122      	bne.n	8009024 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	3304      	adds	r3, #4
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	f7fe f93c 	bl	8007260 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008fe8:	4b19      	ldr	r3, [pc, #100]	@ (8009050 <xTaskPriorityInherit+0xc4>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8008ff2:	68bb      	ldr	r3, [r7, #8]
 8008ff4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ff6:	4b18      	ldr	r3, [pc, #96]	@ (8009058 <xTaskPriorityInherit+0xcc>)
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	429a      	cmp	r2, r3
 8008ffc:	d903      	bls.n	8009006 <xTaskPriorityInherit+0x7a>
 8008ffe:	68bb      	ldr	r3, [r7, #8]
 8009000:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009002:	4a15      	ldr	r2, [pc, #84]	@ (8009058 <xTaskPriorityInherit+0xcc>)
 8009004:	6013      	str	r3, [r2, #0]
 8009006:	68bb      	ldr	r3, [r7, #8]
 8009008:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800900a:	4613      	mov	r3, r2
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	4413      	add	r3, r2
 8009010:	009b      	lsls	r3, r3, #2
 8009012:	4a10      	ldr	r2, [pc, #64]	@ (8009054 <xTaskPriorityInherit+0xc8>)
 8009014:	441a      	add	r2, r3
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	3304      	adds	r3, #4
 800901a:	4619      	mov	r1, r3
 800901c:	4610      	mov	r0, r2
 800901e:	f7fe f8c2 	bl	80071a6 <vListInsertEnd>
 8009022:	e004      	b.n	800902e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009024:	4b0a      	ldr	r3, [pc, #40]	@ (8009050 <xTaskPriorityInherit+0xc4>)
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800902e:	2301      	movs	r3, #1
 8009030:	60fb      	str	r3, [r7, #12]
 8009032:	e008      	b.n	8009046 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009038:	4b05      	ldr	r3, [pc, #20]	@ (8009050 <xTaskPriorityInherit+0xc4>)
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800903e:	429a      	cmp	r2, r3
 8009040:	d201      	bcs.n	8009046 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009042:	2301      	movs	r3, #1
 8009044:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009046:	68fb      	ldr	r3, [r7, #12]
	}
 8009048:	4618      	mov	r0, r3
 800904a:	3710      	adds	r7, #16
 800904c:	46bd      	mov	sp, r7
 800904e:	bd80      	pop	{r7, pc}
 8009050:	20040f8c 	.word	0x20040f8c
 8009054:	20040f90 	.word	0x20040f90
 8009058:	20041468 	.word	0x20041468

0800905c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800905c:	b580      	push	{r7, lr}
 800905e:	b086      	sub	sp, #24
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009068:	2300      	movs	r3, #0
 800906a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2b00      	cmp	r3, #0
 8009070:	d058      	beq.n	8009124 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009072:	4b2f      	ldr	r3, [pc, #188]	@ (8009130 <xTaskPriorityDisinherit+0xd4>)
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	693a      	ldr	r2, [r7, #16]
 8009078:	429a      	cmp	r2, r3
 800907a:	d00b      	beq.n	8009094 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800907c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009080:	f383 8811 	msr	BASEPRI, r3
 8009084:	f3bf 8f6f 	isb	sy
 8009088:	f3bf 8f4f 	dsb	sy
 800908c:	60fb      	str	r3, [r7, #12]
}
 800908e:	bf00      	nop
 8009090:	bf00      	nop
 8009092:	e7fd      	b.n	8009090 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009098:	2b00      	cmp	r3, #0
 800909a:	d10b      	bne.n	80090b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800909c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a0:	f383 8811 	msr	BASEPRI, r3
 80090a4:	f3bf 8f6f 	isb	sy
 80090a8:	f3bf 8f4f 	dsb	sy
 80090ac:	60bb      	str	r3, [r7, #8]
}
 80090ae:	bf00      	nop
 80090b0:	bf00      	nop
 80090b2:	e7fd      	b.n	80090b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80090b4:	693b      	ldr	r3, [r7, #16]
 80090b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090b8:	1e5a      	subs	r2, r3, #1
 80090ba:	693b      	ldr	r3, [r7, #16]
 80090bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090c2:	693b      	ldr	r3, [r7, #16]
 80090c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d02c      	beq.n	8009124 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d128      	bne.n	8009124 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	3304      	adds	r3, #4
 80090d6:	4618      	mov	r0, r3
 80090d8:	f7fe f8c2 	bl	8007260 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80090dc:	693b      	ldr	r3, [r7, #16]
 80090de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80090e0:	693b      	ldr	r3, [r7, #16]
 80090e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090e4:	693b      	ldr	r3, [r7, #16]
 80090e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090f4:	4b0f      	ldr	r3, [pc, #60]	@ (8009134 <xTaskPriorityDisinherit+0xd8>)
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d903      	bls.n	8009104 <xTaskPriorityDisinherit+0xa8>
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009100:	4a0c      	ldr	r2, [pc, #48]	@ (8009134 <xTaskPriorityDisinherit+0xd8>)
 8009102:	6013      	str	r3, [r2, #0]
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009108:	4613      	mov	r3, r2
 800910a:	009b      	lsls	r3, r3, #2
 800910c:	4413      	add	r3, r2
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	4a09      	ldr	r2, [pc, #36]	@ (8009138 <xTaskPriorityDisinherit+0xdc>)
 8009112:	441a      	add	r2, r3
 8009114:	693b      	ldr	r3, [r7, #16]
 8009116:	3304      	adds	r3, #4
 8009118:	4619      	mov	r1, r3
 800911a:	4610      	mov	r0, r2
 800911c:	f7fe f843 	bl	80071a6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009120:	2301      	movs	r3, #1
 8009122:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009124:	697b      	ldr	r3, [r7, #20]
	}
 8009126:	4618      	mov	r0, r3
 8009128:	3718      	adds	r7, #24
 800912a:	46bd      	mov	sp, r7
 800912c:	bd80      	pop	{r7, pc}
 800912e:	bf00      	nop
 8009130:	20040f8c 	.word	0x20040f8c
 8009134:	20041468 	.word	0x20041468
 8009138:	20040f90 	.word	0x20040f90

0800913c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800913c:	b580      	push	{r7, lr}
 800913e:	b088      	sub	sp, #32
 8009140:	af00      	add	r7, sp, #0
 8009142:	6078      	str	r0, [r7, #4]
 8009144:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800914a:	2301      	movs	r3, #1
 800914c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	2b00      	cmp	r3, #0
 8009152:	d06c      	beq.n	800922e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8009154:	69bb      	ldr	r3, [r7, #24]
 8009156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009158:	2b00      	cmp	r3, #0
 800915a:	d10b      	bne.n	8009174 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800915c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009160:	f383 8811 	msr	BASEPRI, r3
 8009164:	f3bf 8f6f 	isb	sy
 8009168:	f3bf 8f4f 	dsb	sy
 800916c:	60fb      	str	r3, [r7, #12]
}
 800916e:	bf00      	nop
 8009170:	bf00      	nop
 8009172:	e7fd      	b.n	8009170 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009178:	683a      	ldr	r2, [r7, #0]
 800917a:	429a      	cmp	r2, r3
 800917c:	d902      	bls.n	8009184 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	61fb      	str	r3, [r7, #28]
 8009182:	e002      	b.n	800918a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009184:	69bb      	ldr	r3, [r7, #24]
 8009186:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009188:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800918a:	69bb      	ldr	r3, [r7, #24]
 800918c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800918e:	69fa      	ldr	r2, [r7, #28]
 8009190:	429a      	cmp	r2, r3
 8009192:	d04c      	beq.n	800922e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009194:	69bb      	ldr	r3, [r7, #24]
 8009196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009198:	697a      	ldr	r2, [r7, #20]
 800919a:	429a      	cmp	r2, r3
 800919c:	d147      	bne.n	800922e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800919e:	4b26      	ldr	r3, [pc, #152]	@ (8009238 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	69ba      	ldr	r2, [r7, #24]
 80091a4:	429a      	cmp	r2, r3
 80091a6:	d10b      	bne.n	80091c0 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80091a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ac:	f383 8811 	msr	BASEPRI, r3
 80091b0:	f3bf 8f6f 	isb	sy
 80091b4:	f3bf 8f4f 	dsb	sy
 80091b8:	60bb      	str	r3, [r7, #8]
}
 80091ba:	bf00      	nop
 80091bc:	bf00      	nop
 80091be:	e7fd      	b.n	80091bc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80091c4:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80091c6:	69bb      	ldr	r3, [r7, #24]
 80091c8:	69fa      	ldr	r2, [r7, #28]
 80091ca:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80091cc:	69bb      	ldr	r3, [r7, #24]
 80091ce:	699b      	ldr	r3, [r3, #24]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	db04      	blt.n	80091de <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80091d4:	69fb      	ldr	r3, [r7, #28]
 80091d6:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80091da:	69bb      	ldr	r3, [r7, #24]
 80091dc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80091de:	69bb      	ldr	r3, [r7, #24]
 80091e0:	6959      	ldr	r1, [r3, #20]
 80091e2:	693a      	ldr	r2, [r7, #16]
 80091e4:	4613      	mov	r3, r2
 80091e6:	009b      	lsls	r3, r3, #2
 80091e8:	4413      	add	r3, r2
 80091ea:	009b      	lsls	r3, r3, #2
 80091ec:	4a13      	ldr	r2, [pc, #76]	@ (800923c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80091ee:	4413      	add	r3, r2
 80091f0:	4299      	cmp	r1, r3
 80091f2:	d11c      	bne.n	800922e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	3304      	adds	r3, #4
 80091f8:	4618      	mov	r0, r3
 80091fa:	f7fe f831 	bl	8007260 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80091fe:	69bb      	ldr	r3, [r7, #24]
 8009200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009202:	4b0f      	ldr	r3, [pc, #60]	@ (8009240 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	429a      	cmp	r2, r3
 8009208:	d903      	bls.n	8009212 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800920a:	69bb      	ldr	r3, [r7, #24]
 800920c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800920e:	4a0c      	ldr	r2, [pc, #48]	@ (8009240 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009210:	6013      	str	r3, [r2, #0]
 8009212:	69bb      	ldr	r3, [r7, #24]
 8009214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009216:	4613      	mov	r3, r2
 8009218:	009b      	lsls	r3, r3, #2
 800921a:	4413      	add	r3, r2
 800921c:	009b      	lsls	r3, r3, #2
 800921e:	4a07      	ldr	r2, [pc, #28]	@ (800923c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8009220:	441a      	add	r2, r3
 8009222:	69bb      	ldr	r3, [r7, #24]
 8009224:	3304      	adds	r3, #4
 8009226:	4619      	mov	r1, r3
 8009228:	4610      	mov	r0, r2
 800922a:	f7fd ffbc 	bl	80071a6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800922e:	bf00      	nop
 8009230:	3720      	adds	r7, #32
 8009232:	46bd      	mov	sp, r7
 8009234:	bd80      	pop	{r7, pc}
 8009236:	bf00      	nop
 8009238:	20040f8c 	.word	0x20040f8c
 800923c:	20040f90 	.word	0x20040f90
 8009240:	20041468 	.word	0x20041468

08009244 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8009244:	b480      	push	{r7}
 8009246:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8009248:	4b07      	ldr	r3, [pc, #28]	@ (8009268 <pvTaskIncrementMutexHeldCount+0x24>)
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	2b00      	cmp	r3, #0
 800924e:	d004      	beq.n	800925a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8009250:	4b05      	ldr	r3, [pc, #20]	@ (8009268 <pvTaskIncrementMutexHeldCount+0x24>)
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8009256:	3201      	adds	r2, #1
 8009258:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800925a:	4b03      	ldr	r3, [pc, #12]	@ (8009268 <pvTaskIncrementMutexHeldCount+0x24>)
 800925c:	681b      	ldr	r3, [r3, #0]
	}
 800925e:	4618      	mov	r0, r3
 8009260:	46bd      	mov	sp, r7
 8009262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009266:	4770      	bx	lr
 8009268:	20040f8c 	.word	0x20040f8c

0800926c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009276:	4b21      	ldr	r3, [pc, #132]	@ (80092fc <prvAddCurrentTaskToDelayedList+0x90>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800927c:	4b20      	ldr	r3, [pc, #128]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	3304      	adds	r3, #4
 8009282:	4618      	mov	r0, r3
 8009284:	f7fd ffec 	bl	8007260 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800928e:	d10a      	bne.n	80092a6 <prvAddCurrentTaskToDelayedList+0x3a>
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d007      	beq.n	80092a6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009296:	4b1a      	ldr	r3, [pc, #104]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	3304      	adds	r3, #4
 800929c:	4619      	mov	r1, r3
 800929e:	4819      	ldr	r0, [pc, #100]	@ (8009304 <prvAddCurrentTaskToDelayedList+0x98>)
 80092a0:	f7fd ff81 	bl	80071a6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80092a4:	e026      	b.n	80092f4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80092a6:	68fa      	ldr	r2, [r7, #12]
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	4413      	add	r3, r2
 80092ac:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80092ae:	4b14      	ldr	r3, [pc, #80]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	68ba      	ldr	r2, [r7, #8]
 80092b4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80092b6:	68ba      	ldr	r2, [r7, #8]
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	429a      	cmp	r2, r3
 80092bc:	d209      	bcs.n	80092d2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092be:	4b12      	ldr	r3, [pc, #72]	@ (8009308 <prvAddCurrentTaskToDelayedList+0x9c>)
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	4b0f      	ldr	r3, [pc, #60]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	3304      	adds	r3, #4
 80092c8:	4619      	mov	r1, r3
 80092ca:	4610      	mov	r0, r2
 80092cc:	f7fd ff8f 	bl	80071ee <vListInsert>
}
 80092d0:	e010      	b.n	80092f4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80092d2:	4b0e      	ldr	r3, [pc, #56]	@ (800930c <prvAddCurrentTaskToDelayedList+0xa0>)
 80092d4:	681a      	ldr	r2, [r3, #0]
 80092d6:	4b0a      	ldr	r3, [pc, #40]	@ (8009300 <prvAddCurrentTaskToDelayedList+0x94>)
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	3304      	adds	r3, #4
 80092dc:	4619      	mov	r1, r3
 80092de:	4610      	mov	r0, r2
 80092e0:	f7fd ff85 	bl	80071ee <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80092e4:	4b0a      	ldr	r3, [pc, #40]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xa4>)
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	68ba      	ldr	r2, [r7, #8]
 80092ea:	429a      	cmp	r2, r3
 80092ec:	d202      	bcs.n	80092f4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80092ee:	4a08      	ldr	r2, [pc, #32]	@ (8009310 <prvAddCurrentTaskToDelayedList+0xa4>)
 80092f0:	68bb      	ldr	r3, [r7, #8]
 80092f2:	6013      	str	r3, [r2, #0]
}
 80092f4:	bf00      	nop
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	bd80      	pop	{r7, pc}
 80092fc:	20041464 	.word	0x20041464
 8009300:	20040f8c 	.word	0x20040f8c
 8009304:	2004144c 	.word	0x2004144c
 8009308:	2004141c 	.word	0x2004141c
 800930c:	20041418 	.word	0x20041418
 8009310:	20041480 	.word	0x20041480

08009314 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b08a      	sub	sp, #40	@ 0x28
 8009318:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800931a:	2300      	movs	r3, #0
 800931c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800931e:	f000 fb13 	bl	8009948 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009322:	4b1d      	ldr	r3, [pc, #116]	@ (8009398 <xTimerCreateTimerTask+0x84>)
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	2b00      	cmp	r3, #0
 8009328:	d021      	beq.n	800936e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800932a:	2300      	movs	r3, #0
 800932c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800932e:	2300      	movs	r3, #0
 8009330:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009332:	1d3a      	adds	r2, r7, #4
 8009334:	f107 0108 	add.w	r1, r7, #8
 8009338:	f107 030c 	add.w	r3, r7, #12
 800933c:	4618      	mov	r0, r3
 800933e:	f7fd feeb 	bl	8007118 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009342:	6879      	ldr	r1, [r7, #4]
 8009344:	68bb      	ldr	r3, [r7, #8]
 8009346:	68fa      	ldr	r2, [r7, #12]
 8009348:	9202      	str	r2, [sp, #8]
 800934a:	9301      	str	r3, [sp, #4]
 800934c:	2302      	movs	r3, #2
 800934e:	9300      	str	r3, [sp, #0]
 8009350:	2300      	movs	r3, #0
 8009352:	460a      	mov	r2, r1
 8009354:	4911      	ldr	r1, [pc, #68]	@ (800939c <xTimerCreateTimerTask+0x88>)
 8009356:	4812      	ldr	r0, [pc, #72]	@ (80093a0 <xTimerCreateTimerTask+0x8c>)
 8009358:	f7fe ffd8 	bl	800830c <xTaskCreateStatic>
 800935c:	4603      	mov	r3, r0
 800935e:	4a11      	ldr	r2, [pc, #68]	@ (80093a4 <xTimerCreateTimerTask+0x90>)
 8009360:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009362:	4b10      	ldr	r3, [pc, #64]	@ (80093a4 <xTimerCreateTimerTask+0x90>)
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d001      	beq.n	800936e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800936a:	2301      	movs	r3, #1
 800936c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800936e:	697b      	ldr	r3, [r7, #20]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d10b      	bne.n	800938c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009378:	f383 8811 	msr	BASEPRI, r3
 800937c:	f3bf 8f6f 	isb	sy
 8009380:	f3bf 8f4f 	dsb	sy
 8009384:	613b      	str	r3, [r7, #16]
}
 8009386:	bf00      	nop
 8009388:	bf00      	nop
 800938a:	e7fd      	b.n	8009388 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800938c:	697b      	ldr	r3, [r7, #20]
}
 800938e:	4618      	mov	r0, r3
 8009390:	3718      	adds	r7, #24
 8009392:	46bd      	mov	sp, r7
 8009394:	bd80      	pop	{r7, pc}
 8009396:	bf00      	nop
 8009398:	200414bc 	.word	0x200414bc
 800939c:	0800a450 	.word	0x0800a450
 80093a0:	080094e1 	.word	0x080094e1
 80093a4:	200414c0 	.word	0x200414c0

080093a8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b08a      	sub	sp, #40	@ 0x28
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	60f8      	str	r0, [r7, #12]
 80093b0:	60b9      	str	r1, [r7, #8]
 80093b2:	607a      	str	r2, [r7, #4]
 80093b4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80093b6:	2300      	movs	r3, #0
 80093b8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d10b      	bne.n	80093d8 <xTimerGenericCommand+0x30>
	__asm volatile
 80093c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093c4:	f383 8811 	msr	BASEPRI, r3
 80093c8:	f3bf 8f6f 	isb	sy
 80093cc:	f3bf 8f4f 	dsb	sy
 80093d0:	623b      	str	r3, [r7, #32]
}
 80093d2:	bf00      	nop
 80093d4:	bf00      	nop
 80093d6:	e7fd      	b.n	80093d4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80093d8:	4b19      	ldr	r3, [pc, #100]	@ (8009440 <xTimerGenericCommand+0x98>)
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d02a      	beq.n	8009436 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80093ec:	68bb      	ldr	r3, [r7, #8]
 80093ee:	2b05      	cmp	r3, #5
 80093f0:	dc18      	bgt.n	8009424 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80093f2:	f7ff fdad 	bl	8008f50 <xTaskGetSchedulerState>
 80093f6:	4603      	mov	r3, r0
 80093f8:	2b02      	cmp	r3, #2
 80093fa:	d109      	bne.n	8009410 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80093fc:	4b10      	ldr	r3, [pc, #64]	@ (8009440 <xTimerGenericCommand+0x98>)
 80093fe:	6818      	ldr	r0, [r3, #0]
 8009400:	f107 0110 	add.w	r1, r7, #16
 8009404:	2300      	movs	r3, #0
 8009406:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009408:	f7fe f908 	bl	800761c <xQueueGenericSend>
 800940c:	6278      	str	r0, [r7, #36]	@ 0x24
 800940e:	e012      	b.n	8009436 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009410:	4b0b      	ldr	r3, [pc, #44]	@ (8009440 <xTimerGenericCommand+0x98>)
 8009412:	6818      	ldr	r0, [r3, #0]
 8009414:	f107 0110 	add.w	r1, r7, #16
 8009418:	2300      	movs	r3, #0
 800941a:	2200      	movs	r2, #0
 800941c:	f7fe f8fe 	bl	800761c <xQueueGenericSend>
 8009420:	6278      	str	r0, [r7, #36]	@ 0x24
 8009422:	e008      	b.n	8009436 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009424:	4b06      	ldr	r3, [pc, #24]	@ (8009440 <xTimerGenericCommand+0x98>)
 8009426:	6818      	ldr	r0, [r3, #0]
 8009428:	f107 0110 	add.w	r1, r7, #16
 800942c:	2300      	movs	r3, #0
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	f7fe f9f6 	bl	8007820 <xQueueGenericSendFromISR>
 8009434:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009438:	4618      	mov	r0, r3
 800943a:	3728      	adds	r7, #40	@ 0x28
 800943c:	46bd      	mov	sp, r7
 800943e:	bd80      	pop	{r7, pc}
 8009440:	200414bc 	.word	0x200414bc

08009444 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b088      	sub	sp, #32
 8009448:	af02      	add	r7, sp, #8
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800944e:	4b23      	ldr	r3, [pc, #140]	@ (80094dc <prvProcessExpiredTimer+0x98>)
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	68db      	ldr	r3, [r3, #12]
 8009454:	68db      	ldr	r3, [r3, #12]
 8009456:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009458:	697b      	ldr	r3, [r7, #20]
 800945a:	3304      	adds	r3, #4
 800945c:	4618      	mov	r0, r3
 800945e:	f7fd feff 	bl	8007260 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009462:	697b      	ldr	r3, [r7, #20]
 8009464:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009468:	f003 0304 	and.w	r3, r3, #4
 800946c:	2b00      	cmp	r3, #0
 800946e:	d023      	beq.n	80094b8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009470:	697b      	ldr	r3, [r7, #20]
 8009472:	699a      	ldr	r2, [r3, #24]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	18d1      	adds	r1, r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	6978      	ldr	r0, [r7, #20]
 800947e:	f000 f8d5 	bl	800962c <prvInsertTimerInActiveList>
 8009482:	4603      	mov	r3, r0
 8009484:	2b00      	cmp	r3, #0
 8009486:	d020      	beq.n	80094ca <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009488:	2300      	movs	r3, #0
 800948a:	9300      	str	r3, [sp, #0]
 800948c:	2300      	movs	r3, #0
 800948e:	687a      	ldr	r2, [r7, #4]
 8009490:	2100      	movs	r1, #0
 8009492:	6978      	ldr	r0, [r7, #20]
 8009494:	f7ff ff88 	bl	80093a8 <xTimerGenericCommand>
 8009498:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d114      	bne.n	80094ca <prvProcessExpiredTimer+0x86>
	__asm volatile
 80094a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094a4:	f383 8811 	msr	BASEPRI, r3
 80094a8:	f3bf 8f6f 	isb	sy
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	60fb      	str	r3, [r7, #12]
}
 80094b2:	bf00      	nop
 80094b4:	bf00      	nop
 80094b6:	e7fd      	b.n	80094b4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80094be:	f023 0301 	bic.w	r3, r3, #1
 80094c2:	b2da      	uxtb	r2, r3
 80094c4:	697b      	ldr	r3, [r7, #20]
 80094c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	6a1b      	ldr	r3, [r3, #32]
 80094ce:	6978      	ldr	r0, [r7, #20]
 80094d0:	4798      	blx	r3
}
 80094d2:	bf00      	nop
 80094d4:	3718      	adds	r7, #24
 80094d6:	46bd      	mov	sp, r7
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	bf00      	nop
 80094dc:	200414b4 	.word	0x200414b4

080094e0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b084      	sub	sp, #16
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80094e8:	f107 0308 	add.w	r3, r7, #8
 80094ec:	4618      	mov	r0, r3
 80094ee:	f000 f859 	bl	80095a4 <prvGetNextExpireTime>
 80094f2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80094f4:	68bb      	ldr	r3, [r7, #8]
 80094f6:	4619      	mov	r1, r3
 80094f8:	68f8      	ldr	r0, [r7, #12]
 80094fa:	f000 f805 	bl	8009508 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80094fe:	f000 f8d7 	bl	80096b0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009502:	bf00      	nop
 8009504:	e7f0      	b.n	80094e8 <prvTimerTask+0x8>
	...

08009508 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009508:	b580      	push	{r7, lr}
 800950a:	b084      	sub	sp, #16
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009512:	f7ff f929 	bl	8008768 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009516:	f107 0308 	add.w	r3, r7, #8
 800951a:	4618      	mov	r0, r3
 800951c:	f000 f866 	bl	80095ec <prvSampleTimeNow>
 8009520:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d130      	bne.n	800958a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	2b00      	cmp	r3, #0
 800952c:	d10a      	bne.n	8009544 <prvProcessTimerOrBlockTask+0x3c>
 800952e:	687a      	ldr	r2, [r7, #4]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	429a      	cmp	r2, r3
 8009534:	d806      	bhi.n	8009544 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009536:	f7ff f925 	bl	8008784 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800953a:	68f9      	ldr	r1, [r7, #12]
 800953c:	6878      	ldr	r0, [r7, #4]
 800953e:	f7ff ff81 	bl	8009444 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009542:	e024      	b.n	800958e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009544:	683b      	ldr	r3, [r7, #0]
 8009546:	2b00      	cmp	r3, #0
 8009548:	d008      	beq.n	800955c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800954a:	4b13      	ldr	r3, [pc, #76]	@ (8009598 <prvProcessTimerOrBlockTask+0x90>)
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d101      	bne.n	8009558 <prvProcessTimerOrBlockTask+0x50>
 8009554:	2301      	movs	r3, #1
 8009556:	e000      	b.n	800955a <prvProcessTimerOrBlockTask+0x52>
 8009558:	2300      	movs	r3, #0
 800955a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800955c:	4b0f      	ldr	r3, [pc, #60]	@ (800959c <prvProcessTimerOrBlockTask+0x94>)
 800955e:	6818      	ldr	r0, [r3, #0]
 8009560:	687a      	ldr	r2, [r7, #4]
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	1ad3      	subs	r3, r2, r3
 8009566:	683a      	ldr	r2, [r7, #0]
 8009568:	4619      	mov	r1, r3
 800956a:	f7fe fe9b 	bl	80082a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800956e:	f7ff f909 	bl	8008784 <xTaskResumeAll>
 8009572:	4603      	mov	r3, r0
 8009574:	2b00      	cmp	r3, #0
 8009576:	d10a      	bne.n	800958e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009578:	4b09      	ldr	r3, [pc, #36]	@ (80095a0 <prvProcessTimerOrBlockTask+0x98>)
 800957a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800957e:	601a      	str	r2, [r3, #0]
 8009580:	f3bf 8f4f 	dsb	sy
 8009584:	f3bf 8f6f 	isb	sy
}
 8009588:	e001      	b.n	800958e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800958a:	f7ff f8fb 	bl	8008784 <xTaskResumeAll>
}
 800958e:	bf00      	nop
 8009590:	3710      	adds	r7, #16
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}
 8009596:	bf00      	nop
 8009598:	200414b8 	.word	0x200414b8
 800959c:	200414bc 	.word	0x200414bc
 80095a0:	e000ed04 	.word	0xe000ed04

080095a4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80095a4:	b480      	push	{r7}
 80095a6:	b085      	sub	sp, #20
 80095a8:	af00      	add	r7, sp, #0
 80095aa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80095ac:	4b0e      	ldr	r3, [pc, #56]	@ (80095e8 <prvGetNextExpireTime+0x44>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d101      	bne.n	80095ba <prvGetNextExpireTime+0x16>
 80095b6:	2201      	movs	r2, #1
 80095b8:	e000      	b.n	80095bc <prvGetNextExpireTime+0x18>
 80095ba:	2200      	movs	r2, #0
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	681b      	ldr	r3, [r3, #0]
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d105      	bne.n	80095d4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80095c8:	4b07      	ldr	r3, [pc, #28]	@ (80095e8 <prvGetNextExpireTime+0x44>)
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	68db      	ldr	r3, [r3, #12]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	60fb      	str	r3, [r7, #12]
 80095d2:	e001      	b.n	80095d8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80095d4:	2300      	movs	r3, #0
 80095d6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80095d8:	68fb      	ldr	r3, [r7, #12]
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3714      	adds	r7, #20
 80095de:	46bd      	mov	sp, r7
 80095e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e4:	4770      	bx	lr
 80095e6:	bf00      	nop
 80095e8:	200414b4 	.word	0x200414b4

080095ec <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80095ec:	b580      	push	{r7, lr}
 80095ee:	b084      	sub	sp, #16
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80095f4:	f7ff f964 	bl	80088c0 <xTaskGetTickCount>
 80095f8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80095fa:	4b0b      	ldr	r3, [pc, #44]	@ (8009628 <prvSampleTimeNow+0x3c>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	68fa      	ldr	r2, [r7, #12]
 8009600:	429a      	cmp	r2, r3
 8009602:	d205      	bcs.n	8009610 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009604:	f000 f93a 	bl	800987c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2201      	movs	r2, #1
 800960c:	601a      	str	r2, [r3, #0]
 800960e:	e002      	b.n	8009616 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	2200      	movs	r2, #0
 8009614:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009616:	4a04      	ldr	r2, [pc, #16]	@ (8009628 <prvSampleTimeNow+0x3c>)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800961c:	68fb      	ldr	r3, [r7, #12]
}
 800961e:	4618      	mov	r0, r3
 8009620:	3710      	adds	r7, #16
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	200414c4 	.word	0x200414c4

0800962c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b086      	sub	sp, #24
 8009630:	af00      	add	r7, sp, #0
 8009632:	60f8      	str	r0, [r7, #12]
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	607a      	str	r2, [r7, #4]
 8009638:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800963a:	2300      	movs	r3, #0
 800963c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	68ba      	ldr	r2, [r7, #8]
 8009642:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	68fa      	ldr	r2, [r7, #12]
 8009648:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800964a:	68ba      	ldr	r2, [r7, #8]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	429a      	cmp	r2, r3
 8009650:	d812      	bhi.n	8009678 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009652:	687a      	ldr	r2, [r7, #4]
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	1ad2      	subs	r2, r2, r3
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	699b      	ldr	r3, [r3, #24]
 800965c:	429a      	cmp	r2, r3
 800965e:	d302      	bcc.n	8009666 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009660:	2301      	movs	r3, #1
 8009662:	617b      	str	r3, [r7, #20]
 8009664:	e01b      	b.n	800969e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009666:	4b10      	ldr	r3, [pc, #64]	@ (80096a8 <prvInsertTimerInActiveList+0x7c>)
 8009668:	681a      	ldr	r2, [r3, #0]
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	3304      	adds	r3, #4
 800966e:	4619      	mov	r1, r3
 8009670:	4610      	mov	r0, r2
 8009672:	f7fd fdbc 	bl	80071ee <vListInsert>
 8009676:	e012      	b.n	800969e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009678:	687a      	ldr	r2, [r7, #4]
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	429a      	cmp	r2, r3
 800967e:	d206      	bcs.n	800968e <prvInsertTimerInActiveList+0x62>
 8009680:	68ba      	ldr	r2, [r7, #8]
 8009682:	683b      	ldr	r3, [r7, #0]
 8009684:	429a      	cmp	r2, r3
 8009686:	d302      	bcc.n	800968e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009688:	2301      	movs	r3, #1
 800968a:	617b      	str	r3, [r7, #20]
 800968c:	e007      	b.n	800969e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800968e:	4b07      	ldr	r3, [pc, #28]	@ (80096ac <prvInsertTimerInActiveList+0x80>)
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	3304      	adds	r3, #4
 8009696:	4619      	mov	r1, r3
 8009698:	4610      	mov	r0, r2
 800969a:	f7fd fda8 	bl	80071ee <vListInsert>
		}
	}

	return xProcessTimerNow;
 800969e:	697b      	ldr	r3, [r7, #20]
}
 80096a0:	4618      	mov	r0, r3
 80096a2:	3718      	adds	r7, #24
 80096a4:	46bd      	mov	sp, r7
 80096a6:	bd80      	pop	{r7, pc}
 80096a8:	200414b8 	.word	0x200414b8
 80096ac:	200414b4 	.word	0x200414b4

080096b0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b08e      	sub	sp, #56	@ 0x38
 80096b4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80096b6:	e0ce      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	da19      	bge.n	80096f2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80096be:	1d3b      	adds	r3, r7, #4
 80096c0:	3304      	adds	r3, #4
 80096c2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80096c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d10b      	bne.n	80096e2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80096ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096ce:	f383 8811 	msr	BASEPRI, r3
 80096d2:	f3bf 8f6f 	isb	sy
 80096d6:	f3bf 8f4f 	dsb	sy
 80096da:	61fb      	str	r3, [r7, #28]
}
 80096dc:	bf00      	nop
 80096de:	bf00      	nop
 80096e0:	e7fd      	b.n	80096de <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80096e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096e8:	6850      	ldr	r0, [r2, #4]
 80096ea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096ec:	6892      	ldr	r2, [r2, #8]
 80096ee:	4611      	mov	r1, r2
 80096f0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	f2c0 80ae 	blt.w	8009856 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80096fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	2b00      	cmp	r3, #0
 8009704:	d004      	beq.n	8009710 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009708:	3304      	adds	r3, #4
 800970a:	4618      	mov	r0, r3
 800970c:	f7fd fda8 	bl	8007260 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009710:	463b      	mov	r3, r7
 8009712:	4618      	mov	r0, r3
 8009714:	f7ff ff6a 	bl	80095ec <prvSampleTimeNow>
 8009718:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	2b09      	cmp	r3, #9
 800971e:	f200 8097 	bhi.w	8009850 <prvProcessReceivedCommands+0x1a0>
 8009722:	a201      	add	r2, pc, #4	@ (adr r2, 8009728 <prvProcessReceivedCommands+0x78>)
 8009724:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009728:	08009751 	.word	0x08009751
 800972c:	08009751 	.word	0x08009751
 8009730:	08009751 	.word	0x08009751
 8009734:	080097c7 	.word	0x080097c7
 8009738:	080097db 	.word	0x080097db
 800973c:	08009827 	.word	0x08009827
 8009740:	08009751 	.word	0x08009751
 8009744:	08009751 	.word	0x08009751
 8009748:	080097c7 	.word	0x080097c7
 800974c:	080097db 	.word	0x080097db
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009752:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009756:	f043 0301 	orr.w	r3, r3, #1
 800975a:	b2da      	uxtb	r2, r3
 800975c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800975e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009762:	68ba      	ldr	r2, [r7, #8]
 8009764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009766:	699b      	ldr	r3, [r3, #24]
 8009768:	18d1      	adds	r1, r2, r3
 800976a:	68bb      	ldr	r3, [r7, #8]
 800976c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800976e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009770:	f7ff ff5c 	bl	800962c <prvInsertTimerInActiveList>
 8009774:	4603      	mov	r3, r0
 8009776:	2b00      	cmp	r3, #0
 8009778:	d06c      	beq.n	8009854 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800977a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800977c:	6a1b      	ldr	r3, [r3, #32]
 800977e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009780:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009782:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009784:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009788:	f003 0304 	and.w	r3, r3, #4
 800978c:	2b00      	cmp	r3, #0
 800978e:	d061      	beq.n	8009854 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009790:	68ba      	ldr	r2, [r7, #8]
 8009792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009794:	699b      	ldr	r3, [r3, #24]
 8009796:	441a      	add	r2, r3
 8009798:	2300      	movs	r3, #0
 800979a:	9300      	str	r3, [sp, #0]
 800979c:	2300      	movs	r3, #0
 800979e:	2100      	movs	r1, #0
 80097a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80097a2:	f7ff fe01 	bl	80093a8 <xTimerGenericCommand>
 80097a6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80097a8:	6a3b      	ldr	r3, [r7, #32]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d152      	bne.n	8009854 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80097ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b2:	f383 8811 	msr	BASEPRI, r3
 80097b6:	f3bf 8f6f 	isb	sy
 80097ba:	f3bf 8f4f 	dsb	sy
 80097be:	61bb      	str	r3, [r7, #24]
}
 80097c0:	bf00      	nop
 80097c2:	bf00      	nop
 80097c4:	e7fd      	b.n	80097c2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80097c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097cc:	f023 0301 	bic.w	r3, r3, #1
 80097d0:	b2da      	uxtb	r2, r3
 80097d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80097d8:	e03d      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80097da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097dc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80097e0:	f043 0301 	orr.w	r3, r3, #1
 80097e4:	b2da      	uxtb	r2, r3
 80097e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80097ec:	68ba      	ldr	r2, [r7, #8]
 80097ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80097f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f4:	699b      	ldr	r3, [r3, #24]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d10b      	bne.n	8009812 <prvProcessReceivedCommands+0x162>
	__asm volatile
 80097fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097fe:	f383 8811 	msr	BASEPRI, r3
 8009802:	f3bf 8f6f 	isb	sy
 8009806:	f3bf 8f4f 	dsb	sy
 800980a:	617b      	str	r3, [r7, #20]
}
 800980c:	bf00      	nop
 800980e:	bf00      	nop
 8009810:	e7fd      	b.n	800980e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009814:	699a      	ldr	r2, [r3, #24]
 8009816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009818:	18d1      	adds	r1, r2, r3
 800981a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800981c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800981e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009820:	f7ff ff04 	bl	800962c <prvInsertTimerInActiveList>
					break;
 8009824:	e017      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009828:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800982c:	f003 0302 	and.w	r3, r3, #2
 8009830:	2b00      	cmp	r3, #0
 8009832:	d103      	bne.n	800983c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009834:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009836:	f000 fbe7 	bl	800a008 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800983a:	e00c      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800983c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009842:	f023 0301 	bic.w	r3, r3, #1
 8009846:	b2da      	uxtb	r2, r3
 8009848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800984e:	e002      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009850:	bf00      	nop
 8009852:	e000      	b.n	8009856 <prvProcessReceivedCommands+0x1a6>
					break;
 8009854:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009856:	4b08      	ldr	r3, [pc, #32]	@ (8009878 <prvProcessReceivedCommands+0x1c8>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	1d39      	adds	r1, r7, #4
 800985c:	2200      	movs	r2, #0
 800985e:	4618      	mov	r0, r3
 8009860:	f7fe f90c 	bl	8007a7c <xQueueReceive>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	f47f af26 	bne.w	80096b8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800986c:	bf00      	nop
 800986e:	bf00      	nop
 8009870:	3730      	adds	r7, #48	@ 0x30
 8009872:	46bd      	mov	sp, r7
 8009874:	bd80      	pop	{r7, pc}
 8009876:	bf00      	nop
 8009878:	200414bc 	.word	0x200414bc

0800987c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800987c:	b580      	push	{r7, lr}
 800987e:	b088      	sub	sp, #32
 8009880:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009882:	e049      	b.n	8009918 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009884:	4b2e      	ldr	r3, [pc, #184]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	68db      	ldr	r3, [r3, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800988e:	4b2c      	ldr	r3, [pc, #176]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	68db      	ldr	r3, [r3, #12]
 8009894:	68db      	ldr	r3, [r3, #12]
 8009896:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	3304      	adds	r3, #4
 800989c:	4618      	mov	r0, r3
 800989e:	f7fd fcdf 	bl	8007260 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	6a1b      	ldr	r3, [r3, #32]
 80098a6:	68f8      	ldr	r0, [r7, #12]
 80098a8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80098b0:	f003 0304 	and.w	r3, r3, #4
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	d02f      	beq.n	8009918 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	699b      	ldr	r3, [r3, #24]
 80098bc:	693a      	ldr	r2, [r7, #16]
 80098be:	4413      	add	r3, r2
 80098c0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80098c2:	68ba      	ldr	r2, [r7, #8]
 80098c4:	693b      	ldr	r3, [r7, #16]
 80098c6:	429a      	cmp	r2, r3
 80098c8:	d90e      	bls.n	80098e8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	68ba      	ldr	r2, [r7, #8]
 80098ce:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	68fa      	ldr	r2, [r7, #12]
 80098d4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80098d6:	4b1a      	ldr	r3, [pc, #104]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 80098d8:	681a      	ldr	r2, [r3, #0]
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	3304      	adds	r3, #4
 80098de:	4619      	mov	r1, r3
 80098e0:	4610      	mov	r0, r2
 80098e2:	f7fd fc84 	bl	80071ee <vListInsert>
 80098e6:	e017      	b.n	8009918 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80098e8:	2300      	movs	r3, #0
 80098ea:	9300      	str	r3, [sp, #0]
 80098ec:	2300      	movs	r3, #0
 80098ee:	693a      	ldr	r2, [r7, #16]
 80098f0:	2100      	movs	r1, #0
 80098f2:	68f8      	ldr	r0, [r7, #12]
 80098f4:	f7ff fd58 	bl	80093a8 <xTimerGenericCommand>
 80098f8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d10b      	bne.n	8009918 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8009900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009904:	f383 8811 	msr	BASEPRI, r3
 8009908:	f3bf 8f6f 	isb	sy
 800990c:	f3bf 8f4f 	dsb	sy
 8009910:	603b      	str	r3, [r7, #0]
}
 8009912:	bf00      	nop
 8009914:	bf00      	nop
 8009916:	e7fd      	b.n	8009914 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009918:	4b09      	ldr	r3, [pc, #36]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	2b00      	cmp	r3, #0
 8009920:	d1b0      	bne.n	8009884 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009922:	4b07      	ldr	r3, [pc, #28]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009928:	4b06      	ldr	r3, [pc, #24]	@ (8009944 <prvSwitchTimerLists+0xc8>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a04      	ldr	r2, [pc, #16]	@ (8009940 <prvSwitchTimerLists+0xc4>)
 800992e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8009930:	4a04      	ldr	r2, [pc, #16]	@ (8009944 <prvSwitchTimerLists+0xc8>)
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	6013      	str	r3, [r2, #0]
}
 8009936:	bf00      	nop
 8009938:	3718      	adds	r7, #24
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
 800993e:	bf00      	nop
 8009940:	200414b4 	.word	0x200414b4
 8009944:	200414b8 	.word	0x200414b8

08009948 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b082      	sub	sp, #8
 800994c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800994e:	f000 f96b 	bl	8009c28 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009952:	4b15      	ldr	r3, [pc, #84]	@ (80099a8 <prvCheckForValidListAndQueue+0x60>)
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d120      	bne.n	800999c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800995a:	4814      	ldr	r0, [pc, #80]	@ (80099ac <prvCheckForValidListAndQueue+0x64>)
 800995c:	f7fd fbf6 	bl	800714c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009960:	4813      	ldr	r0, [pc, #76]	@ (80099b0 <prvCheckForValidListAndQueue+0x68>)
 8009962:	f7fd fbf3 	bl	800714c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009966:	4b13      	ldr	r3, [pc, #76]	@ (80099b4 <prvCheckForValidListAndQueue+0x6c>)
 8009968:	4a10      	ldr	r2, [pc, #64]	@ (80099ac <prvCheckForValidListAndQueue+0x64>)
 800996a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800996c:	4b12      	ldr	r3, [pc, #72]	@ (80099b8 <prvCheckForValidListAndQueue+0x70>)
 800996e:	4a10      	ldr	r2, [pc, #64]	@ (80099b0 <prvCheckForValidListAndQueue+0x68>)
 8009970:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009972:	2300      	movs	r3, #0
 8009974:	9300      	str	r3, [sp, #0]
 8009976:	4b11      	ldr	r3, [pc, #68]	@ (80099bc <prvCheckForValidListAndQueue+0x74>)
 8009978:	4a11      	ldr	r2, [pc, #68]	@ (80099c0 <prvCheckForValidListAndQueue+0x78>)
 800997a:	2110      	movs	r1, #16
 800997c:	200a      	movs	r0, #10
 800997e:	f7fd fd03 	bl	8007388 <xQueueGenericCreateStatic>
 8009982:	4603      	mov	r3, r0
 8009984:	4a08      	ldr	r2, [pc, #32]	@ (80099a8 <prvCheckForValidListAndQueue+0x60>)
 8009986:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009988:	4b07      	ldr	r3, [pc, #28]	@ (80099a8 <prvCheckForValidListAndQueue+0x60>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d005      	beq.n	800999c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009990:	4b05      	ldr	r3, [pc, #20]	@ (80099a8 <prvCheckForValidListAndQueue+0x60>)
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	490b      	ldr	r1, [pc, #44]	@ (80099c4 <prvCheckForValidListAndQueue+0x7c>)
 8009996:	4618      	mov	r0, r3
 8009998:	f7fe fc30 	bl	80081fc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800999c:	f000 f976 	bl	8009c8c <vPortExitCritical>
}
 80099a0:	bf00      	nop
 80099a2:	46bd      	mov	sp, r7
 80099a4:	bd80      	pop	{r7, pc}
 80099a6:	bf00      	nop
 80099a8:	200414bc 	.word	0x200414bc
 80099ac:	2004148c 	.word	0x2004148c
 80099b0:	200414a0 	.word	0x200414a0
 80099b4:	200414b4 	.word	0x200414b4
 80099b8:	200414b8 	.word	0x200414b8
 80099bc:	20041568 	.word	0x20041568
 80099c0:	200414c8 	.word	0x200414c8
 80099c4:	0800a458 	.word	0x0800a458

080099c8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80099c8:	b480      	push	{r7}
 80099ca:	b085      	sub	sp, #20
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	60f8      	str	r0, [r7, #12]
 80099d0:	60b9      	str	r1, [r7, #8]
 80099d2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	3b04      	subs	r3, #4
 80099d8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80099e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	3b04      	subs	r3, #4
 80099e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	f023 0201 	bic.w	r2, r3, #1
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	3b04      	subs	r3, #4
 80099f6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80099f8:	4a0c      	ldr	r2, [pc, #48]	@ (8009a2c <pxPortInitialiseStack+0x64>)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	3b14      	subs	r3, #20
 8009a02:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	3b04      	subs	r3, #4
 8009a0e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	f06f 0202 	mvn.w	r2, #2
 8009a16:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	3b20      	subs	r3, #32
 8009a1c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009a1e:	68fb      	ldr	r3, [r7, #12]
}
 8009a20:	4618      	mov	r0, r3
 8009a22:	3714      	adds	r7, #20
 8009a24:	46bd      	mov	sp, r7
 8009a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a2a:	4770      	bx	lr
 8009a2c:	08009a31 	.word	0x08009a31

08009a30 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009a30:	b480      	push	{r7}
 8009a32:	b085      	sub	sp, #20
 8009a34:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8009a36:	2300      	movs	r3, #0
 8009a38:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009a3a:	4b13      	ldr	r3, [pc, #76]	@ (8009a88 <prvTaskExitError+0x58>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a42:	d00b      	beq.n	8009a5c <prvTaskExitError+0x2c>
	__asm volatile
 8009a44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a48:	f383 8811 	msr	BASEPRI, r3
 8009a4c:	f3bf 8f6f 	isb	sy
 8009a50:	f3bf 8f4f 	dsb	sy
 8009a54:	60fb      	str	r3, [r7, #12]
}
 8009a56:	bf00      	nop
 8009a58:	bf00      	nop
 8009a5a:	e7fd      	b.n	8009a58 <prvTaskExitError+0x28>
	__asm volatile
 8009a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a60:	f383 8811 	msr	BASEPRI, r3
 8009a64:	f3bf 8f6f 	isb	sy
 8009a68:	f3bf 8f4f 	dsb	sy
 8009a6c:	60bb      	str	r3, [r7, #8]
}
 8009a6e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8009a70:	bf00      	nop
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d0fc      	beq.n	8009a72 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009a78:	bf00      	nop
 8009a7a:	bf00      	nop
 8009a7c:	3714      	adds	r7, #20
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a84:	4770      	bx	lr
 8009a86:	bf00      	nop
 8009a88:	2004000c 	.word	0x2004000c
 8009a8c:	00000000 	.word	0x00000000

08009a90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8009a90:	4b07      	ldr	r3, [pc, #28]	@ (8009ab0 <pxCurrentTCBConst2>)
 8009a92:	6819      	ldr	r1, [r3, #0]
 8009a94:	6808      	ldr	r0, [r1, #0]
 8009a96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a9a:	f380 8809 	msr	PSP, r0
 8009a9e:	f3bf 8f6f 	isb	sy
 8009aa2:	f04f 0000 	mov.w	r0, #0
 8009aa6:	f380 8811 	msr	BASEPRI, r0
 8009aaa:	4770      	bx	lr
 8009aac:	f3af 8000 	nop.w

08009ab0 <pxCurrentTCBConst2>:
 8009ab0:	20040f8c 	.word	0x20040f8c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8009ab4:	bf00      	nop
 8009ab6:	bf00      	nop

08009ab8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8009ab8:	4808      	ldr	r0, [pc, #32]	@ (8009adc <prvPortStartFirstTask+0x24>)
 8009aba:	6800      	ldr	r0, [r0, #0]
 8009abc:	6800      	ldr	r0, [r0, #0]
 8009abe:	f380 8808 	msr	MSP, r0
 8009ac2:	f04f 0000 	mov.w	r0, #0
 8009ac6:	f380 8814 	msr	CONTROL, r0
 8009aca:	b662      	cpsie	i
 8009acc:	b661      	cpsie	f
 8009ace:	f3bf 8f4f 	dsb	sy
 8009ad2:	f3bf 8f6f 	isb	sy
 8009ad6:	df00      	svc	0
 8009ad8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8009ada:	bf00      	nop
 8009adc:	e000ed08 	.word	0xe000ed08

08009ae0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b086      	sub	sp, #24
 8009ae4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8009ae6:	4b47      	ldr	r3, [pc, #284]	@ (8009c04 <xPortStartScheduler+0x124>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a47      	ldr	r2, [pc, #284]	@ (8009c08 <xPortStartScheduler+0x128>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d10b      	bne.n	8009b08 <xPortStartScheduler+0x28>
	__asm volatile
 8009af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009af4:	f383 8811 	msr	BASEPRI, r3
 8009af8:	f3bf 8f6f 	isb	sy
 8009afc:	f3bf 8f4f 	dsb	sy
 8009b00:	613b      	str	r3, [r7, #16]
}
 8009b02:	bf00      	nop
 8009b04:	bf00      	nop
 8009b06:	e7fd      	b.n	8009b04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8009b08:	4b3e      	ldr	r3, [pc, #248]	@ (8009c04 <xPortStartScheduler+0x124>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	4a3f      	ldr	r2, [pc, #252]	@ (8009c0c <xPortStartScheduler+0x12c>)
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	d10b      	bne.n	8009b2a <xPortStartScheduler+0x4a>
	__asm volatile
 8009b12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b16:	f383 8811 	msr	BASEPRI, r3
 8009b1a:	f3bf 8f6f 	isb	sy
 8009b1e:	f3bf 8f4f 	dsb	sy
 8009b22:	60fb      	str	r3, [r7, #12]
}
 8009b24:	bf00      	nop
 8009b26:	bf00      	nop
 8009b28:	e7fd      	b.n	8009b26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8009b2a:	4b39      	ldr	r3, [pc, #228]	@ (8009c10 <xPortStartScheduler+0x130>)
 8009b2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8009b2e:	697b      	ldr	r3, [r7, #20]
 8009b30:	781b      	ldrb	r3, [r3, #0]
 8009b32:	b2db      	uxtb	r3, r3
 8009b34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8009b36:	697b      	ldr	r3, [r7, #20]
 8009b38:	22ff      	movs	r2, #255	@ 0xff
 8009b3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	781b      	ldrb	r3, [r3, #0]
 8009b40:	b2db      	uxtb	r3, r3
 8009b42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8009b44:	78fb      	ldrb	r3, [r7, #3]
 8009b46:	b2db      	uxtb	r3, r3
 8009b48:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8009b4c:	b2da      	uxtb	r2, r3
 8009b4e:	4b31      	ldr	r3, [pc, #196]	@ (8009c14 <xPortStartScheduler+0x134>)
 8009b50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8009b52:	4b31      	ldr	r3, [pc, #196]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009b54:	2207      	movs	r2, #7
 8009b56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b58:	e009      	b.n	8009b6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8009b5a:	4b2f      	ldr	r3, [pc, #188]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	4a2d      	ldr	r2, [pc, #180]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009b62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8009b64:	78fb      	ldrb	r3, [r7, #3]
 8009b66:	b2db      	uxtb	r3, r3
 8009b68:	005b      	lsls	r3, r3, #1
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8009b6e:	78fb      	ldrb	r3, [r7, #3]
 8009b70:	b2db      	uxtb	r3, r3
 8009b72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b76:	2b80      	cmp	r3, #128	@ 0x80
 8009b78:	d0ef      	beq.n	8009b5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8009b7a:	4b27      	ldr	r3, [pc, #156]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	f1c3 0307 	rsb	r3, r3, #7
 8009b82:	2b04      	cmp	r3, #4
 8009b84:	d00b      	beq.n	8009b9e <xPortStartScheduler+0xbe>
	__asm volatile
 8009b86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b8a:	f383 8811 	msr	BASEPRI, r3
 8009b8e:	f3bf 8f6f 	isb	sy
 8009b92:	f3bf 8f4f 	dsb	sy
 8009b96:	60bb      	str	r3, [r7, #8]
}
 8009b98:	bf00      	nop
 8009b9a:	bf00      	nop
 8009b9c:	e7fd      	b.n	8009b9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8009b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	021b      	lsls	r3, r3, #8
 8009ba4:	4a1c      	ldr	r2, [pc, #112]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009ba6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8009ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8009bb0:	4a19      	ldr	r2, [pc, #100]	@ (8009c18 <xPortStartScheduler+0x138>)
 8009bb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	b2da      	uxtb	r2, r3
 8009bb8:	697b      	ldr	r3, [r7, #20]
 8009bba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8009bbc:	4b17      	ldr	r3, [pc, #92]	@ (8009c1c <xPortStartScheduler+0x13c>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4a16      	ldr	r2, [pc, #88]	@ (8009c1c <xPortStartScheduler+0x13c>)
 8009bc2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009bc6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8009bc8:	4b14      	ldr	r3, [pc, #80]	@ (8009c1c <xPortStartScheduler+0x13c>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	4a13      	ldr	r2, [pc, #76]	@ (8009c1c <xPortStartScheduler+0x13c>)
 8009bce:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8009bd2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8009bd4:	f000 f8da 	bl	8009d8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009bd8:	4b11      	ldr	r3, [pc, #68]	@ (8009c20 <xPortStartScheduler+0x140>)
 8009bda:	2200      	movs	r2, #0
 8009bdc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8009bde:	f000 f8f9 	bl	8009dd4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8009be2:	4b10      	ldr	r3, [pc, #64]	@ (8009c24 <xPortStartScheduler+0x144>)
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	4a0f      	ldr	r2, [pc, #60]	@ (8009c24 <xPortStartScheduler+0x144>)
 8009be8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8009bec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8009bee:	f7ff ff63 	bl	8009ab8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009bf2:	f7fe ff2f 	bl	8008a54 <vTaskSwitchContext>
	prvTaskExitError();
 8009bf6:	f7ff ff1b 	bl	8009a30 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009bfa:	2300      	movs	r3, #0
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3718      	adds	r7, #24
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}
 8009c04:	e000ed00 	.word	0xe000ed00
 8009c08:	410fc271 	.word	0x410fc271
 8009c0c:	410fc270 	.word	0x410fc270
 8009c10:	e000e400 	.word	0xe000e400
 8009c14:	200415b8 	.word	0x200415b8
 8009c18:	200415bc 	.word	0x200415bc
 8009c1c:	e000ed20 	.word	0xe000ed20
 8009c20:	2004000c 	.word	0x2004000c
 8009c24:	e000ef34 	.word	0xe000ef34

08009c28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009c28:	b480      	push	{r7}
 8009c2a:	b083      	sub	sp, #12
 8009c2c:	af00      	add	r7, sp, #0
	__asm volatile
 8009c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c32:	f383 8811 	msr	BASEPRI, r3
 8009c36:	f3bf 8f6f 	isb	sy
 8009c3a:	f3bf 8f4f 	dsb	sy
 8009c3e:	607b      	str	r3, [r7, #4]
}
 8009c40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8009c42:	4b10      	ldr	r3, [pc, #64]	@ (8009c84 <vPortEnterCritical+0x5c>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	3301      	adds	r3, #1
 8009c48:	4a0e      	ldr	r2, [pc, #56]	@ (8009c84 <vPortEnterCritical+0x5c>)
 8009c4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8009c4c:	4b0d      	ldr	r3, [pc, #52]	@ (8009c84 <vPortEnterCritical+0x5c>)
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	2b01      	cmp	r3, #1
 8009c52:	d110      	bne.n	8009c76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8009c54:	4b0c      	ldr	r3, [pc, #48]	@ (8009c88 <vPortEnterCritical+0x60>)
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	b2db      	uxtb	r3, r3
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d00b      	beq.n	8009c76 <vPortEnterCritical+0x4e>
	__asm volatile
 8009c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c62:	f383 8811 	msr	BASEPRI, r3
 8009c66:	f3bf 8f6f 	isb	sy
 8009c6a:	f3bf 8f4f 	dsb	sy
 8009c6e:	603b      	str	r3, [r7, #0]
}
 8009c70:	bf00      	nop
 8009c72:	bf00      	nop
 8009c74:	e7fd      	b.n	8009c72 <vPortEnterCritical+0x4a>
	}
}
 8009c76:	bf00      	nop
 8009c78:	370c      	adds	r7, #12
 8009c7a:	46bd      	mov	sp, r7
 8009c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c80:	4770      	bx	lr
 8009c82:	bf00      	nop
 8009c84:	2004000c 	.word	0x2004000c
 8009c88:	e000ed04 	.word	0xe000ed04

08009c8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b083      	sub	sp, #12
 8009c90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009c92:	4b12      	ldr	r3, [pc, #72]	@ (8009cdc <vPortExitCritical+0x50>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d10b      	bne.n	8009cb2 <vPortExitCritical+0x26>
	__asm volatile
 8009c9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c9e:	f383 8811 	msr	BASEPRI, r3
 8009ca2:	f3bf 8f6f 	isb	sy
 8009ca6:	f3bf 8f4f 	dsb	sy
 8009caa:	607b      	str	r3, [r7, #4]
}
 8009cac:	bf00      	nop
 8009cae:	bf00      	nop
 8009cb0:	e7fd      	b.n	8009cae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8009cb2:	4b0a      	ldr	r3, [pc, #40]	@ (8009cdc <vPortExitCritical+0x50>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	3b01      	subs	r3, #1
 8009cb8:	4a08      	ldr	r2, [pc, #32]	@ (8009cdc <vPortExitCritical+0x50>)
 8009cba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8009cbc:	4b07      	ldr	r3, [pc, #28]	@ (8009cdc <vPortExitCritical+0x50>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d105      	bne.n	8009cd0 <vPortExitCritical+0x44>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009cc8:	683b      	ldr	r3, [r7, #0]
 8009cca:	f383 8811 	msr	BASEPRI, r3
}
 8009cce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8009cd0:	bf00      	nop
 8009cd2:	370c      	adds	r7, #12
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr
 8009cdc:	2004000c 	.word	0x2004000c

08009ce0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ce0:	f3ef 8009 	mrs	r0, PSP
 8009ce4:	f3bf 8f6f 	isb	sy
 8009ce8:	4b15      	ldr	r3, [pc, #84]	@ (8009d40 <pxCurrentTCBConst>)
 8009cea:	681a      	ldr	r2, [r3, #0]
 8009cec:	f01e 0f10 	tst.w	lr, #16
 8009cf0:	bf08      	it	eq
 8009cf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8009cf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cfa:	6010      	str	r0, [r2, #0]
 8009cfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8009d00:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8009d04:	f380 8811 	msr	BASEPRI, r0
 8009d08:	f3bf 8f4f 	dsb	sy
 8009d0c:	f3bf 8f6f 	isb	sy
 8009d10:	f7fe fea0 	bl	8008a54 <vTaskSwitchContext>
 8009d14:	f04f 0000 	mov.w	r0, #0
 8009d18:	f380 8811 	msr	BASEPRI, r0
 8009d1c:	bc09      	pop	{r0, r3}
 8009d1e:	6819      	ldr	r1, [r3, #0]
 8009d20:	6808      	ldr	r0, [r1, #0]
 8009d22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d26:	f01e 0f10 	tst.w	lr, #16
 8009d2a:	bf08      	it	eq
 8009d2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8009d30:	f380 8809 	msr	PSP, r0
 8009d34:	f3bf 8f6f 	isb	sy
 8009d38:	4770      	bx	lr
 8009d3a:	bf00      	nop
 8009d3c:	f3af 8000 	nop.w

08009d40 <pxCurrentTCBConst>:
 8009d40:	20040f8c 	.word	0x20040f8c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8009d44:	bf00      	nop
 8009d46:	bf00      	nop

08009d48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b082      	sub	sp, #8
 8009d4c:	af00      	add	r7, sp, #0
	__asm volatile
 8009d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d52:	f383 8811 	msr	BASEPRI, r3
 8009d56:	f3bf 8f6f 	isb	sy
 8009d5a:	f3bf 8f4f 	dsb	sy
 8009d5e:	607b      	str	r3, [r7, #4]
}
 8009d60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009d62:	f7fe fdbd 	bl	80088e0 <xTaskIncrementTick>
 8009d66:	4603      	mov	r3, r0
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d003      	beq.n	8009d74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8009d6c:	4b06      	ldr	r3, [pc, #24]	@ (8009d88 <xPortSysTickHandler+0x40>)
 8009d6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d72:	601a      	str	r2, [r3, #0]
 8009d74:	2300      	movs	r3, #0
 8009d76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	f383 8811 	msr	BASEPRI, r3
}
 8009d7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009d80:	bf00      	nop
 8009d82:	3708      	adds	r7, #8
 8009d84:	46bd      	mov	sp, r7
 8009d86:	bd80      	pop	{r7, pc}
 8009d88:	e000ed04 	.word	0xe000ed04

08009d8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8009d8c:	b480      	push	{r7}
 8009d8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009d90:	4b0b      	ldr	r3, [pc, #44]	@ (8009dc0 <vPortSetupTimerInterrupt+0x34>)
 8009d92:	2200      	movs	r2, #0
 8009d94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009d96:	4b0b      	ldr	r3, [pc, #44]	@ (8009dc4 <vPortSetupTimerInterrupt+0x38>)
 8009d98:	2200      	movs	r2, #0
 8009d9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009d9c:	4b0a      	ldr	r3, [pc, #40]	@ (8009dc8 <vPortSetupTimerInterrupt+0x3c>)
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	4a0a      	ldr	r2, [pc, #40]	@ (8009dcc <vPortSetupTimerInterrupt+0x40>)
 8009da2:	fba2 2303 	umull	r2, r3, r2, r3
 8009da6:	099b      	lsrs	r3, r3, #6
 8009da8:	4a09      	ldr	r2, [pc, #36]	@ (8009dd0 <vPortSetupTimerInterrupt+0x44>)
 8009daa:	3b01      	subs	r3, #1
 8009dac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8009dae:	4b04      	ldr	r3, [pc, #16]	@ (8009dc0 <vPortSetupTimerInterrupt+0x34>)
 8009db0:	2207      	movs	r2, #7
 8009db2:	601a      	str	r2, [r3, #0]
}
 8009db4:	bf00      	nop
 8009db6:	46bd      	mov	sp, r7
 8009db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dbc:	4770      	bx	lr
 8009dbe:	bf00      	nop
 8009dc0:	e000e010 	.word	0xe000e010
 8009dc4:	e000e018 	.word	0xe000e018
 8009dc8:	20040000 	.word	0x20040000
 8009dcc:	10624dd3 	.word	0x10624dd3
 8009dd0:	e000e014 	.word	0xe000e014

08009dd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009dd4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009de4 <vPortEnableVFP+0x10>
 8009dd8:	6801      	ldr	r1, [r0, #0]
 8009dda:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8009dde:	6001      	str	r1, [r0, #0]
 8009de0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009de2:	bf00      	nop
 8009de4:	e000ed88 	.word	0xe000ed88

08009de8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009de8:	b480      	push	{r7}
 8009dea:	b085      	sub	sp, #20
 8009dec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8009dee:	f3ef 8305 	mrs	r3, IPSR
 8009df2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009df4:	68fb      	ldr	r3, [r7, #12]
 8009df6:	2b0f      	cmp	r3, #15
 8009df8:	d915      	bls.n	8009e26 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8009dfa:	4a18      	ldr	r2, [pc, #96]	@ (8009e5c <vPortValidateInterruptPriority+0x74>)
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	4413      	add	r3, r2
 8009e00:	781b      	ldrb	r3, [r3, #0]
 8009e02:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009e04:	4b16      	ldr	r3, [pc, #88]	@ (8009e60 <vPortValidateInterruptPriority+0x78>)
 8009e06:	781b      	ldrb	r3, [r3, #0]
 8009e08:	7afa      	ldrb	r2, [r7, #11]
 8009e0a:	429a      	cmp	r2, r3
 8009e0c:	d20b      	bcs.n	8009e26 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8009e0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e12:	f383 8811 	msr	BASEPRI, r3
 8009e16:	f3bf 8f6f 	isb	sy
 8009e1a:	f3bf 8f4f 	dsb	sy
 8009e1e:	607b      	str	r3, [r7, #4]
}
 8009e20:	bf00      	nop
 8009e22:	bf00      	nop
 8009e24:	e7fd      	b.n	8009e22 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009e26:	4b0f      	ldr	r3, [pc, #60]	@ (8009e64 <vPortValidateInterruptPriority+0x7c>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8009e2e:	4b0e      	ldr	r3, [pc, #56]	@ (8009e68 <vPortValidateInterruptPriority+0x80>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	429a      	cmp	r2, r3
 8009e34:	d90b      	bls.n	8009e4e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e3a:	f383 8811 	msr	BASEPRI, r3
 8009e3e:	f3bf 8f6f 	isb	sy
 8009e42:	f3bf 8f4f 	dsb	sy
 8009e46:	603b      	str	r3, [r7, #0]
}
 8009e48:	bf00      	nop
 8009e4a:	bf00      	nop
 8009e4c:	e7fd      	b.n	8009e4a <vPortValidateInterruptPriority+0x62>
	}
 8009e4e:	bf00      	nop
 8009e50:	3714      	adds	r7, #20
 8009e52:	46bd      	mov	sp, r7
 8009e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e58:	4770      	bx	lr
 8009e5a:	bf00      	nop
 8009e5c:	e000e3f0 	.word	0xe000e3f0
 8009e60:	200415b8 	.word	0x200415b8
 8009e64:	e000ed0c 	.word	0xe000ed0c
 8009e68:	200415bc 	.word	0x200415bc

08009e6c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009e6c:	b580      	push	{r7, lr}
 8009e6e:	b08a      	sub	sp, #40	@ 0x28
 8009e70:	af00      	add	r7, sp, #0
 8009e72:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009e74:	2300      	movs	r3, #0
 8009e76:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009e78:	f7fe fc76 	bl	8008768 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009e7c:	4b5c      	ldr	r3, [pc, #368]	@ (8009ff0 <pvPortMalloc+0x184>)
 8009e7e:	681b      	ldr	r3, [r3, #0]
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d101      	bne.n	8009e88 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009e84:	f000 f924 	bl	800a0d0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009e88:	4b5a      	ldr	r3, [pc, #360]	@ (8009ff4 <pvPortMalloc+0x188>)
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	4013      	ands	r3, r2
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	f040 8095 	bne.w	8009fc0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d01e      	beq.n	8009eda <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009e9c:	2208      	movs	r2, #8
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4413      	add	r3, r2
 8009ea2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f003 0307 	and.w	r3, r3, #7
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d015      	beq.n	8009eda <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	f023 0307 	bic.w	r3, r3, #7
 8009eb4:	3308      	adds	r3, #8
 8009eb6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f003 0307 	and.w	r3, r3, #7
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d00b      	beq.n	8009eda <pvPortMalloc+0x6e>
	__asm volatile
 8009ec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ec6:	f383 8811 	msr	BASEPRI, r3
 8009eca:	f3bf 8f6f 	isb	sy
 8009ece:	f3bf 8f4f 	dsb	sy
 8009ed2:	617b      	str	r3, [r7, #20]
}
 8009ed4:	bf00      	nop
 8009ed6:	bf00      	nop
 8009ed8:	e7fd      	b.n	8009ed6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d06f      	beq.n	8009fc0 <pvPortMalloc+0x154>
 8009ee0:	4b45      	ldr	r3, [pc, #276]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	687a      	ldr	r2, [r7, #4]
 8009ee6:	429a      	cmp	r2, r3
 8009ee8:	d86a      	bhi.n	8009fc0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009eea:	4b44      	ldr	r3, [pc, #272]	@ (8009ffc <pvPortMalloc+0x190>)
 8009eec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8009eee:	4b43      	ldr	r3, [pc, #268]	@ (8009ffc <pvPortMalloc+0x190>)
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009ef4:	e004      	b.n	8009f00 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ef8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f02:	685b      	ldr	r3, [r3, #4]
 8009f04:	687a      	ldr	r2, [r7, #4]
 8009f06:	429a      	cmp	r2, r3
 8009f08:	d903      	bls.n	8009f12 <pvPortMalloc+0xa6>
 8009f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d1f1      	bne.n	8009ef6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009f12:	4b37      	ldr	r3, [pc, #220]	@ (8009ff0 <pvPortMalloc+0x184>)
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d051      	beq.n	8009fc0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009f1c:	6a3b      	ldr	r3, [r7, #32]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	2208      	movs	r2, #8
 8009f22:	4413      	add	r3, r2
 8009f24:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f28:	681a      	ldr	r2, [r3, #0]
 8009f2a:	6a3b      	ldr	r3, [r7, #32]
 8009f2c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8009f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f30:	685a      	ldr	r2, [r3, #4]
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	1ad2      	subs	r2, r2, r3
 8009f36:	2308      	movs	r3, #8
 8009f38:	005b      	lsls	r3, r3, #1
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d920      	bls.n	8009f80 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8009f3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	4413      	add	r3, r2
 8009f44:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009f46:	69bb      	ldr	r3, [r7, #24]
 8009f48:	f003 0307 	and.w	r3, r3, #7
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d00b      	beq.n	8009f68 <pvPortMalloc+0xfc>
	__asm volatile
 8009f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f54:	f383 8811 	msr	BASEPRI, r3
 8009f58:	f3bf 8f6f 	isb	sy
 8009f5c:	f3bf 8f4f 	dsb	sy
 8009f60:	613b      	str	r3, [r7, #16]
}
 8009f62:	bf00      	nop
 8009f64:	bf00      	nop
 8009f66:	e7fd      	b.n	8009f64 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009f68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f6a:	685a      	ldr	r2, [r3, #4]
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	1ad2      	subs	r2, r2, r3
 8009f70:	69bb      	ldr	r3, [r7, #24]
 8009f72:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f76:	687a      	ldr	r2, [r7, #4]
 8009f78:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009f7a:	69b8      	ldr	r0, [r7, #24]
 8009f7c:	f000 f90a 	bl	800a194 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009f80:	4b1d      	ldr	r3, [pc, #116]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009f82:	681a      	ldr	r2, [r3, #0]
 8009f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	1ad3      	subs	r3, r2, r3
 8009f8a:	4a1b      	ldr	r2, [pc, #108]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009f8c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009f8e:	4b1a      	ldr	r3, [pc, #104]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009f90:	681a      	ldr	r2, [r3, #0]
 8009f92:	4b1b      	ldr	r3, [pc, #108]	@ (800a000 <pvPortMalloc+0x194>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	429a      	cmp	r2, r3
 8009f98:	d203      	bcs.n	8009fa2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009f9a:	4b17      	ldr	r3, [pc, #92]	@ (8009ff8 <pvPortMalloc+0x18c>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	4a18      	ldr	r2, [pc, #96]	@ (800a000 <pvPortMalloc+0x194>)
 8009fa0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8009fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa4:	685a      	ldr	r2, [r3, #4]
 8009fa6:	4b13      	ldr	r3, [pc, #76]	@ (8009ff4 <pvPortMalloc+0x188>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	431a      	orrs	r2, r3
 8009fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fb2:	2200      	movs	r2, #0
 8009fb4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009fb6:	4b13      	ldr	r3, [pc, #76]	@ (800a004 <pvPortMalloc+0x198>)
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	3301      	adds	r3, #1
 8009fbc:	4a11      	ldr	r2, [pc, #68]	@ (800a004 <pvPortMalloc+0x198>)
 8009fbe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009fc0:	f7fe fbe0 	bl	8008784 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fc4:	69fb      	ldr	r3, [r7, #28]
 8009fc6:	f003 0307 	and.w	r3, r3, #7
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d00b      	beq.n	8009fe6 <pvPortMalloc+0x17a>
	__asm volatile
 8009fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fd2:	f383 8811 	msr	BASEPRI, r3
 8009fd6:	f3bf 8f6f 	isb	sy
 8009fda:	f3bf 8f4f 	dsb	sy
 8009fde:	60fb      	str	r3, [r7, #12]
}
 8009fe0:	bf00      	nop
 8009fe2:	bf00      	nop
 8009fe4:	e7fd      	b.n	8009fe2 <pvPortMalloc+0x176>
	return pvReturn;
 8009fe6:	69fb      	ldr	r3, [r7, #28]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3728      	adds	r7, #40	@ 0x28
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}
 8009ff0:	20042180 	.word	0x20042180
 8009ff4:	20042194 	.word	0x20042194
 8009ff8:	20042184 	.word	0x20042184
 8009ffc:	20042178 	.word	0x20042178
 800a000:	20042188 	.word	0x20042188
 800a004:	2004218c 	.word	0x2004218c

0800a008 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a008:	b580      	push	{r7, lr}
 800a00a:	b086      	sub	sp, #24
 800a00c:	af00      	add	r7, sp, #0
 800a00e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d04f      	beq.n	800a0ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a01a:	2308      	movs	r3, #8
 800a01c:	425b      	negs	r3, r3
 800a01e:	697a      	ldr	r2, [r7, #20]
 800a020:	4413      	add	r3, r2
 800a022:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a024:	697b      	ldr	r3, [r7, #20]
 800a026:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	685a      	ldr	r2, [r3, #4]
 800a02c:	4b25      	ldr	r3, [pc, #148]	@ (800a0c4 <vPortFree+0xbc>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	4013      	ands	r3, r2
 800a032:	2b00      	cmp	r3, #0
 800a034:	d10b      	bne.n	800a04e <vPortFree+0x46>
	__asm volatile
 800a036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a03a:	f383 8811 	msr	BASEPRI, r3
 800a03e:	f3bf 8f6f 	isb	sy
 800a042:	f3bf 8f4f 	dsb	sy
 800a046:	60fb      	str	r3, [r7, #12]
}
 800a048:	bf00      	nop
 800a04a:	bf00      	nop
 800a04c:	e7fd      	b.n	800a04a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	2b00      	cmp	r3, #0
 800a054:	d00b      	beq.n	800a06e <vPortFree+0x66>
	__asm volatile
 800a056:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a05a:	f383 8811 	msr	BASEPRI, r3
 800a05e:	f3bf 8f6f 	isb	sy
 800a062:	f3bf 8f4f 	dsb	sy
 800a066:	60bb      	str	r3, [r7, #8]
}
 800a068:	bf00      	nop
 800a06a:	bf00      	nop
 800a06c:	e7fd      	b.n	800a06a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a06e:	693b      	ldr	r3, [r7, #16]
 800a070:	685a      	ldr	r2, [r3, #4]
 800a072:	4b14      	ldr	r3, [pc, #80]	@ (800a0c4 <vPortFree+0xbc>)
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	4013      	ands	r3, r2
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d01e      	beq.n	800a0ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a07c:	693b      	ldr	r3, [r7, #16]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	2b00      	cmp	r3, #0
 800a082:	d11a      	bne.n	800a0ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a084:	693b      	ldr	r3, [r7, #16]
 800a086:	685a      	ldr	r2, [r3, #4]
 800a088:	4b0e      	ldr	r3, [pc, #56]	@ (800a0c4 <vPortFree+0xbc>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	43db      	mvns	r3, r3
 800a08e:	401a      	ands	r2, r3
 800a090:	693b      	ldr	r3, [r7, #16]
 800a092:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a094:	f7fe fb68 	bl	8008768 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a098:	693b      	ldr	r3, [r7, #16]
 800a09a:	685a      	ldr	r2, [r3, #4]
 800a09c:	4b0a      	ldr	r3, [pc, #40]	@ (800a0c8 <vPortFree+0xc0>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4413      	add	r3, r2
 800a0a2:	4a09      	ldr	r2, [pc, #36]	@ (800a0c8 <vPortFree+0xc0>)
 800a0a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a0a6:	6938      	ldr	r0, [r7, #16]
 800a0a8:	f000 f874 	bl	800a194 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a0ac:	4b07      	ldr	r3, [pc, #28]	@ (800a0cc <vPortFree+0xc4>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	3301      	adds	r3, #1
 800a0b2:	4a06      	ldr	r2, [pc, #24]	@ (800a0cc <vPortFree+0xc4>)
 800a0b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a0b6:	f7fe fb65 	bl	8008784 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a0ba:	bf00      	nop
 800a0bc:	3718      	adds	r7, #24
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	bd80      	pop	{r7, pc}
 800a0c2:	bf00      	nop
 800a0c4:	20042194 	.word	0x20042194
 800a0c8:	20042184 	.word	0x20042184
 800a0cc:	20042190 	.word	0x20042190

0800a0d0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a0d0:	b480      	push	{r7}
 800a0d2:	b085      	sub	sp, #20
 800a0d4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a0d6:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800a0da:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a0dc:	4b27      	ldr	r3, [pc, #156]	@ (800a17c <prvHeapInit+0xac>)
 800a0de:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	f003 0307 	and.w	r3, r3, #7
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d00c      	beq.n	800a104 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	3307      	adds	r3, #7
 800a0ee:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f023 0307 	bic.w	r3, r3, #7
 800a0f6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a0f8:	68ba      	ldr	r2, [r7, #8]
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	1ad3      	subs	r3, r2, r3
 800a0fe:	4a1f      	ldr	r2, [pc, #124]	@ (800a17c <prvHeapInit+0xac>)
 800a100:	4413      	add	r3, r2
 800a102:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a108:	4a1d      	ldr	r2, [pc, #116]	@ (800a180 <prvHeapInit+0xb0>)
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a10e:	4b1c      	ldr	r3, [pc, #112]	@ (800a180 <prvHeapInit+0xb0>)
 800a110:	2200      	movs	r2, #0
 800a112:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	68ba      	ldr	r2, [r7, #8]
 800a118:	4413      	add	r3, r2
 800a11a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a11c:	2208      	movs	r2, #8
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	1a9b      	subs	r3, r3, r2
 800a122:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	f023 0307 	bic.w	r3, r3, #7
 800a12a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	4a15      	ldr	r2, [pc, #84]	@ (800a184 <prvHeapInit+0xb4>)
 800a130:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a132:	4b14      	ldr	r3, [pc, #80]	@ (800a184 <prvHeapInit+0xb4>)
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	2200      	movs	r2, #0
 800a138:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a13a:	4b12      	ldr	r3, [pc, #72]	@ (800a184 <prvHeapInit+0xb4>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	2200      	movs	r2, #0
 800a140:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	68fa      	ldr	r2, [r7, #12]
 800a14a:	1ad2      	subs	r2, r2, r3
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a150:	4b0c      	ldr	r3, [pc, #48]	@ (800a184 <prvHeapInit+0xb4>)
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	4a0a      	ldr	r2, [pc, #40]	@ (800a188 <prvHeapInit+0xb8>)
 800a15e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a160:	683b      	ldr	r3, [r7, #0]
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	4a09      	ldr	r2, [pc, #36]	@ (800a18c <prvHeapInit+0xbc>)
 800a166:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a168:	4b09      	ldr	r3, [pc, #36]	@ (800a190 <prvHeapInit+0xc0>)
 800a16a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a16e:	601a      	str	r2, [r3, #0]
}
 800a170:	bf00      	nop
 800a172:	3714      	adds	r7, #20
 800a174:	46bd      	mov	sp, r7
 800a176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17a:	4770      	bx	lr
 800a17c:	200415c0 	.word	0x200415c0
 800a180:	20042178 	.word	0x20042178
 800a184:	20042180 	.word	0x20042180
 800a188:	20042188 	.word	0x20042188
 800a18c:	20042184 	.word	0x20042184
 800a190:	20042194 	.word	0x20042194

0800a194 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a194:	b480      	push	{r7}
 800a196:	b085      	sub	sp, #20
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a19c:	4b28      	ldr	r3, [pc, #160]	@ (800a240 <prvInsertBlockIntoFreeList+0xac>)
 800a19e:	60fb      	str	r3, [r7, #12]
 800a1a0:	e002      	b.n	800a1a8 <prvInsertBlockIntoFreeList+0x14>
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	681b      	ldr	r3, [r3, #0]
 800a1a6:	60fb      	str	r3, [r7, #12]
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	687a      	ldr	r2, [r7, #4]
 800a1ae:	429a      	cmp	r2, r3
 800a1b0:	d8f7      	bhi.n	800a1a2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	685b      	ldr	r3, [r3, #4]
 800a1ba:	68ba      	ldr	r2, [r7, #8]
 800a1bc:	4413      	add	r3, r2
 800a1be:	687a      	ldr	r2, [r7, #4]
 800a1c0:	429a      	cmp	r2, r3
 800a1c2:	d108      	bne.n	800a1d6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	685a      	ldr	r2, [r3, #4]
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	685b      	ldr	r3, [r3, #4]
 800a1cc:	441a      	add	r2, r3
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	685b      	ldr	r3, [r3, #4]
 800a1de:	68ba      	ldr	r2, [r7, #8]
 800a1e0:	441a      	add	r2, r3
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	429a      	cmp	r2, r3
 800a1e8:	d118      	bne.n	800a21c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a1ea:	68fb      	ldr	r3, [r7, #12]
 800a1ec:	681a      	ldr	r2, [r3, #0]
 800a1ee:	4b15      	ldr	r3, [pc, #84]	@ (800a244 <prvInsertBlockIntoFreeList+0xb0>)
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	429a      	cmp	r2, r3
 800a1f4:	d00d      	beq.n	800a212 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	685a      	ldr	r2, [r3, #4]
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	685b      	ldr	r3, [r3, #4]
 800a200:	441a      	add	r2, r3
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	681a      	ldr	r2, [r3, #0]
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	601a      	str	r2, [r3, #0]
 800a210:	e008      	b.n	800a224 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a212:	4b0c      	ldr	r3, [pc, #48]	@ (800a244 <prvInsertBlockIntoFreeList+0xb0>)
 800a214:	681a      	ldr	r2, [r3, #0]
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	601a      	str	r2, [r3, #0]
 800a21a:	e003      	b.n	800a224 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681a      	ldr	r2, [r3, #0]
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a224:	68fa      	ldr	r2, [r7, #12]
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	429a      	cmp	r2, r3
 800a22a:	d002      	beq.n	800a232 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a232:	bf00      	nop
 800a234:	3714      	adds	r7, #20
 800a236:	46bd      	mov	sp, r7
 800a238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23c:	4770      	bx	lr
 800a23e:	bf00      	nop
 800a240:	20042178 	.word	0x20042178
 800a244:	20042180 	.word	0x20042180

0800a248 <memset>:
 800a248:	4402      	add	r2, r0
 800a24a:	4603      	mov	r3, r0
 800a24c:	4293      	cmp	r3, r2
 800a24e:	d100      	bne.n	800a252 <memset+0xa>
 800a250:	4770      	bx	lr
 800a252:	f803 1b01 	strb.w	r1, [r3], #1
 800a256:	e7f9      	b.n	800a24c <memset+0x4>

0800a258 <_reclaim_reent>:
 800a258:	4b29      	ldr	r3, [pc, #164]	@ (800a300 <_reclaim_reent+0xa8>)
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	4283      	cmp	r3, r0
 800a25e:	b570      	push	{r4, r5, r6, lr}
 800a260:	4604      	mov	r4, r0
 800a262:	d04b      	beq.n	800a2fc <_reclaim_reent+0xa4>
 800a264:	69c3      	ldr	r3, [r0, #28]
 800a266:	b1ab      	cbz	r3, 800a294 <_reclaim_reent+0x3c>
 800a268:	68db      	ldr	r3, [r3, #12]
 800a26a:	b16b      	cbz	r3, 800a288 <_reclaim_reent+0x30>
 800a26c:	2500      	movs	r5, #0
 800a26e:	69e3      	ldr	r3, [r4, #28]
 800a270:	68db      	ldr	r3, [r3, #12]
 800a272:	5959      	ldr	r1, [r3, r5]
 800a274:	2900      	cmp	r1, #0
 800a276:	d13b      	bne.n	800a2f0 <_reclaim_reent+0x98>
 800a278:	3504      	adds	r5, #4
 800a27a:	2d80      	cmp	r5, #128	@ 0x80
 800a27c:	d1f7      	bne.n	800a26e <_reclaim_reent+0x16>
 800a27e:	69e3      	ldr	r3, [r4, #28]
 800a280:	4620      	mov	r0, r4
 800a282:	68d9      	ldr	r1, [r3, #12]
 800a284:	f000 f872 	bl	800a36c <_free_r>
 800a288:	69e3      	ldr	r3, [r4, #28]
 800a28a:	6819      	ldr	r1, [r3, #0]
 800a28c:	b111      	cbz	r1, 800a294 <_reclaim_reent+0x3c>
 800a28e:	4620      	mov	r0, r4
 800a290:	f000 f86c 	bl	800a36c <_free_r>
 800a294:	6961      	ldr	r1, [r4, #20]
 800a296:	b111      	cbz	r1, 800a29e <_reclaim_reent+0x46>
 800a298:	4620      	mov	r0, r4
 800a29a:	f000 f867 	bl	800a36c <_free_r>
 800a29e:	69e1      	ldr	r1, [r4, #28]
 800a2a0:	b111      	cbz	r1, 800a2a8 <_reclaim_reent+0x50>
 800a2a2:	4620      	mov	r0, r4
 800a2a4:	f000 f862 	bl	800a36c <_free_r>
 800a2a8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a2aa:	b111      	cbz	r1, 800a2b2 <_reclaim_reent+0x5a>
 800a2ac:	4620      	mov	r0, r4
 800a2ae:	f000 f85d 	bl	800a36c <_free_r>
 800a2b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a2b4:	b111      	cbz	r1, 800a2bc <_reclaim_reent+0x64>
 800a2b6:	4620      	mov	r0, r4
 800a2b8:	f000 f858 	bl	800a36c <_free_r>
 800a2bc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800a2be:	b111      	cbz	r1, 800a2c6 <_reclaim_reent+0x6e>
 800a2c0:	4620      	mov	r0, r4
 800a2c2:	f000 f853 	bl	800a36c <_free_r>
 800a2c6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800a2c8:	b111      	cbz	r1, 800a2d0 <_reclaim_reent+0x78>
 800a2ca:	4620      	mov	r0, r4
 800a2cc:	f000 f84e 	bl	800a36c <_free_r>
 800a2d0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800a2d2:	b111      	cbz	r1, 800a2da <_reclaim_reent+0x82>
 800a2d4:	4620      	mov	r0, r4
 800a2d6:	f000 f849 	bl	800a36c <_free_r>
 800a2da:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800a2dc:	b111      	cbz	r1, 800a2e4 <_reclaim_reent+0x8c>
 800a2de:	4620      	mov	r0, r4
 800a2e0:	f000 f844 	bl	800a36c <_free_r>
 800a2e4:	6a23      	ldr	r3, [r4, #32]
 800a2e6:	b14b      	cbz	r3, 800a2fc <_reclaim_reent+0xa4>
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800a2ee:	4718      	bx	r3
 800a2f0:	680e      	ldr	r6, [r1, #0]
 800a2f2:	4620      	mov	r0, r4
 800a2f4:	f000 f83a 	bl	800a36c <_free_r>
 800a2f8:	4631      	mov	r1, r6
 800a2fa:	e7bb      	b.n	800a274 <_reclaim_reent+0x1c>
 800a2fc:	bd70      	pop	{r4, r5, r6, pc}
 800a2fe:	bf00      	nop
 800a300:	20040010 	.word	0x20040010

0800a304 <__libc_init_array>:
 800a304:	b570      	push	{r4, r5, r6, lr}
 800a306:	4d0d      	ldr	r5, [pc, #52]	@ (800a33c <__libc_init_array+0x38>)
 800a308:	4c0d      	ldr	r4, [pc, #52]	@ (800a340 <__libc_init_array+0x3c>)
 800a30a:	1b64      	subs	r4, r4, r5
 800a30c:	10a4      	asrs	r4, r4, #2
 800a30e:	2600      	movs	r6, #0
 800a310:	42a6      	cmp	r6, r4
 800a312:	d109      	bne.n	800a328 <__libc_init_array+0x24>
 800a314:	4d0b      	ldr	r5, [pc, #44]	@ (800a344 <__libc_init_array+0x40>)
 800a316:	4c0c      	ldr	r4, [pc, #48]	@ (800a348 <__libc_init_array+0x44>)
 800a318:	f000 f87e 	bl	800a418 <_init>
 800a31c:	1b64      	subs	r4, r4, r5
 800a31e:	10a4      	asrs	r4, r4, #2
 800a320:	2600      	movs	r6, #0
 800a322:	42a6      	cmp	r6, r4
 800a324:	d105      	bne.n	800a332 <__libc_init_array+0x2e>
 800a326:	bd70      	pop	{r4, r5, r6, pc}
 800a328:	f855 3b04 	ldr.w	r3, [r5], #4
 800a32c:	4798      	blx	r3
 800a32e:	3601      	adds	r6, #1
 800a330:	e7ee      	b.n	800a310 <__libc_init_array+0xc>
 800a332:	f855 3b04 	ldr.w	r3, [r5], #4
 800a336:	4798      	blx	r3
 800a338:	3601      	adds	r6, #1
 800a33a:	e7f2      	b.n	800a322 <__libc_init_array+0x1e>
 800a33c:	0800a50c 	.word	0x0800a50c
 800a340:	0800a50c 	.word	0x0800a50c
 800a344:	0800a50c 	.word	0x0800a50c
 800a348:	0800a510 	.word	0x0800a510

0800a34c <__retarget_lock_acquire_recursive>:
 800a34c:	4770      	bx	lr

0800a34e <__retarget_lock_release_recursive>:
 800a34e:	4770      	bx	lr

0800a350 <memcpy>:
 800a350:	440a      	add	r2, r1
 800a352:	4291      	cmp	r1, r2
 800a354:	f100 33ff 	add.w	r3, r0, #4294967295
 800a358:	d100      	bne.n	800a35c <memcpy+0xc>
 800a35a:	4770      	bx	lr
 800a35c:	b510      	push	{r4, lr}
 800a35e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a362:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a366:	4291      	cmp	r1, r2
 800a368:	d1f9      	bne.n	800a35e <memcpy+0xe>
 800a36a:	bd10      	pop	{r4, pc}

0800a36c <_free_r>:
 800a36c:	b538      	push	{r3, r4, r5, lr}
 800a36e:	4605      	mov	r5, r0
 800a370:	2900      	cmp	r1, #0
 800a372:	d041      	beq.n	800a3f8 <_free_r+0x8c>
 800a374:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a378:	1f0c      	subs	r4, r1, #4
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	bfb8      	it	lt
 800a37e:	18e4      	addlt	r4, r4, r3
 800a380:	f000 f83e 	bl	800a400 <__malloc_lock>
 800a384:	4a1d      	ldr	r2, [pc, #116]	@ (800a3fc <_free_r+0x90>)
 800a386:	6813      	ldr	r3, [r2, #0]
 800a388:	b933      	cbnz	r3, 800a398 <_free_r+0x2c>
 800a38a:	6063      	str	r3, [r4, #4]
 800a38c:	6014      	str	r4, [r2, #0]
 800a38e:	4628      	mov	r0, r5
 800a390:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a394:	f000 b83a 	b.w	800a40c <__malloc_unlock>
 800a398:	42a3      	cmp	r3, r4
 800a39a:	d908      	bls.n	800a3ae <_free_r+0x42>
 800a39c:	6820      	ldr	r0, [r4, #0]
 800a39e:	1821      	adds	r1, r4, r0
 800a3a0:	428b      	cmp	r3, r1
 800a3a2:	bf01      	itttt	eq
 800a3a4:	6819      	ldreq	r1, [r3, #0]
 800a3a6:	685b      	ldreq	r3, [r3, #4]
 800a3a8:	1809      	addeq	r1, r1, r0
 800a3aa:	6021      	streq	r1, [r4, #0]
 800a3ac:	e7ed      	b.n	800a38a <_free_r+0x1e>
 800a3ae:	461a      	mov	r2, r3
 800a3b0:	685b      	ldr	r3, [r3, #4]
 800a3b2:	b10b      	cbz	r3, 800a3b8 <_free_r+0x4c>
 800a3b4:	42a3      	cmp	r3, r4
 800a3b6:	d9fa      	bls.n	800a3ae <_free_r+0x42>
 800a3b8:	6811      	ldr	r1, [r2, #0]
 800a3ba:	1850      	adds	r0, r2, r1
 800a3bc:	42a0      	cmp	r0, r4
 800a3be:	d10b      	bne.n	800a3d8 <_free_r+0x6c>
 800a3c0:	6820      	ldr	r0, [r4, #0]
 800a3c2:	4401      	add	r1, r0
 800a3c4:	1850      	adds	r0, r2, r1
 800a3c6:	4283      	cmp	r3, r0
 800a3c8:	6011      	str	r1, [r2, #0]
 800a3ca:	d1e0      	bne.n	800a38e <_free_r+0x22>
 800a3cc:	6818      	ldr	r0, [r3, #0]
 800a3ce:	685b      	ldr	r3, [r3, #4]
 800a3d0:	6053      	str	r3, [r2, #4]
 800a3d2:	4408      	add	r0, r1
 800a3d4:	6010      	str	r0, [r2, #0]
 800a3d6:	e7da      	b.n	800a38e <_free_r+0x22>
 800a3d8:	d902      	bls.n	800a3e0 <_free_r+0x74>
 800a3da:	230c      	movs	r3, #12
 800a3dc:	602b      	str	r3, [r5, #0]
 800a3de:	e7d6      	b.n	800a38e <_free_r+0x22>
 800a3e0:	6820      	ldr	r0, [r4, #0]
 800a3e2:	1821      	adds	r1, r4, r0
 800a3e4:	428b      	cmp	r3, r1
 800a3e6:	bf04      	itt	eq
 800a3e8:	6819      	ldreq	r1, [r3, #0]
 800a3ea:	685b      	ldreq	r3, [r3, #4]
 800a3ec:	6063      	str	r3, [r4, #4]
 800a3ee:	bf04      	itt	eq
 800a3f0:	1809      	addeq	r1, r1, r0
 800a3f2:	6021      	streq	r1, [r4, #0]
 800a3f4:	6054      	str	r4, [r2, #4]
 800a3f6:	e7ca      	b.n	800a38e <_free_r+0x22>
 800a3f8:	bd38      	pop	{r3, r4, r5, pc}
 800a3fa:	bf00      	nop
 800a3fc:	200422d4 	.word	0x200422d4

0800a400 <__malloc_lock>:
 800a400:	4801      	ldr	r0, [pc, #4]	@ (800a408 <__malloc_lock+0x8>)
 800a402:	f7ff bfa3 	b.w	800a34c <__retarget_lock_acquire_recursive>
 800a406:	bf00      	nop
 800a408:	200422d0 	.word	0x200422d0

0800a40c <__malloc_unlock>:
 800a40c:	4801      	ldr	r0, [pc, #4]	@ (800a414 <__malloc_unlock+0x8>)
 800a40e:	f7ff bf9e 	b.w	800a34e <__retarget_lock_release_recursive>
 800a412:	bf00      	nop
 800a414:	200422d0 	.word	0x200422d0

0800a418 <_init>:
 800a418:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a41a:	bf00      	nop
 800a41c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a41e:	bc08      	pop	{r3}
 800a420:	469e      	mov	lr, r3
 800a422:	4770      	bx	lr

0800a424 <_fini>:
 800a424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a426:	bf00      	nop
 800a428:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a42a:	bc08      	pop	{r3}
 800a42c:	469e      	mov	lr, r3
 800a42e:	4770      	bx	lr
