# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name Lam_taby_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_0 \
    op interface \
    ports { Lam_taby_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name Peta_taby_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_0 \
    op interface \
    ports { Peta_taby_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name Lam_taby_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_1 \
    op interface \
    ports { Lam_taby_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name Peta_taby_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_1 \
    op interface \
    ports { Peta_taby_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name Lam_taby_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_2 \
    op interface \
    ports { Lam_taby_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name Peta_taby_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_2 \
    op interface \
    ports { Peta_taby_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name Lam_taby_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_3 \
    op interface \
    ports { Lam_taby_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name Peta_taby_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_3 \
    op interface \
    ports { Peta_taby_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name Lam_taby_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_4 \
    op interface \
    ports { Lam_taby_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name Peta_taby_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_4 \
    op interface \
    ports { Peta_taby_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name Lam_taby_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_5 \
    op interface \
    ports { Lam_taby_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name Peta_taby_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_5 \
    op interface \
    ports { Peta_taby_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name Lam_taby_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_6 \
    op interface \
    ports { Lam_taby_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name Peta_taby_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_6 \
    op interface \
    ports { Peta_taby_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name Lam_taby_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_7 \
    op interface \
    ports { Lam_taby_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name Peta_taby_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_7 \
    op interface \
    ports { Peta_taby_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name Lam_taby_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_8 \
    op interface \
    ports { Lam_taby_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name Peta_taby_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_8 \
    op interface \
    ports { Peta_taby_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name Lam_taby_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_9 \
    op interface \
    ports { Lam_taby_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name Peta_taby_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_9 \
    op interface \
    ports { Peta_taby_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name Lam_taby_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_10 \
    op interface \
    ports { Lam_taby_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name Peta_taby_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_10 \
    op interface \
    ports { Peta_taby_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name Lam_taby_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_11 \
    op interface \
    ports { Lam_taby_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name Peta_taby_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_11 \
    op interface \
    ports { Peta_taby_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name Lam_taby_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_12 \
    op interface \
    ports { Lam_taby_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name Peta_taby_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_12 \
    op interface \
    ports { Peta_taby_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name Lam_taby_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_13 \
    op interface \
    ports { Lam_taby_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name Peta_taby_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_13 \
    op interface \
    ports { Peta_taby_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name Lam_taby_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_14 \
    op interface \
    ports { Lam_taby_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name Peta_taby_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_14 \
    op interface \
    ports { Peta_taby_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name Lam_taby_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_15 \
    op interface \
    ports { Lam_taby_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name Peta_taby_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_15 \
    op interface \
    ports { Peta_taby_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name Lam_taby_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_16 \
    op interface \
    ports { Lam_taby_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name Peta_taby_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_16 \
    op interface \
    ports { Peta_taby_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 332 \
    name Lam_taby_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Lam_taby_17 \
    op interface \
    ports { Lam_taby_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 333 \
    name Peta_taby_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Peta_taby_17 \
    op interface \
    ports { Peta_taby_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 334 \
    name Eta_ans_1_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_0 \
    op interface \
    ports { Eta_ans_1_0 { O 16 vector } Eta_ans_1_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 335 \
    name Eta_ans_1_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_1 \
    op interface \
    ports { Eta_ans_1_1 { O 16 vector } Eta_ans_1_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 336 \
    name Eta_ans_1_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_2 \
    op interface \
    ports { Eta_ans_1_2 { O 16 vector } Eta_ans_1_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 337 \
    name Eta_ans_1_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_3 \
    op interface \
    ports { Eta_ans_1_3 { O 16 vector } Eta_ans_1_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 338 \
    name Eta_ans_1_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_4 \
    op interface \
    ports { Eta_ans_1_4 { O 16 vector } Eta_ans_1_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 339 \
    name Eta_ans_1_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_5 \
    op interface \
    ports { Eta_ans_1_5 { O 16 vector } Eta_ans_1_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 340 \
    name Eta_ans_1_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_6 \
    op interface \
    ports { Eta_ans_1_6 { O 16 vector } Eta_ans_1_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 341 \
    name Eta_ans_1_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_7 \
    op interface \
    ports { Eta_ans_1_7 { O 16 vector } Eta_ans_1_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 342 \
    name Eta_ans_1_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_8 \
    op interface \
    ports { Eta_ans_1_8 { O 16 vector } Eta_ans_1_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 343 \
    name Eta_ans_1_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_9 \
    op interface \
    ports { Eta_ans_1_9 { O 16 vector } Eta_ans_1_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 344 \
    name Eta_ans_1_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_10 \
    op interface \
    ports { Eta_ans_1_10 { O 16 vector } Eta_ans_1_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 345 \
    name Eta_ans_1_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_11 \
    op interface \
    ports { Eta_ans_1_11 { O 16 vector } Eta_ans_1_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 346 \
    name Eta_ans_1_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_12 \
    op interface \
    ports { Eta_ans_1_12 { O 16 vector } Eta_ans_1_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 347 \
    name Eta_ans_1_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_13 \
    op interface \
    ports { Eta_ans_1_13 { O 16 vector } Eta_ans_1_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 348 \
    name Eta_ans_1_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_14 \
    op interface \
    ports { Eta_ans_1_14 { O 16 vector } Eta_ans_1_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 349 \
    name Eta_ans_1_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_15 \
    op interface \
    ports { Eta_ans_1_15 { O 16 vector } Eta_ans_1_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 350 \
    name Eta_ans_1_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_16 \
    op interface \
    ports { Eta_ans_1_16 { O 16 vector } Eta_ans_1_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 351 \
    name Eta_ans_1_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_Eta_ans_1_17 \
    op interface \
    ports { Eta_ans_1_17 { O 16 vector } Eta_ans_1_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


