("AND_gate:/\tAND_gate standar_cell layout" (("open" (nil hierarchy "/{standar_cell AND_gate layout }:a"))) (((-1.1605 0.4005) (9.7775 5.1365)) "a" "Virtuoso XL" 15))("AND_gate_tb:/\tAND_gate_tb standar_cell schematic" (("open" (nil hierarchy "/{standar_cell AND_gate_tb schematic }:a"))) (((-4.05625 -2.35625) (4.13125 1.50625)) "a" "Schematics" 6))("AND_gate:/\tAND_gate standar_cell schematic" (("open" (nil hierarchy "/{standar_cell AND_gate schematic }:a"))) (((1.63125 -2.98125) (8.93125 2.41875)) "a" "Schematics XL" 14))("NOR_Gate:/\tNOR_Gate standar_cell layout" (("open" (nil hierarchy "/{standar_cell NOR_Gate layout }:a"))) (((-1.8225 0.011) (7.004 3.833)) "a" "Virtuoso XL" 16))("NOR_Gate_tb:/\tNOR_Gate_tb standar_cell schematic" (("open" (nil hierarchy "/{standar_cell NOR_Gate_tb schematic }:a"))) (((0.4875 -5.325) (12.94375 0.55625)) "a" "Schematics" 6))("NOR_Gate:/\tNOR_Gate standar_cell schematic" (("open" (nil hierarchy "/{standar_cell NOR_Gate schematic }:a"))) (((0.24375 -2.79375) (6.44375 1.79375)) "a" "Schematics" 12))("NAND_gate:/\tNAND_gate standar_cell schematic" (("open" (nil hierarchy "/{standar_cell NAND_gate schematic }:r"))) (((0.6375 -2.45) (8.925 1.575)) "r" "Schematics XL" 6))("NAND_gate:/\tNAND_gate standar_cell layout" (("open" (nil hierarchy "/{standar_cell NAND_gate layout }:a"))) (((4.2265 1.3605) (8.3585 3.1495)) "a" "Virtuoso XL" 5))("NAND_gate_tb:/\tNAND_gate_tb standar_cell schematic" (("open" (nil hierarchy "/{standar_cell NAND_gate_tb schematic }:a"))) (((-2.70625 -2.3625) (5.71875 1.6125)) "a" "Schematics" 6))("buffer:/\tbuffer standar_cell layout" (("open" (nil hierarchy "/{standar_cell buffer layout }:a"))) (((-2.433 0.008) (7.178 4.1695)) "a" "Virtuoso XL" 16))