{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1457749861456 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1457749861456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 11 21:31:01 2016 " "Processing started: Fri Mar 11 21:31:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1457749861456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1457749861456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab06 -c lab06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab06 -c lab06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1457749861456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1457749861892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/rom_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/rom_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rom_test-arch " "Found design unit 1: Rom_test-arch" {  } { { "../ROM_test.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/ROM_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862392 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rom_test " "Found entity 1: Rom_test" {  } { { "../ROM_test.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/ROM_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457749862392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/vga_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/vga_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_rom-SYN " "Found design unit 1: vga_rom-SYN" {  } { { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_rom " "Found entity 1: vga_rom" {  } { { "../vga_rom.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/vga_sync_gen.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/vga_sync_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_sync_gen-model_1proc " "Found design unit 1: VGA_sync_gen-model_1proc" {  } { { "../VGA_sync_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/VGA_sync_gen.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VGA_sync_gen-model_2proc " "Found design unit 2: VGA_sync_gen-model_2proc" {  } { { "../VGA_sync_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/VGA_sync_gen.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync_gen " "Found entity 1: VGA_sync_gen" {  } { { "../VGA_sync_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/VGA_sync_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/vga_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/kin/desktop/digital design/lab06/vga_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_LIB " "Found design unit 1: VGA_LIB" {  } { { "../vga_lib.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/vga_lib.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457749862407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/row_address_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/row_address_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 row_address_gen-gen " "Found design unit 1: row_address_gen-gen" {  } { { "../row_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/row_address_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""} { "Info" "ISGN_ENTITY_NAME" "1 row_address_gen " "Found entity 1: row_address_gen" {  } { { "../row_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/row_address_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/output_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/output_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Output_generator-CTRL " "Found design unit 1: Output_generator-CTRL" {  } { { "../Output_generator.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/Output_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""} { "Info" "ISGN_ENTITY_NAME" "1 Output_generator " "Found entity 1: Output_generator" {  } { { "../Output_generator.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/Output_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/col_address_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/col_address_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 col_address_gen-gen " "Found design unit 1: col_address_gen-gen" {  } { { "../col_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/col_address_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""} { "Info" "ISGN_ENTITY_NAME" "1 col_address_gen " "Found entity 1: col_address_gen" {  } { { "../col_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/col_address_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kin/desktop/digital design/lab06/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kin/desktop/digital design/lab06/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-div " "Found design unit 1: clk_div-div" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "../clk_div.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/clk_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1457749862423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1457749862532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:P_CLK " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:P_CLK\"" {  } { { "../top_level.vhd" "P_CLK" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457749862532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "VGA_sync_gen VGA_sync_gen:VGA_GEN A:model_1proc " "Elaborating entity \"VGA_sync_gen\" using architecture \"A:model_1proc\" for hierarchy \"VGA_sync_gen:VGA_GEN\"" {  } { { "../top_level.vhd" "VGA_GEN" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457749862532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_address_gen row_address_gen:ROW_ADDR_GEN " "Elaborating entity \"row_address_gen\" for hierarchy \"row_address_gen:ROW_ADDR_GEN\"" {  } { { "../top_level.vhd" "ROW_ADDR_GEN" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457749862548 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "button_nat row_address_gen.vhd(17) " "VHDL Signal Declaration warning at row_address_gen.vhd(17): used explicit default value for signal \"button_nat\" because signal was never assigned a value" {  } { { "../row_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/row_address_gen.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457749862548 "|top_level|row_address_gen:ROW_ADDR_GEN"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Vcount_nat row_address_gen.vhd(18) " "VHDL Signal Declaration warning at row_address_gen.vhd(18): used explicit default value for signal \"Vcount_nat\" because signal was never assigned a value" {  } { { "../row_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/row_address_gen.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457749862548 "|top_level|row_address_gen:ROW_ADDR_GEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "col_address_gen col_address_gen:COL_ADDR_GEN " "Elaborating entity \"col_address_gen\" for hierarchy \"col_address_gen:COL_ADDR_GEN\"" {  } { { "../top_level.vhd" "COL_ADDR_GEN" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457749862548 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "button_nat col_address_gen.vhd(17) " "VHDL Signal Declaration warning at col_address_gen.vhd(17): used explicit default value for signal \"button_nat\" because signal was never assigned a value" {  } { { "../col_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/col_address_gen.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457749862548 "|top_level|col_address_gen:COL_ADDR_GEN"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Hcount_nat col_address_gen.vhd(18) " "VHDL Signal Declaration warning at col_address_gen.vhd(18): used explicit default value for signal \"Hcount_nat\" because signal was never assigned a value" {  } { { "../col_address_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/col_address_gen.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1457749862548 "|top_level|col_address_gen:COL_ADDR_GEN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rom_test Rom_test:ROM_TEST " "Elaborating entity \"Rom_test\" for hierarchy \"Rom_test:ROM_TEST\"" {  } { { "../top_level.vhd" "ROM_TEST" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457749862548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_generator Output_generator:OUTPUT_GEN " "Elaborating entity \"Output_generator\" for hierarchy \"Output_generator:OUTPUT_GEN\"" {  } { { "../top_level.vhd" "OUTPUT_GEN" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1457749862548 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../VGA_sync_gen.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/VGA_sync_gen.vhd" 9 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1457749863097 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1457749863097 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Vert_Sync VCC " "Pin \"Vert_Sync\" is stuck at VCC" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457749863144 "|top_level|Vert_Sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[0\] GND " "Pin \"rgb\[0\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457749863144 "|top_level|rgb[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[1\] GND " "Pin \"rgb\[1\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457749863144 "|top_level|rgb[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[3\] GND " "Pin \"rgb\[3\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457749863144 "|top_level|rgb[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[4\] GND " "Pin \"rgb\[4\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457749863144 "|top_level|rgb[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[5\] GND " "Pin \"rgb\[5\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457749863144 "|top_level|rgb[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[8\] GND " "Pin \"rgb\[8\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457749863144 "|top_level|rgb[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[9\] GND " "Pin \"rgb\[9\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457749863144 "|top_level|rgb[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rgb\[11\] GND " "Pin \"rgb\[11\]\" is stuck at GND" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1457749863144 "|top_level|rgb[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1457749863144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1457749863285 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1457749863784 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457749863784 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "button\[0\] " "No output dependent on input pin \"button\[0\]\"" {  } { { "../top_level.vhd" "" { Text "C:/Users/Kin/Desktop/Digital Design/Lab06/top_level.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1457749863831 "|top_level|button[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1457749863831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "146 " "Implemented 146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1457749863831 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1457749863831 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1457749863831 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1457749863831 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "512 " "Peak virtual memory: 512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1457749863877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 11 21:31:03 2016 " "Processing ended: Fri Mar 11 21:31:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1457749863877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1457749863877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1457749863877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1457749863877 ""}
