
=== Cycle 0 ===
[DEBUG] Cycle Start: QueueLen=0, LatchValid=True
LDST_FU: Accepting instruction from latch pc: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000000'), Bits('0x00000020'), Bits('0x00000040'), Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')])
=== Latch State at End of Cycle 0 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 1 ===
Cache: Received new request: dCacheRequest(addr_val=0x0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 1)
=== Latch State at End of Cycle 1 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x20, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 2 ===
Cache: Received new request: dCacheRequest(addr_val=0x20, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 1)
=== Latch State at End of Cycle 2 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 3 ===
Cache: Received new request: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 1)
=== Latch State at End of Cycle 3 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 4 ===
Cache: Received new request: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 1)
=== Latch State at End of Cycle 4 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 5 ===
Cache: Received new request: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 129)
=== Latch State at End of Cycle 5 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 6 ===
Cache: Received new request: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 129)
=== Latch State at End of Cycle 6 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 7 ===
Cache: Received new request: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 129)
=== Latch State at End of Cycle 7 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 8 ===
Cache: Received new request: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 129)
=== Latch State at End of Cycle 8 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 9 ===
Cache: Received new request: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 2)
=== Latch State at End of Cycle 9 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 10 ===
Cache: Received new request: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 2)
=== Latch State at End of Cycle 10 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 11 ===
Cache: Received new request: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 2)
=== Latch State at End of Cycle 11 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 12 ===
Cache: Received new request: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 2)
=== Latch State at End of Cycle 12 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 13 ===
Cache: Received new request: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 130)
=== Latch State at End of Cycle 13 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 14 ===
Cache: Received new request: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 130)
=== Latch State at End of Cycle 14 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 15 ===
Cache: Received new request: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 130)
=== Latch State at End of Cycle 15 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 16 ===
Cache: Received new request: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 130)
=== Latch State at End of Cycle 16 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 17 ===
Cache: Received new request: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 3)
=== Latch State at End of Cycle 17 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 18 ===
Bank 0: Sent READ req to Memory for 0x0
Cache: Received new request: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 3)
=== Latch State at End of Cycle 18 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] VALID: {'addr': '0x0', 'size': 128, 'uuid': 1, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 19 ===
Cache: Received new request: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 3)
=== Latch State at End of Cycle 19 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 20 ===
Cache: Received new request: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 3)
=== Latch State at End of Cycle 20 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 21 ===
Cache: Received new request: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 131)
=== Latch State at End of Cycle 21 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 22 ===
Bank 1: Sent READ req to Memory for 0x80
Cache: Received new request: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 131)
=== Latch State at End of Cycle 22 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] VALID: {'addr': '0x80', 'size': 128, 'uuid': 129, 'warp': 1, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 23 ===
Cache: Received new request: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 131)
=== Latch State at End of Cycle 23 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] VALID: {'addr': '0x80', 'size': 128, 'uuid': 129, 'warp': 1, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 24 ===
Cache: Received new request: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 131)
=== Latch State at End of Cycle 24 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 25 ===
Cache: Received new request: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS COMPLETE (UUID: 1) - Data is in cache
[LSU] Wakeup thread 0 (Addr 0x0) due to Block Match
[LSU] Wakeup thread 1 (Addr 0x20) due to Block Match
[LSU] Wakeup thread 2 (Addr 0x40) due to Block Match
[LSU] Wakeup thread 3 (Addr 0x60) due to Block Match
=== Latch State at End of Cycle 25 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 26 ===
Bank 0: Sent READ req to Memory for 0x100
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 4)
=== Latch State at End of Cycle 26 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] VALID: {'addr': '0x100', 'size': 128, 'uuid': 2, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 27 ===
Cache: Received new request: dCacheRequest(addr_val=0x0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 27 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x100', 'size': 128, 'uuid': 2, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 28 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 28 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x100', 'size': 128, 'uuid': 2, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 29 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x807D01D8)
=== Latch State at End of Cycle 29 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x20, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 30 ===
Cache: Received new request: dCacheRequest(addr_val=0x20, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 30 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 31 ===
Bank 1: Sent READ req to Memory for 0x180
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 31 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x180', 'size': 128, 'uuid': 130, 'warp': 1, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 32 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS COMPLETE (UUID: 129) - Data is in cache
[LSU] Wakeup thread 4 (Addr 0x80) due to Block Match
[LSU] Wakeup thread 5 (Addr 0xa0) due to Block Match
[LSU] Wakeup thread 6 (Addr 0xc0) due to Block Match
[LSU] Wakeup thread 7 (Addr 0xe0) due to Block Match
=== Latch State at End of Cycle 32 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x180', 'size': 128, 'uuid': 130, 'warp': 1, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 33 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x8001E2A0)
=== Latch State at End of Cycle 33 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] VALID: {'addr': '0x180', 'size': 128, 'uuid': 130, 'warp': 1, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 34 ===
Cache: Received new request: dCacheRequest(addr_val=0x40, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 34 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 35 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 35 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 36 ===
Bank 0: Sent READ req to Memory for 0x200
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS COMPLETE (UUID: 2) - Data is in cache
[LSU] Wakeup thread 8 (Addr 0x100) due to Block Match
[LSU] Wakeup thread 9 (Addr 0x120) due to Block Match
[LSU] Wakeup thread 10 (Addr 0x140) due to Block Match
[LSU] Wakeup thread 11 (Addr 0x160) due to Block Match
=== Latch State at End of Cycle 36 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x200', 'size': 128, 'uuid': 3, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 37 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xFFFFFFFF)
=== Latch State at End of Cycle 37 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] VALID: {'addr': '0x200', 'size': 128, 'uuid': 3, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 38 ===
Cache: Received new request: dCacheRequest(addr_val=0x60, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 38 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x200', 'size': 128, 'uuid': 3, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 39 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 39 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 40 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS COMPLETE (UUID: 130) - Data is in cache
[LSU] Wakeup thread 12 (Addr 0x180) due to Block Match
[LSU] Wakeup thread 13 (Addr 0x1a0) due to Block Match
[LSU] Wakeup thread 14 (Addr 0x1c0) due to Block Match
[LSU] Wakeup thread 15 (Addr 0x1e0) due to Block Match
=== Latch State at End of Cycle 40 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 41 ===
Bank 1: Sent READ req to Memory for 0x280
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0xC4598680)
=== Latch State at End of Cycle 41 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] VALID: {'addr': '0x280', 'size': 128, 'uuid': 131, 'warp': 1, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 42 ===
Cache: Received new request: dCacheRequest(addr_val=0x80, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 42 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x280', 'size': 128, 'uuid': 131, 'warp': 1, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 43 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 43 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x280', 'size': 128, 'uuid': 131, 'warp': 1, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 44 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00004040)
=== Latch State at End of Cycle 44 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 45 ===
Cache: Received new request: dCacheRequest(addr_val=0xA0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 45 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 46 ===
Bank 0: Sent READ req to Memory for 0x300
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 46 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x300', 'size': 128, 'uuid': 4, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 47 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS COMPLETE (UUID: 3) - Data is in cache
[LSU] Wakeup thread 16 (Addr 0x200) due to Block Match
[LSU] Wakeup thread 17 (Addr 0x220) due to Block Match
[LSU] Wakeup thread 18 (Addr 0x240) due to Block Match
[LSU] Wakeup thread 19 (Addr 0x260) due to Block Match
=== Latch State at End of Cycle 47 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x300', 'size': 128, 'uuid': 4, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 48 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00003041)
=== Latch State at End of Cycle 48 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] VALID: {'addr': '0x300', 'size': 128, 'uuid': 4, 'warp': 0, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 49 ===
Cache: Received new request: dCacheRequest(addr_val=0xC0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 49 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 50 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 50 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 51 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS COMPLETE (UUID: 131) - Data is in cache
[LSU] Wakeup thread 20 (Addr 0x280) due to Block Match
[LSU] Wakeup thread 21 (Addr 0x2a0) due to Block Match
[LSU] Wakeup thread 22 (Addr 0x2c0) due to Block Match
[LSU] Wakeup thread 23 (Addr 0x2e0) due to Block Match
=== Latch State at End of Cycle 51 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 52 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00009841)
=== Latch State at End of Cycle 52 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 53 ===
Cache: Received new request: dCacheRequest(addr_val=0xE0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 53 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 54 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 54 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 55 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS COMPLETE (UUID: 4) - Data is in cache
[LSU] Wakeup thread 24 (Addr 0x300) due to Block Match
=== Latch State at End of Cycle 55 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 56 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x0000D841)
=== Latch State at End of Cycle 56 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 57 ===
Cache: Received new request: dCacheRequest(addr_val=0x100, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 57 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 58 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 58 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 59 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00000C42)
=== Latch State at End of Cycle 59 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 60 ===
Cache: Received new request: dCacheRequest(addr_val=0x120, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 60 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 61 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 61 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 62 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00002C42)
=== Latch State at End of Cycle 62 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 63 ===
Cache: Received new request: dCacheRequest(addr_val=0x140, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 63 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 64 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 64 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 65 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00004C42)
=== Latch State at End of Cycle 65 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 66 ===
Cache: Received new request: dCacheRequest(addr_val=0x160, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 66 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 67 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 67 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 68 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00006C42)
=== Latch State at End of Cycle 68 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 69 ===
Cache: Received new request: dCacheRequest(addr_val=0x180, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 69 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 70 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 70 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 71 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00008642)
=== Latch State at End of Cycle 71 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 72 ===
Cache: Received new request: dCacheRequest(addr_val=0x1A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 72 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 73 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 73 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 74 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00009642)
=== Latch State at End of Cycle 74 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 75 ===
Cache: Received new request: dCacheRequest(addr_val=0x1C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 75 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 76 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 76 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 77 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x0000A642)
=== Latch State at End of Cycle 77 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 78 ===
Cache: Received new request: dCacheRequest(addr_val=0x1E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 78 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 79 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 79 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 80 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x0000B642)
=== Latch State at End of Cycle 80 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 81 ===
Cache: Received new request: dCacheRequest(addr_val=0x200, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 81 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 82 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 82 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 83 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x0000C642)
=== Latch State at End of Cycle 83 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 84 ===
Cache: Received new request: dCacheRequest(addr_val=0x220, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 84 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 85 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 85 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 86 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x0000D642)
=== Latch State at End of Cycle 86 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 87 ===
Cache: Received new request: dCacheRequest(addr_val=0x240, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 87 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 88 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 88 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 89 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x0000E642)
=== Latch State at End of Cycle 89 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 90 ===
Cache: Received new request: dCacheRequest(addr_val=0x260, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 90 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 91 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 91 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 92 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x0000F642)
=== Latch State at End of Cycle 92 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 93 ===
Cache: Received new request: dCacheRequest(addr_val=0x280, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 93 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 94 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 94 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 95 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00000343)
=== Latch State at End of Cycle 95 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 96 ===
Cache: Received new request: dCacheRequest(addr_val=0x2A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 96 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 97 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 97 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 98 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00000B43)
=== Latch State at End of Cycle 98 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 99 ===
Cache: Received new request: dCacheRequest(addr_val=0x2C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 99 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 100 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 100 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 101 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00001343)
=== Latch State at End of Cycle 101 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 102 ===
Cache: Received new request: dCacheRequest(addr_val=0x2E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 102 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 103 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 103 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 104 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00001B43)
=== Latch State at End of Cycle 104 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 105 ===
Cache: Received new request: dCacheRequest(addr_val=0x300, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 105 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 106 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 106 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 107 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00002343)
=== Latch State at End of Cycle 107 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 108 ===
Cache: Received new request: dCacheRequest(addr_val=0x320, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 108 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 109 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 109 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 110 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00002B43)
=== Latch State at End of Cycle 110 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 111 ===
Cache: Received new request: dCacheRequest(addr_val=0x340, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 111 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 112 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 112 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 113 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00003343)
=== Latch State at End of Cycle 113 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 114 ===
Cache: Received new request: dCacheRequest(addr_val=0x360, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 114 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 115 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 115 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 116 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00003B43)
=== Latch State at End of Cycle 116 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 117 ===
Cache: Received new request: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 132)
=== Latch State at End of Cycle 117 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 118 ===
Cache: Received new request: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 132)
=== Latch State at End of Cycle 118 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 119 ===
Cache: Received new request: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 132)
=== Latch State at End of Cycle 119 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 120 ===
Cache: Received new request: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS ACCEPTED (UUID: 132)
=== Latch State at End of Cycle 120 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 121 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 121 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 122 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 122 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 123 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 123 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 124 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 124 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 125 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 125 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 126 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 126 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 127 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 127 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 128 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 128 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 129 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 129 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 130 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 130 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 131 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 131 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 132 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 132 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 133 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 133 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 134 ===
Bank 1: Sent READ req to Memory for 0x380
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 134 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] VALID: {'addr': '0x380', 'size': 128, 'uuid': 132, 'warp': 1, 'rw_mode': 'read', 'src': 'dcache'}
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 135 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 135 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 136 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 136 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 137 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 137 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 138 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 138 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 139 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 139 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 140 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 140 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 141 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: MISS COMPLETE (UUID: 132) - Data is in cache
[LSU] Wakeup thread 28 (Addr 0x380) due to Block Match
[LSU] Wakeup thread 29 (Addr 0x3a0) due to Block Match
[LSU] Wakeup thread 30 (Addr 0x3c0) due to Block Match
[LSU] Wakeup thread 31 (Addr 0x3e0) due to Block Match
=== Latch State at End of Cycle 141 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 142 ===
Cache: Received new request: dCacheRequest(addr_val=0x380, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 142 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 143 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 143 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 144 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00004343)
=== Latch State at End of Cycle 144 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 145 ===
Cache: Received new request: dCacheRequest(addr_val=0x3A0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 145 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 146 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 146 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 147 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00004B43)
=== Latch State at End of Cycle 147 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 148 ===
Cache: Received new request: dCacheRequest(addr_val=0x3C0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 148 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 149 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 149 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 150 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00005343)
=== Latch State at End of Cycle 150 ===
  [issue_lsu_req] Empty
  [LSU_dCache] VALID: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 151 ===
Cache: Received new request: dCacheRequest(addr_val=0x3E0, rw_mode='read', size='word', store_value=0, halt=False)
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 151 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 152 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
=== Latch State at End of Cycle 152 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] Empty
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===

=== Cycle 153 ===
[DEBUG] Cycle Start: QueueLen=1, LatchValid=False
[LSU] Received: HIT COMPLETE (Data: 0x00005B43)
LDST_FU: Finished processing Instruction pc: 0
LDST_FU: Pushing Instruction for WB pc: 0
=== Latch State at End of Cycle 153 ===
  [issue_lsu_req] Empty
  [LSU_dCache] Empty
  [dcache_mem] Empty
  [mem_dcache] Empty
  [lsu_wb_resp] VALID: Instruction(pc=0, intended_FU='ldst', warp_id=0, warp_group_id=0, rs1=Bits('0x00000000'), rs2=Bits('0x00000000'), rd=0, opcode=Bits('0b0100000'), predicate=[Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1'), Bits('0b1')], issued_cycle=None, stage_entry={}, stage_exit={}, fu_entries=[], wb_cycle=None, target_bank=None, rdat1=[Bits('0x00000000'), Bits('0x00000020'), Bits('0x00000040'), Bits('0x00000060'), Bits('0x00000080'), Bits('0x000000a0'), Bits('0x000000c0'), Bits('0x000000e0'), Bits('0x00000100'), Bits('0x00000120'), Bits('0x00000140'), Bits('0x00000160'), Bits('0x00000180'), Bits('0x000001a0'), Bits('0x000001c0'), Bits('0x000001e0'), Bits('0x00000200'), Bits('0x00000220'), Bits('0x00000240'), Bits('0x00000260'), Bits('0x00000280'), Bits('0x000002a0'), Bits('0x000002c0'), Bits('0x000002e0'), Bits('0x00000300'), Bits('0x00000320'), Bits('0x00000340'), Bits('0x00000360'), Bits('0x00000380'), Bits('0x000003a0'), Bits('0x000003c0'), Bits('0x000003e0')], rdat2=[Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000'), Bits('0x00000000')], wdat=[Bits('0x807d01d8'), Bits('0x8001e2a0'), Bits('0xffffffff'), Bits('0xc4598680'), Bits('0x00004040'), Bits('0x00003041'), Bits('0x00009841'), Bits('0x0000d841'), Bits('0x00000c42'), Bits('0x00002c42'), Bits('0x00004c42'), Bits('0x00006c42'), Bits('0x00008642'), Bits('0x00009642'), Bits('0x0000a642'), Bits('0x0000b642'), Bits('0x0000c642'), Bits('0x0000d642'), Bits('0x0000e642'), Bits('0x0000f642'), Bits('0x00000343'), Bits('0x00000b43'), Bits('0x00001343'), Bits('0x00001b43'), Bits('0x00002343'), Bits('0x00002b43'), Bits('0x00003343'), Bits('0x00003b43'), Bits('0x00004343'), Bits('0x00004b43'), Bits('0x00005343'), Bits('0x00005b43')])
  [icache_mem_req] Empty
  [mem_icache_resp] Empty

Forward latches:
  [dcache_lsu_forward_if] Empty
  [lsu_sched_forward_if] Empty
=== Test ended ===
WB Received instruction from LSU!
