set ::env(PROJECT_NAME) mc
set ::env(DESIGN_TOP) mc_top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/iwls2005_designs/mc/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/iwls2005_designs/mc/rtl/mc_top.v
set ::env(CLOCK_COUNT) 2
set ::env(DOMAIN) iwls2005_designs
