vendor_name = ModelSim
source_file = 1, D:/Proj/fpga/rom_test/REGX.vhd
source_file = 1, D:/Proj/fpga/rom_test/rom_test.mif
source_file = 1, D:/Proj/fpga/rom_test/rom_test.bdf
source_file = 1, D:/Proj/fpga/rom_test/Waveform.vwf
source_file = 1, D:/Proj/fpga/rom_test/db/rom_test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/Proj/fpga/rom_test/db/altsyncram_vd01.tdf
design_name = rom_test
instance = comp, \c[3]~output , c[3]~output, rom_test, 1
instance = comp, \c[2]~output , c[2]~output, rom_test, 1
instance = comp, \c[1]~output , c[1]~output, rom_test, 1
instance = comp, \c[0]~output , c[0]~output, rom_test, 1
instance = comp, \q[3]~output , q[3]~output, rom_test, 1
instance = comp, \q[2]~output , q[2]~output, rom_test, 1
instance = comp, \q[1]~output , q[1]~output, rom_test, 1
instance = comp, \q[0]~output , q[0]~output, rom_test, 1
instance = comp, \clk~input , clk~input, rom_test, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, rom_test, 1
instance = comp, \inst3|data[0]~3 , inst3|data[0]~3, rom_test, 1
instance = comp, \inst3|data[0] , inst3|data[0], rom_test, 1
instance = comp, \inst3|data[1]~2 , inst3|data[1]~2, rom_test, 1
instance = comp, \inst3|data[1] , inst3|data[1], rom_test, 1
instance = comp, \inst3|data[2]~1 , inst3|data[2]~1, rom_test, 1
instance = comp, \inst3|data[2] , inst3|data[2], rom_test, 1
instance = comp, \inst3|data[3]~0 , inst3|data[3]~0, rom_test, 1
instance = comp, \inst3|data[3] , inst3|data[3], rom_test, 1
instance = comp, \inst|srom|rom_block|auto_generated|ram_block1a0 , inst|srom|rom_block|auto_generated|ram_block1a0, rom_test, 1
