DEFINE	Units/verilog-2001.d/input.v	/^`define DEFINE$/;"	c
PARAM	Units/verilog-2001.d/input.v	/^parameter PARAM = 1;$/;"	c	module:mod
a	Units/verilog-2001.d/input.v	/^    input wire a,$/;"	p	module:mod
add	Units/verilog-2001.d/input.v	/^task add ($/;"	t	module:mod
b	Units/verilog-2001.d/input.v	/^    b,c,$/;"	p	module:mod
c	Units/verilog-2001.d/input.v	/^    b,c,$/;"	p	module:mod
d	Units/verilog-2001.d/input.v	/^    d ,$/;"	p	module:mod
e	Units/verilog-2001.d/input.v	/^    output wire e ,$/;"	p	module:mod
f	Units/verilog-2001.d/input.v	/^    output reg f,$/;"	p	module:mod
g	Units/verilog-2001.d/input.v	/^    inout wire g$/;"	p	module:mod
k	Units/verilog-2001.d/input.v	/^real k;$/;"	r	module:mod
l	Units/verilog-2001.d/input.v	/^integer l;$/;"	r	module:mod
mod	Units/verilog-2001.d/input.v	/^module mod ($/;"	m
mult	Units/verilog-2001.d/input.v	/^function mult ($/;"	f	module:mod
x	Units/verilog-2001.d/input.v	/^    input x, y,$/;"	p	task:mod.add
x	Units/verilog-2001.d/input.v	/^    input x,$/;"	p	function:mod.mult
y	Units/verilog-2001.d/input.v	/^    input x, y,$/;"	p	task:mod.add
y	Units/verilog-2001.d/input.v	/^    input y);$/;"	p	function:mod.mult
z	Units/verilog-2001.d/input.v	/^    output z$/;"	p	task:mod.add
