Classic Timing Analyzer report for lab1_TAB_460
Sun Oct 23 15:22:51 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 12.209 ns   ; b[3] ; c[3] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------+
; tpd                                                       ;
+-------+-------------------+-----------------+------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To   ;
+-------+-------------------+-----------------+------+------+
; N/A   ; None              ; 12.209 ns       ; b[3] ; c[3] ;
; N/A   ; None              ; 12.167 ns       ; a[0] ; c[6] ;
; N/A   ; None              ; 12.151 ns       ; a[0] ; c[7] ;
; N/A   ; None              ; 12.108 ns       ; a[1] ; c[6] ;
; N/A   ; None              ; 12.107 ns       ; a[0] ; c[3] ;
; N/A   ; None              ; 12.092 ns       ; a[1] ; c[7] ;
; N/A   ; None              ; 11.897 ns       ; b[3] ; c[4] ;
; N/A   ; None              ; 11.835 ns       ; b[3] ; c[5] ;
; N/A   ; None              ; 11.816 ns       ; a[0] ; c[4] ;
; N/A   ; None              ; 11.757 ns       ; a[1] ; c[3] ;
; N/A   ; None              ; 11.756 ns       ; a[1] ; c[4] ;
; N/A   ; None              ; 11.754 ns       ; a[0] ; c[5] ;
; N/A   ; None              ; 11.723 ns       ; b[3] ; c[6] ;
; N/A   ; None              ; 11.678 ns       ; b[3] ; c[7] ;
; N/A   ; None              ; 11.601 ns       ; a[2] ; c[5] ;
; N/A   ; None              ; 11.585 ns       ; a[2] ; c[6] ;
; N/A   ; None              ; 11.576 ns       ; a[3] ; c[6] ;
; N/A   ; None              ; 11.569 ns       ; a[2] ; c[7] ;
; N/A   ; None              ; 11.563 ns       ; a[3] ; c[5] ;
; N/A   ; None              ; 11.560 ns       ; a[3] ; c[7] ;
; N/A   ; None              ; 11.551 ns       ; a[1] ; c[5] ;
; N/A   ; None              ; 11.543 ns       ; a[2] ; c[4] ;
; N/A   ; None              ; 11.540 ns       ; b[2] ; c[3] ;
; N/A   ; None              ; 11.134 ns       ; a[2] ; c[3] ;
; N/A   ; None              ; 11.129 ns       ; b[2] ; c[4] ;
; N/A   ; None              ; 10.924 ns       ; b[2] ; c[5] ;
; N/A   ; None              ; 10.812 ns       ; b[2] ; c[6] ;
; N/A   ; None              ; 10.807 ns       ; a[3] ; c[3] ;
; N/A   ; None              ; 10.796 ns       ; b[1] ; c[3] ;
; N/A   ; None              ; 10.761 ns       ; b[2] ; c[7] ;
; N/A   ; None              ; 10.744 ns       ; a[3] ; c[4] ;
; N/A   ; None              ; 10.268 ns       ; b[1] ; c[4] ;
; N/A   ; None              ; 10.047 ns       ; b[1] ; c[5] ;
; N/A   ; None              ; 9.917 ns        ; b[0] ; c[3] ;
; N/A   ; None              ; 9.907 ns        ; b[1] ; c[6] ;
; N/A   ; None              ; 9.899 ns        ; b[2] ; c[2] ;
; N/A   ; None              ; 9.856 ns        ; b[1] ; c[7] ;
; N/A   ; None              ; 9.694 ns        ; a[0] ; c[2] ;
; N/A   ; None              ; 9.646 ns        ; a[0] ; c[0] ;
; N/A   ; None              ; 9.508 ns        ; b[0] ; c[0] ;
; N/A   ; None              ; 9.416 ns        ; a[1] ; c[2] ;
; N/A   ; None              ; 9.286 ns        ; b[1] ; c[1] ;
; N/A   ; None              ; 9.186 ns        ; a[0] ; c[1] ;
; N/A   ; None              ; 9.183 ns        ; b[1] ; c[2] ;
; N/A   ; None              ; 9.170 ns        ; b[0] ; c[4] ;
; N/A   ; None              ; 9.038 ns        ; a[2] ; c[2] ;
; N/A   ; None              ; 8.922 ns        ; b[0] ; c[6] ;
; N/A   ; None              ; 8.889 ns        ; a[1] ; c[1] ;
; N/A   ; None              ; 8.879 ns        ; b[0] ; c[5] ;
; N/A   ; None              ; 8.654 ns        ; b[0] ; c[7] ;
; N/A   ; None              ; 8.270 ns        ; b[0] ; c[1] ;
; N/A   ; None              ; 8.245 ns        ; b[0] ; c[2] ;
+-------+-------------------+-----------------+------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Oct 23 15:22:51 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1_TAB_460 -c lab1_TAB_460 --timing_analysis_only
Info: Longest tpd from source pin "b[3]" to destination pin "c[3]" is 12.209 ns
    Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 23; PIN Node = 'b[3]'
    Info: 2: + IC(4.482 ns) + CELL(0.592 ns) = 5.921 ns; Loc. = LCCOMB_X37_Y7_N16; Fanout = 3; COMB Node = 'hren:inst|Add1~1'
    Info: 3: + IC(0.341 ns) + CELL(0.418 ns) = 6.680 ns; Loc. = LCCOMB_X37_Y7_N2; Fanout = 3; COMB Node = 'hren:inst|Add2~5'
    Info: 4: + IC(0.334 ns) + CELL(0.371 ns) = 7.385 ns; Loc. = LCCOMB_X38_Y7_N20; Fanout = 1; COMB Node = 'hren:inst|Add3~9'
    Info: 5: + IC(0.253 ns) + CELL(0.053 ns) = 7.691 ns; Loc. = LCCOMB_X38_Y7_N6; Fanout = 1; COMB Node = 'hren:inst|c[3]~4'
    Info: 6: + IC(2.472 ns) + CELL(2.046 ns) = 12.209 ns; Loc. = PIN_A10; Fanout = 0; PIN Node = 'c[3]'
    Info: Total cell delay = 4.327 ns ( 35.44 % )
    Info: Total interconnect delay = 7.882 ns ( 64.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Sun Oct 23 15:22:51 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


