INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_GetLocation_top -prj GetLocation.prj --initfile C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s GetLocation 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_GetLocation_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GetLocation
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation_dm_detMap_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_module_rom
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation_dm_detMap_x.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_x_rom
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_x
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation_dm_detMap_y.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_y_rom
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_y
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.GetLocation_dm_detMap_x_rom [getlocation_dm_detmap_x_rom_defa...]
Compiling architecture arch of entity xil_defaultlib.GetLocation_dm_detMap_x [getlocation_dm_detmap_x_default]
Compiling architecture rtl of entity xil_defaultlib.GetLocation_dm_detMap_y_rom [getlocation_dm_detmap_y_rom_defa...]
Compiling architecture arch of entity xil_defaultlib.GetLocation_dm_detMap_y [getlocation_dm_detmap_y_default]
Compiling architecture rtl of entity xil_defaultlib.GetLocation_dm_detMap_module_rom [getlocation_dm_detmap_module_rom...]
Compiling architecture arch of entity xil_defaultlib.GetLocation_dm_detMap_module [getlocation_dm_detmap_module_def...]
Compiling architecture behav of entity xil_defaultlib.GetLocation [getlocation_default]
Compiling architecture behav of entity xil_defaultlib.apatb_getlocation_top
Built simulation snapshot GetLocation
