# do {tb_simulate.do}
# vsim -voptargs=""+acc"" "+transport_int_delays" "+pulse_r/0" "+pulse_int_r/0" -L simprims_ver -L secureip -L xil_defaultlib -lib xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl 
# Start time: 13:04:28 on Jun 15,2018
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading xil_defaultlib.tb
# Loading xil_defaultlib.sccomp_dataflow
# Loading simprims_ver.OBUF
# Loading simprims_ver.BUFG
# Loading simprims_ver.IBUF
# Loading xil_defaultlib.CP0
# Loading simprims_ver.LUT6
# Loading simprims_ver.LUT5
# Loading simprims_ver.LUT4
# Loading simprims_ver.LUT2
# Loading simprims_ver.LUT3
# Loading simprims_ver.FDCE
# Loading simprims_ver.MUXF7
# Loading simprims_ver.MUXF8
# Loading simprims_ver.LUT1
# Loading xil_defaultlib.ram__4
# Loading xil_defaultlib.RAM256X1S_UNIQ_BASE_
# Loading simprims_ver.RAMS64E
# Loading xil_defaultlib.RAM256X1S_HD64
# Loading xil_defaultlib.RAM256X1S_HD65
# Loading xil_defaultlib.RAM256X1S_HD66
# Loading xil_defaultlib.RAM256X1S_HD67
# Loading xil_defaultlib.RAM256X1S_HD68
# Loading xil_defaultlib.RAM256X1S_HD69
# Loading xil_defaultlib.RAM256X1S_HD70
# Loading xil_defaultlib.RAM256X1S_HD71
# Loading xil_defaultlib.RAM256X1S_HD72
# Loading xil_defaultlib.RAM256X1S_HD73
# Loading xil_defaultlib.RAM256X1S_HD74
# Loading xil_defaultlib.RAM256X1S_HD75
# Loading xil_defaultlib.RAM256X1S_HD76
# Loading xil_defaultlib.RAM256X1S_HD77
# Loading xil_defaultlib.RAM256X1S_HD78
# Loading xil_defaultlib.RAM256X1S_HD79
# Loading xil_defaultlib.RAM256X1S_HD80
# Loading xil_defaultlib.RAM256X1S_HD81
# Loading xil_defaultlib.RAM256X1S_HD82
# Loading xil_defaultlib.RAM256X1S_HD83
# Loading xil_defaultlib.RAM256X1S_HD84
# Loading xil_defaultlib.RAM256X1S_HD85
# Loading xil_defaultlib.RAM256X1S_HD86
# Loading xil_defaultlib.RAM256X1S_HD87
# Loading xil_defaultlib.RAM256X1S_HD88
# Loading xil_defaultlib.RAM256X1S_HD89
# Loading xil_defaultlib.RAM256X1S_HD90
# Loading xil_defaultlib.RAM256X1S_HD91
# Loading xil_defaultlib.RAM256X1S_HD92
# Loading xil_defaultlib.RAM256X1S_HD93
# Loading xil_defaultlib.RAM256X1S_HD94
# Loading xil_defaultlib.RAM256X1S_HD95
# Loading xil_defaultlib.RAM256X1S_HD96
# Loading xil_defaultlib.RAM256X1S_HD97
# Loading xil_defaultlib.RAM256X1S_HD98
# Loading xil_defaultlib.RAM256X1S_HD99
# Loading xil_defaultlib.RAM256X1S_HD100
# Loading xil_defaultlib.RAM256X1S_HD101
# Loading xil_defaultlib.RAM256X1S_HD102
# Loading xil_defaultlib.RAM256X1S_HD103
# Loading xil_defaultlib.RAM256X1S_HD104
# Loading xil_defaultlib.RAM256X1S_HD105
# Loading xil_defaultlib.RAM256X1S_HD106
# Loading xil_defaultlib.RAM256X1S_HD107
# Loading xil_defaultlib.RAM256X1S_HD108
# Loading xil_defaultlib.RAM256X1S_HD109
# Loading xil_defaultlib.RAM256X1S_HD110
# Loading xil_defaultlib.RAM256X1S_HD111
# Loading xil_defaultlib.RAM256X1S_HD112
# Loading xil_defaultlib.RAM256X1S_HD113
# Loading xil_defaultlib.RAM256X1S_HD114
# Loading xil_defaultlib.RAM256X1S_HD115
# Loading xil_defaultlib.RAM256X1S_HD116
# Loading xil_defaultlib.RAM256X1S_HD117
# Loading xil_defaultlib.RAM256X1S_HD118
# Loading xil_defaultlib.RAM256X1S_HD119
# Loading xil_defaultlib.RAM256X1S_HD120
# Loading xil_defaultlib.RAM256X1S_HD121
# Loading xil_defaultlib.RAM256X1S_HD122
# Loading xil_defaultlib.RAM256X1S_HD123
# Loading xil_defaultlib.RAM256X1S_HD124
# Loading xil_defaultlib.RAM256X1S_HD125
# Loading xil_defaultlib.RAM256X1S_HD126
# Loading xil_defaultlib.dist_mem_gen_0
# Loading xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0_10
# Loading simprims_ver.GND
# Loading xil_defaultlib.dist_mem_gen_0_dist_mem_gen_v8_0_10_synth
# Loading xil_defaultlib.dist_mem_gen_0_rom
# Loading xil_defaultlib.MDU
# Loading xil_defaultlib.DIV
# Loading simprims_ver.CARRY4
# Loading simprims_ver.FDRE
# Loading xil_defaultlib.DIVU
# Loading xil_defaultlib.MULT
# Loading xil_defaultlib.MULTU
# Loading xil_defaultlib.pcreg
# Loading simprims_ver.FDPE
# Loading xil_defaultlib.mips54
# Loading xil_defaultlib.RegFiles
# Loading simprims_ver.LDCE
# Loading xil_defaultlib.glbl
# SDF 10.4c Compiler 2015.07 Jul 20 2015
# 
# Loading instances from tb_time_synth.sdf
# Loading simprims_ver.x_lut2_mux4
# Loading simprims_ver.x_lut3_mux4
# Loading simprims_ver.ffsrce_fdce
# Loading simprims_ver.x_lut1_mux2
# Loading simprims_ver.sffsrce_fdre
# Loading simprims_ver.ffsrce_fdpe
# Loading simprims_ver.latchsre_ldce
# Loading timing data from tb_time_synth.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: ../../../../mips54.srcs/sim_1/imports/new/tb.v
# ** Warning: (vsim-3316) No solution possible for some delayed timing check nets. 12124 negative limits were zeroed. Use +ntc_warn for more info.
#    Time: 0 ps  Iteration: 0  Instance: /tb File: ../../../../mips54.srcs/sim_1/imports/new/tb.v
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by:# End time: 13:06:48 on Jun 15,2018, Elapsed time: 0:16:31
# Errors: 0, Warnings: 1
ernate WLF file "./wlftv0iaky".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftv0iaky
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 13:06:41 on Jun 15,2018, Elapsed time: 0:02:13
# Errors: 0, Warnings: 3
