

================================================================
== Vitis HLS Report for 'seq_align_Pipeline_VITIS_LOOP_76_1'
================================================================
* Date:           Fri Apr  7 04:48:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        local_seq_align
* Solution:       local_seq_align_cpp_u250 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.027 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_76_1  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %reference_string_comp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 9 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%icmp_ln76 = icmp_eq  i11 %i_1, i11 1024" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 11 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.96ns)   --->   "%add_ln76 = add i11 %i_1, i11 1" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 13 'add' 'add_ln76' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc.split, void %for.body19.preheader.exitStub" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 14 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_cast37 = zext i11 %i_1" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 15 'zext' 'i_cast37' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i11.i32.i32, i11 %i_1, i32 4, i32 9" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%reference_string_comp_addr = getelementptr i2 %reference_string_comp, i64 0, i64 %i_cast37" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 17 'getelementptr' 'reference_string_comp_addr' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.29ns)   --->   "%reference_string_comp_load = load i10 %reference_string_comp_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 18 'load' 'reference_string_comp_load' <Predicate = (!icmp_ln76)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 1024> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i11 %i_1" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 19 'trunc' 'trunc_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.39ns)   --->   "%switch_ln78 = switch i4 %trunc_ln78, void %arrayidx11.case.15, i4 0, void %arrayidx11.case.0, i4 1, void %arrayidx11.case.1, i4 2, void %arrayidx11.case.2, i4 3, void %arrayidx11.case.3, i4 4, void %arrayidx11.case.4, i4 5, void %arrayidx11.case.5, i4 6, void %arrayidx11.case.6, i4 7, void %arrayidx11.case.7, i4 8, void %arrayidx11.case.8, i4 9, void %arrayidx11.case.9, i4 10, void %arrayidx11.case.10, i4 11, void %arrayidx11.case.11, i4 12, void %arrayidx11.case.12, i4 13, void %arrayidx11.case.13, i4 14, void %arrayidx11.case.14" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 20 'switch' 'switch_ln78' <Predicate = (!icmp_ln76)> <Delay = 0.39>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln76 = store i11 %add_ln76, i11 %i" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 21 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 22 'br' 'br_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../src/local_seq_align_cpp/seq_align.cpp:76]   --->   Operation 23 'specloopname' 'specloopname_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i6 %lshr_ln" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 24 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%local_reference_V_addr = getelementptr i2 %local_reference_V, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 25 'getelementptr' 'local_reference_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%local_reference_V_1_addr = getelementptr i2 %local_reference_V_1, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 26 'getelementptr' 'local_reference_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%local_reference_V_2_addr = getelementptr i2 %local_reference_V_2, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 27 'getelementptr' 'local_reference_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%local_reference_V_3_addr = getelementptr i2 %local_reference_V_3, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 28 'getelementptr' 'local_reference_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%local_reference_V_4_addr = getelementptr i2 %local_reference_V_4, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 29 'getelementptr' 'local_reference_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%local_reference_V_5_addr = getelementptr i2 %local_reference_V_5, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 30 'getelementptr' 'local_reference_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%local_reference_V_6_addr = getelementptr i2 %local_reference_V_6, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 31 'getelementptr' 'local_reference_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%local_reference_V_7_addr = getelementptr i2 %local_reference_V_7, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 32 'getelementptr' 'local_reference_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%local_reference_V_8_addr = getelementptr i2 %local_reference_V_8, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 33 'getelementptr' 'local_reference_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%local_reference_V_9_addr = getelementptr i2 %local_reference_V_9, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 34 'getelementptr' 'local_reference_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%local_reference_V_10_addr = getelementptr i2 %local_reference_V_10, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 35 'getelementptr' 'local_reference_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%local_reference_V_11_addr = getelementptr i2 %local_reference_V_11, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 36 'getelementptr' 'local_reference_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%local_reference_V_12_addr = getelementptr i2 %local_reference_V_12, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 37 'getelementptr' 'local_reference_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%local_reference_V_13_addr = getelementptr i2 %local_reference_V_13, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 38 'getelementptr' 'local_reference_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%local_reference_V_14_addr = getelementptr i2 %local_reference_V_14, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 39 'getelementptr' 'local_reference_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%local_reference_V_15_addr = getelementptr i2 %local_reference_V_15, i64 0, i64 %zext_ln78" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 40 'getelementptr' 'local_reference_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.29ns)   --->   "%reference_string_comp_load = load i10 %reference_string_comp_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 41 'load' 'reference_string_comp_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 2> <Depth = 1024> <RAM>
ST_2 : Operation 42 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_14_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 42 'store' 'store_ln78' <Predicate = (trunc_ln78 == 14)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 43 'br' 'br_ln78' <Predicate = (trunc_ln78 == 14)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_13_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 44 'store' 'store_ln78' <Predicate = (trunc_ln78 == 13)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 45 'br' 'br_ln78' <Predicate = (trunc_ln78 == 13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_12_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 46 'store' 'store_ln78' <Predicate = (trunc_ln78 == 12)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 47 'br' 'br_ln78' <Predicate = (trunc_ln78 == 12)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_11_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 48 'store' 'store_ln78' <Predicate = (trunc_ln78 == 11)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 49 'br' 'br_ln78' <Predicate = (trunc_ln78 == 11)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_10_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 50 'store' 'store_ln78' <Predicate = (trunc_ln78 == 10)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 51 'br' 'br_ln78' <Predicate = (trunc_ln78 == 10)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_9_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 52 'store' 'store_ln78' <Predicate = (trunc_ln78 == 9)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 53 'br' 'br_ln78' <Predicate = (trunc_ln78 == 9)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_8_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 54 'store' 'store_ln78' <Predicate = (trunc_ln78 == 8)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 55 'br' 'br_ln78' <Predicate = (trunc_ln78 == 8)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_7_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 56 'store' 'store_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 57 'br' 'br_ln78' <Predicate = (trunc_ln78 == 7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_6_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 58 'store' 'store_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 59 'br' 'br_ln78' <Predicate = (trunc_ln78 == 6)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_5_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 60 'store' 'store_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 61 'br' 'br_ln78' <Predicate = (trunc_ln78 == 5)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_4_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 62 'store' 'store_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 63 'br' 'br_ln78' <Predicate = (trunc_ln78 == 4)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_3_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 64 'store' 'store_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 65 'br' 'br_ln78' <Predicate = (trunc_ln78 == 3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_2_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 66 'store' 'store_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 67 'br' 'br_ln78' <Predicate = (trunc_ln78 == 2)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_1_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 68 'store' 'store_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 69 'br' 'br_ln78' <Predicate = (trunc_ln78 == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 70 'store' 'store_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 71 'br' 'br_ln78' <Predicate = (trunc_ln78 == 0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.73ns)   --->   "%store_ln78 = store i2 %reference_string_comp_load, i6 %local_reference_V_15_addr" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 72 'store' 'store_ln78' <Predicate = (trunc_ln78 == 15)> <Delay = 0.73> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 2> <Depth = 64> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln78 = br void %arrayidx11.exit" [../src/local_seq_align_cpp/seq_align.cpp:78]   --->   Operation 73 'br' 'br_ln78' <Predicate = (trunc_ln78 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_reference_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ local_reference_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
Port [ reference_string_comp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 010]
specinterface_ln0          (specinterface    ) [ 000]
store_ln0                  (store            ) [ 000]
br_ln0                     (br               ) [ 000]
i_1                        (load             ) [ 000]
specpipeline_ln0           (specpipeline     ) [ 000]
icmp_ln76                  (icmp             ) [ 010]
empty                      (speclooptripcount) [ 000]
add_ln76                   (add              ) [ 000]
br_ln76                    (br               ) [ 000]
i_cast37                   (zext             ) [ 000]
lshr_ln                    (partselect       ) [ 011]
reference_string_comp_addr (getelementptr    ) [ 011]
trunc_ln78                 (trunc            ) [ 011]
switch_ln78                (switch           ) [ 000]
store_ln76                 (store            ) [ 000]
br_ln76                    (br               ) [ 000]
specloopname_ln76          (specloopname     ) [ 000]
zext_ln78                  (zext             ) [ 000]
local_reference_V_addr     (getelementptr    ) [ 000]
local_reference_V_1_addr   (getelementptr    ) [ 000]
local_reference_V_2_addr   (getelementptr    ) [ 000]
local_reference_V_3_addr   (getelementptr    ) [ 000]
local_reference_V_4_addr   (getelementptr    ) [ 000]
local_reference_V_5_addr   (getelementptr    ) [ 000]
local_reference_V_6_addr   (getelementptr    ) [ 000]
local_reference_V_7_addr   (getelementptr    ) [ 000]
local_reference_V_8_addr   (getelementptr    ) [ 000]
local_reference_V_9_addr   (getelementptr    ) [ 000]
local_reference_V_10_addr  (getelementptr    ) [ 000]
local_reference_V_11_addr  (getelementptr    ) [ 000]
local_reference_V_12_addr  (getelementptr    ) [ 000]
local_reference_V_13_addr  (getelementptr    ) [ 000]
local_reference_V_14_addr  (getelementptr    ) [ 000]
local_reference_V_15_addr  (getelementptr    ) [ 000]
reference_string_comp_load (load             ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
store_ln78                 (store            ) [ 000]
br_ln78                    (br               ) [ 000]
ret_ln0                    (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_reference_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="local_reference_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_1"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="local_reference_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_2"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="local_reference_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_3"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="local_reference_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_4"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="local_reference_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_5"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="local_reference_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_6"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="local_reference_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_7"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="local_reference_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_8"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="local_reference_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_9"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="local_reference_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_10"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="local_reference_V_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_11"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="local_reference_V_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_12"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="local_reference_V_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_13"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="local_reference_V_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_14"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="local_reference_V_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_reference_V_15"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="reference_string_comp">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reference_string_comp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="reference_string_comp_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="2" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="11" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reference_string_comp_addr/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reference_string_comp_load/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="local_reference_V_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="2" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="6" slack="0"/>
<pin id="123" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_addr/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="local_reference_V_1_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="2" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="6" slack="0"/>
<pin id="130" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_1_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="local_reference_V_2_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="6" slack="0"/>
<pin id="137" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_2_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="local_reference_V_3_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="6" slack="0"/>
<pin id="144" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_3_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="local_reference_V_4_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_4_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="local_reference_V_5_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_5_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="local_reference_V_6_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="2" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_6_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="local_reference_V_7_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="6" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_7_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="local_reference_V_8_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="2" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="6" slack="0"/>
<pin id="179" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_8_addr/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="local_reference_V_9_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_9_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="local_reference_V_10_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="6" slack="0"/>
<pin id="193" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_10_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="local_reference_V_11_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="6" slack="0"/>
<pin id="200" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_11_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="local_reference_V_12_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="6" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_12_addr/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="local_reference_V_13_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="2" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="6" slack="0"/>
<pin id="214" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_13_addr/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="local_reference_V_14_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_14_addr/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="local_reference_V_15_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_reference_V_15_addr/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln78_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="2" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="store_ln78_access_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="2" slack="0"/>
<pin id="241" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln78_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="2" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln78_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="0" index="1" bw="2" slack="0"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln78_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln78_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="2" slack="0"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="store_ln78_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="6" slack="0"/>
<pin id="275" dir="0" index="1" bw="2" slack="0"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln78_access_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="2" slack="0"/>
<pin id="283" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln78_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="6" slack="0"/>
<pin id="289" dir="0" index="1" bw="2" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln78_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln78_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="2" slack="0"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln78_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="0" index="1" bw="2" slack="0"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln78_access_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="2" slack="0"/>
<pin id="318" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="319" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln78_access_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="2" slack="0"/>
<pin id="325" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln78_access_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="6" slack="0"/>
<pin id="331" dir="0" index="1" bw="2" slack="0"/>
<pin id="332" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="333" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln78_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="6" slack="0"/>
<pin id="338" dir="0" index="1" bw="2" slack="0"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln0_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="11" slack="0"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="i_1_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="11" slack="0"/>
<pin id="350" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln76_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="11" slack="0"/>
<pin id="353" dir="0" index="1" bw="11" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="add_ln76_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="11" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="i_cast37_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast37/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="lshr_ln_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="0"/>
<pin id="370" dir="0" index="1" bw="11" slack="0"/>
<pin id="371" dir="0" index="2" bw="4" slack="0"/>
<pin id="372" dir="0" index="3" bw="5" slack="0"/>
<pin id="373" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln78_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln76_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="0" index="1" bw="11" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="zext_ln78_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln78/2 "/>
</bind>
</comp>

<comp id="406" class="1005" name="i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="11" slack="0"/>
<pin id="408" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="416" class="1005" name="lshr_ln_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="1"/>
<pin id="418" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="421" class="1005" name="reference_string_comp_addr_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="1"/>
<pin id="423" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="reference_string_comp_addr "/>
</bind>
</comp>

<comp id="426" class="1005" name="trunc_ln78_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="66" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="66" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="66" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="66" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="66" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="66" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="66" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="66" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="66" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="66" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="22" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="24" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="66" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="26" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="66" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="28" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="66" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="113" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="217" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="243"><net_src comp="113" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="210" pin="3"/><net_sink comp="238" pin=0"/></net>

<net id="250"><net_src comp="113" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="203" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="257"><net_src comp="113" pin="3"/><net_sink comp="252" pin=1"/></net>

<net id="258"><net_src comp="196" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="113" pin="3"/><net_sink comp="259" pin=1"/></net>

<net id="265"><net_src comp="189" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="113" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="272"><net_src comp="182" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="278"><net_src comp="113" pin="3"/><net_sink comp="273" pin=1"/></net>

<net id="279"><net_src comp="175" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="113" pin="3"/><net_sink comp="280" pin=1"/></net>

<net id="286"><net_src comp="168" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="113" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="293"><net_src comp="161" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="299"><net_src comp="113" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="300"><net_src comp="154" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="306"><net_src comp="113" pin="3"/><net_sink comp="301" pin=1"/></net>

<net id="307"><net_src comp="147" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="113" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="140" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="320"><net_src comp="113" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="133" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="113" pin="3"/><net_sink comp="322" pin=1"/></net>

<net id="328"><net_src comp="126" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="334"><net_src comp="113" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="335"><net_src comp="119" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="341"><net_src comp="113" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="342"><net_src comp="224" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="46" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="52" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="348" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="348" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="348" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="62" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="348" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="357" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="393"><net_src comp="387" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="395"><net_src comp="387" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="396"><net_src comp="387" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="398"><net_src comp="387" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="399"><net_src comp="387" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="400"><net_src comp="387" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="401"><net_src comp="387" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="402"><net_src comp="387" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="403"><net_src comp="387" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="404"><net_src comp="387" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="405"><net_src comp="387" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="409"><net_src comp="102" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="411"><net_src comp="406" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="412"><net_src comp="406" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="419"><net_src comp="368" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="424"><net_src comp="106" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="429"><net_src comp="378" pin="1"/><net_sink comp="426" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: local_reference_V | {2 }
	Port: local_reference_V_1 | {2 }
	Port: local_reference_V_2 | {2 }
	Port: local_reference_V_3 | {2 }
	Port: local_reference_V_4 | {2 }
	Port: local_reference_V_5 | {2 }
	Port: local_reference_V_6 | {2 }
	Port: local_reference_V_7 | {2 }
	Port: local_reference_V_8 | {2 }
	Port: local_reference_V_9 | {2 }
	Port: local_reference_V_10 | {2 }
	Port: local_reference_V_11 | {2 }
	Port: local_reference_V_12 | {2 }
	Port: local_reference_V_13 | {2 }
	Port: local_reference_V_14 | {2 }
	Port: local_reference_V_15 | {2 }
 - Input state : 
	Port: seq_align_Pipeline_VITIS_LOOP_76_1 : reference_string_comp | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln76 : 2
		add_ln76 : 2
		br_ln76 : 3
		i_cast37 : 2
		lshr_ln : 2
		reference_string_comp_addr : 3
		reference_string_comp_load : 4
		trunc_ln78 : 2
		switch_ln78 : 3
		store_ln76 : 3
	State 2
		local_reference_V_addr : 1
		local_reference_V_1_addr : 1
		local_reference_V_2_addr : 1
		local_reference_V_3_addr : 1
		local_reference_V_4_addr : 1
		local_reference_V_5_addr : 1
		local_reference_V_6_addr : 1
		local_reference_V_7_addr : 1
		local_reference_V_8_addr : 1
		local_reference_V_9_addr : 1
		local_reference_V_10_addr : 1
		local_reference_V_11_addr : 1
		local_reference_V_12_addr : 1
		local_reference_V_13_addr : 1
		local_reference_V_14_addr : 1
		local_reference_V_15_addr : 1
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2
		store_ln78 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   |  add_ln76_fu_357  |    0    |    18   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln76_fu_351 |    0    |    11   |
|----------|-------------------|---------|---------|
|   zext   |  i_cast37_fu_363  |    0    |    0    |
|          |  zext_ln78_fu_387 |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|   lshr_ln_fu_368  |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln78_fu_378 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    29   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|             i_reg_406            |   11   |
|          lshr_ln_reg_416         |    6   |
|reference_string_comp_addr_reg_421|   10   |
|        trunc_ln78_reg_426        |    4   |
+----------------------------------+--------+
|               Total              |   31   |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_113 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   20   ||   0.46  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   29   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   31   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   31   |   38   |
+-----------+--------+--------+--------+
