$date
	Tue Oct 17 22:29:09 2017
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module dff $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module flipKaroKhushRaho $end
$var wire 1 $ clk $end
$var wire 1 % d $end
$var reg 1 & q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#30
1"
1$
#50
1#
1%
#60
0"
0$
#90
1&
1!
1"
1$
#100
0#
0%
#120
0"
0$
#150
1"
1$
1#
1%
#180
0"
0$
#200
0#
0%
#210
0&
0!
1"
1$
#240
0"
0$
#250
1#
1%
#270
1&
1!
1"
1$
#300
0"
0$
0#
0%
#330
0&
0!
1"
1$
#350
1#
1%
#360
0"
0$
#390
1&
1!
1"
1$
#400
0#
0%
#420
0"
0$
#450
1"
1$
1#
1%
#480
0"
0$
#500
0#
0%
#510
0&
0!
1"
1$
#540
0"
0$
#550
1#
1%
#570
1&
1!
1"
1$
#600
0"
0$
0#
0%
#630
0&
0!
1"
1$
#650
1#
1%
#660
0"
0$
#690
1&
1!
1"
1$
#700
0#
0%
#720
0"
0$
#750
1"
1$
1#
1%
#780
0"
0$
#800
0#
0%
#810
0&
0!
1"
1$
#840
0"
0$
#850
1#
1%
#870
1&
1!
1"
1$
#900
0"
0$
0#
0%
