multiline_comment|/*&n; * arch/arm/mm/mm-tbox.c&n; *  from arch/arm/mm/mm-ebsa110.c&n; *&n; * Extra MM routines for the Tbox architecture&n; *&n; * Copyright (C) 1998 Phil Blundell&n; * Copyright (C) 1998-1999 Russell King&n; */
macro_line|#include &lt;linux/sched.h&gt;
macro_line|#include &lt;linux/mm.h&gt;
macro_line|#include &lt;linux/init.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/pgtable.h&gt;
macro_line|#include &lt;asm/page.h&gt;
macro_line|#include &quot;map.h&quot;
multiline_comment|/*    Logical    Physical&n; * 0xffff1000&t;0x00100000&t;DMA registers&n; * 0xffff2000&t;0x00200000&t;MPEG&n; * 0xffff3000&t;0x00300000&t;FPGA1 local control&n; * 0xffff4000&t;0x00400000&t;External serial&n; * 0xffff5000&t;0x00500000&t;Internal serial&n; * 0xffff6000&t;0x00600000&t;Parallel&n; * 0xffff7000&t;0x00700000&t;Interrupt control&n; * 0xffff8000&t;0x00800000&t;Computer video&n; * 0xffff9000&t;0x00900000&t;Control register 0&n; * 0xffffs000&t;0x00a00000&t;Control register 1&n; * 0xffffb000&t;0x00b00000&t;Control register 2&n; * 0xffffc000&t;0x00c00000&t;FPGA2 local control&n; * 0xffffd000&t;0x00d00000&t;Interrupt reset&n; * 0xffffe000&t;0x00e00000&t;MPEG DMA throttle&n; */
DECL|variable|__initdata
r_const
r_struct
id|map_desc
id|io_desc
(braket
)braket
id|__initdata
op_assign
(brace
(brace
l_int|0xffff0000
comma
l_int|0x01000000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffff1000
comma
l_int|0x00100000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffff2000
comma
l_int|0x00200000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffff3000
comma
l_int|0x00300000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffff4000
comma
l_int|0x00400000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xfe000000
comma
l_int|0x00400000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffff5000
comma
l_int|0x00500000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffff6000
comma
l_int|0x00600000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffff7000
comma
l_int|0x00700000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffff8000
comma
l_int|0x00800000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffff9000
comma
l_int|0x00900000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffffa000
comma
l_int|0x00a00000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffffb000
comma
l_int|0x00b00000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffffc000
comma
l_int|0x00c00000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffffd000
comma
l_int|0x00d00000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
comma
(brace
l_int|0xffffe000
comma
l_int|0x00e00000
comma
l_int|0x00001000
comma
id|DOMAIN_IO
comma
l_int|0
comma
l_int|1
comma
l_int|0
comma
l_int|0
)brace
)brace
suffix:semicolon
DECL|macro|SIZEOFMAP
mdefine_line|#define SIZEOFMAP (sizeof(mapping) / sizeof(mapping[0]))
DECL|variable|io_desc_size
r_int
r_int
id|__initdata
id|io_desc_size
op_assign
id|SIZEOFMAP
suffix:semicolon
eof
