--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
CNC2_FC_V2.twx CNC2_FC_V2.ncd -o CNC2_FC_V2.twr CNC2_FC_V2.pcf -ucf
CNC2_FC_V2.ucf

Design file:              CNC2_FC_V2.ncd
Physical constraint file: CNC2_FC_V2.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 321133318 paths analyzed, 23696 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  23.550ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (SLICE_X6Y62.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.228ns (Levels of Logic = 5)
  Clock Path Skew:      1.863ns (1.397 - -0.466)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y42.C4      net (fanout=19)       2.153   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y42.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y43.A4      net (fanout=10)       0.508   AddressDecoderCS0n
    SLICE_X39Y43.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X47Y50.A6      net (fanout=25)       1.505   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Select
    SLICE_X47Y50.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X40Y60.A2      net (fanout=5)        1.913   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X40Y60.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X40Y60.B4      net (fanout=7)        0.397   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X40Y60.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.807   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.228ns (1.945ns logic, 11.283ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.902ns (Levels of Logic = 5)
  Clock Path Skew:      0.109ns (0.593 - 0.484)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.AQ      Tcko                  0.391   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X51Y31.B2      net (fanout=34)       3.171   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X51Y31.B       Tilo                  0.259   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X47Y49.A6      net (fanout=16)       2.234   CNC2_FC_V2/ibus_Write
    SLICE_X47Y49.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/Mmux_m_ShiftBuffer[18]_GND_360_o_mux_4_OUT1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X47Y50.A3      net (fanout=1)        0.452   N1775
    SLICE_X47Y50.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X40Y60.A2      net (fanout=5)        1.913   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X40Y60.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X40Y60.B4      net (fanout=7)        0.397   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X40Y60.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.807   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     14.902ns (1.928ns logic, 12.974ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.420ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.593 - 0.554)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.DQ      Tcko                  0.447   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X51Y31.B3      net (fanout=33)       1.633   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X51Y31.B       Tilo                  0.259   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X47Y49.A6      net (fanout=16)       2.234   CNC2_FC_V2/ibus_Write
    SLICE_X47Y49.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/Mmux_m_ShiftBuffer[18]_GND_360_o_mux_4_OUT1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X47Y50.A3      net (fanout=1)        0.452   N1775
    SLICE_X47Y50.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X40Y60.A2      net (fanout=5)        1.913   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X40Y60.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X40Y60.B4      net (fanout=7)        0.397   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X40Y60.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.807   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMA
    -------------------------------------------------  ---------------------------
    Total                                     13.420ns (1.984ns logic, 11.436ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB (SLICE_X6Y62.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.228ns (Levels of Logic = 5)
  Clock Path Skew:      1.863ns (1.397 - -0.466)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y42.C4      net (fanout=19)       2.153   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y42.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y43.A4      net (fanout=10)       0.508   AddressDecoderCS0n
    SLICE_X39Y43.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X47Y50.A6      net (fanout=25)       1.505   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Select
    SLICE_X47Y50.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X40Y60.A2      net (fanout=5)        1.913   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X40Y60.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X40Y60.B4      net (fanout=7)        0.397   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X40Y60.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.807   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.228ns (1.945ns logic, 11.283ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.902ns (Levels of Logic = 5)
  Clock Path Skew:      0.109ns (0.593 - 0.484)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.AQ      Tcko                  0.391   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X51Y31.B2      net (fanout=34)       3.171   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X51Y31.B       Tilo                  0.259   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X47Y49.A6      net (fanout=16)       2.234   CNC2_FC_V2/ibus_Write
    SLICE_X47Y49.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/Mmux_m_ShiftBuffer[18]_GND_360_o_mux_4_OUT1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X47Y50.A3      net (fanout=1)        0.452   N1775
    SLICE_X47Y50.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X40Y60.A2      net (fanout=5)        1.913   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X40Y60.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X40Y60.B4      net (fanout=7)        0.397   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X40Y60.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.807   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     14.902ns (1.928ns logic, 12.974ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.420ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.593 - 0.554)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.DQ      Tcko                  0.447   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X51Y31.B3      net (fanout=33)       1.633   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X51Y31.B       Tilo                  0.259   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X47Y49.A6      net (fanout=16)       2.234   CNC2_FC_V2/ibus_Write
    SLICE_X47Y49.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/Mmux_m_ShiftBuffer[18]_GND_360_o_mux_4_OUT1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X47Y50.A3      net (fanout=1)        0.452   N1775
    SLICE_X47Y50.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X40Y60.A2      net (fanout=5)        1.913   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X40Y60.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X40Y60.B4      net (fanout=7)        0.397   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X40Y60.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.807   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMB
    -------------------------------------------------  ---------------------------
    Total                                     13.420ns (1.984ns logic, 11.436ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC (SLICE_X6Y62.CE), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC (RAM)
  Requirement:          12.500ns
  Data Path Delay:      13.228ns (Levels of Logic = 5)
  Clock Path Skew:      1.863ns (1.397 - -0.466)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.408   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y42.C4      net (fanout=19)       2.153   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y42.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X39Y43.A4      net (fanout=10)       0.508   AddressDecoderCS0n
    SLICE_X39Y43.A       Tilo                  0.259   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Mmux_Laser_Select1
    SLICE_X47Y50.A6      net (fanout=25)       1.505   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Select
    SLICE_X47Y50.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X40Y60.A2      net (fanout=5)        1.913   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X40Y60.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X40Y60.B4      net (fanout=7)        0.397   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X40Y60.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.807   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.228ns (1.945ns logic, 11.283ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     10.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      14.902ns (Levels of Logic = 5)
  Clock Path Skew:      0.109ns (0.593 - 0.484)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y43.AQ      Tcko                  0.391   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X51Y31.B2      net (fanout=34)       3.171   CNC2_FC_V2/LocalBusBridge_1/m_ibus_WE
    SLICE_X51Y31.B       Tilo                  0.259   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X47Y49.A6      net (fanout=16)       2.234   CNC2_FC_V2/ibus_Write
    SLICE_X47Y49.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/Mmux_m_ShiftBuffer[18]_GND_360_o_mux_4_OUT1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X47Y50.A3      net (fanout=1)        0.452   N1775
    SLICE_X47Y50.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X40Y60.A2      net (fanout=5)        1.913   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X40Y60.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X40Y60.B4      net (fanout=7)        0.397   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X40Y60.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.807   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     14.902ns (1.928ns logic, 12.974ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE (FF)
  Destination:          CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC (RAM)
  Requirement:          25.000ns
  Data Path Delay:      13.420ns (Levels of Logic = 5)
  Clock Path Skew:      0.039ns (0.593 - 0.554)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE to CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y42.DQ      Tcko                  0.447   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
                                                       CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X51Y31.B3      net (fanout=33)       1.633   CNC2_FC_V2/LocalBusBridge_1/m_last_ibus_WE
    SLICE_X51Y31.B       Tilo                  0.259   CNC2_FC_V2/m_last_Led_Request
                                                       CNC2_FC_V2/LocalBusBridge_1/IBUS_Write1
    SLICE_X47Y49.A6      net (fanout=16)       2.234   CNC2_FC_V2/ibus_Write
    SLICE_X47Y49.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[0].XY2_Shift1/Mmux_m_ShiftBuffer[18]_GND_360_o_mux_4_OUT1
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2_SW1
    SLICE_X47Y50.A3      net (fanout=1)        0.452   N1775
    SLICE_X47Y50.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_CommittedCount<1>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/Mmux_m_DDACmdLoad2
    SLICE_X40Y60.A2      net (fanout=5)        1.913   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/m_DDACmdLoad<1>
    SLICE_X40Y60.A       Tilo                  0.205   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable1
    SLICE_X40Y60.B4      net (fanout=7)        0.397   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/m_RAMWriteEnable
    SLICE_X40Y60.BMUX    Tilo                  0.251   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl7
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CE       net (fanout=6)        4.807   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/write_ctrl
    SLICE_X6Y62.CLK      Tceck                 0.304   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMD_O
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram25_RAMC
    -------------------------------------------------  ---------------------------
    Total                                     13.420ns (1.984ns logic, 11.436ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD (SLICE_X45Y42.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.244ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LocalBusBridgeAleDec_inst/m_ClientCSn (FF)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.047ns (Levels of Logic = 2)
  Clock Path Skew:      1.393ns (1.136 - -0.257)
  Source Clock:         BUFG_CLK_80MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: LocalBusBridgeAleDec_inst/m_ClientCSn to CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y59.AQ      Tcko                  0.200   LocalBusBridgeAleDec_inst/m_ClientCSn
                                                       LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y42.C4      net (fanout=19)       1.252   LocalBusBridgeAleDec_inst/m_ClientCSn
    SLICE_X41Y42.C       Tilo                  0.156   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_FbkBuffer<15>
                                                       AddressDecoder_inst/oADDRDEC_CS0n
    SLICE_X45Y42.D5      net (fanout=10)       0.224   AddressDecoderCS0n
    SLICE_X45Y42.CLK     Tah         (-Th)    -0.215   CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD
                                                       CNC2_FC_V2/LocalBusBridge_1/lb_CS_n_lb_RD_n_AND_12_o1
                                                       CNC2_FC_V2/LocalBusBridge_1/m_ibus_RD
    -------------------------------------------------  ---------------------------
    Total                                      2.047ns (0.571ns logic, 1.476ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (SLICE_X42Y3.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.130 - 0.113)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 to CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y3.DQ       Tcko                  0.200   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
                                                       CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3
    SLICE_X42Y3.D4       net (fanout=50)       0.236   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
    SLICE_X42Y3.CLK      Tah         (-Th)     0.128   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.072ns logic, 0.236ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB (SLICE_X42Y3.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 (FF)
  Destination:          CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.308ns (Levels of Logic = 0)
  Clock Path Skew:      0.017ns (0.130 - 0.113)
  Source Clock:         BUFG_CLK_40MHz rising at 25.000ns
  Destination Clock:    BUFG_CLK_40MHz rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3 to CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y3.DQ       Tcko                  0.200   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
                                                       CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress_3
    SLICE_X42Y3.D4       net (fanout=50)       0.236   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/m_TailAddress<3>
    SLICE_X42Y3.CLK      Tah         (-Th)     0.128   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMD_O
                                                       CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram14_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.308ns (0.072ns logic, 0.236ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_SP_inst_40MHz/CLKIN
  Logical resource: DCM_SP_inst_40MHz/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: DCM_SP_inst_40MHz_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 9.830ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: DCM_SP_inst_40MHz/CLK2X
  Logical resource: DCM_SP_inst_40MHz/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 874319 paths analyzed, 20290 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.487ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1 (SLICE_X1Y5.SR), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.984ns (Levels of Logic = 1)
  Clock Path Skew:      -2.093ns (-0.139 - 1.954)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X11Y19.A5      net (fanout=1199)     6.015   startup_reset
    SLICE_X11Y19.A       Tilo                  0.259   N160
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X1Y5.SR        net (fanout=136)      3.035   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X1Y5.CLK       Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      9.984ns (0.934ns logic, 9.050ns route)
                                                       (9.4% logic, 90.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.621ns (Levels of Logic = 3)
  Clock Path Skew:      0.041ns (0.450 - 0.409)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X21Y15.D1      net (fanout=55)       1.776   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X21Y15.D       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X21Y15.C6      net (fanout=7)        0.139   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X21Y15.C       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X11Y19.A2      net (fanout=13)       1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X11Y19.A       Tilo                  0.259   N160
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X1Y5.SR        net (fanout=136)      3.035   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X1Y5.CLK       Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (1.435ns logic, 6.186ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.324ns (Levels of Logic = 2)
  Clock Path Skew:      0.041ns (0.450 - 0.409)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    SLICE_X21Y15.C3      net (fanout=106)      1.877   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    SLICE_X21Y15.C       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X11Y19.A2      net (fanout=13)       1.236   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X11Y19.A       Tilo                  0.259   N160
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/iResetI_inv1
    SLICE_X1Y5.SR        net (fanout=136)      3.035   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/Filter_iBitData/FILTER_ResetI_inv
    SLICE_X1Y5.CLK       Trck                  0.267   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_ReadWriteMulti_1/m_State_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (1.176ns logic, 6.148ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11 (SLICE_X7Y23.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.906ns (Levels of Logic = 2)
  Clock Path Skew:      -2.126ns (-0.172 - 1.954)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X3Y12.A5       net (fanout=1199)     6.572   startup_reset
    SLICE_X3Y12.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TX_EN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y21.C1       net (fanout=7)        1.073   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y21.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.SR       net (fanout=16)       1.031   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11
    -------------------------------------------------  ---------------------------
    Total                                      9.906ns (1.230ns logic, 8.676ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.712ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.510 - 0.507)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X21Y15.D1      net (fanout=55)       1.776   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X21Y15.D       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X21Y15.C6      net (fanout=7)        0.139   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X21Y15.C       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X3Y12.A3       net (fanout=13)       1.962   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X3Y12.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TX_EN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y21.C1       net (fanout=7)        1.073   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y21.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.SR       net (fanout=16)       1.031   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11
    -------------------------------------------------  ---------------------------
    Total                                      7.712ns (1.731ns logic, 5.981ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.415ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.510 - 0.507)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    SLICE_X21Y15.C3      net (fanout=106)      1.877   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    SLICE_X21Y15.C       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X3Y12.A3       net (fanout=13)       1.962   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X3Y12.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TX_EN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y21.C1       net (fanout=7)        1.073   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y21.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.SR       net (fanout=16)       1.031   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.CLK      Trck                  0.304   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_11
    -------------------------------------------------  ---------------------------
    Total                                      7.415ns (1.472ns logic, 5.943ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10 (SLICE_X7Y23.SR), 36 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      9.904ns (Levels of Logic = 2)
  Clock Path Skew:      -2.126ns (-0.172 - 1.954)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.410ns

  Clock Uncertainty:          0.410ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X3Y12.A5       net (fanout=1199)     6.572   startup_reset
    SLICE_X3Y12.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TX_EN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y21.C1       net (fanout=7)        1.073   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y21.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.SR       net (fanout=16)       1.031   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.CLK      Trck                  0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10
    -------------------------------------------------  ---------------------------
    Total                                      9.904ns (1.228ns logic, 8.676ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.710ns (Levels of Logic = 4)
  Clock Path Skew:      0.003ns (0.510 - 0.507)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.CQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X21Y15.D1      net (fanout=55)       1.776   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd3
    SLICE_X21Y15.D       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In311
    SLICE_X21Y15.C6      net (fanout=7)        0.139   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1-In1
    SLICE_X21Y15.C       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X3Y12.A3       net (fanout=13)       1.962   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X3Y12.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TX_EN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y21.C1       net (fanout=7)        1.073   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y21.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.SR       net (fanout=16)       1.031   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.CLK      Trck                  0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10
    -------------------------------------------------  ---------------------------
    Total                                      7.710ns (1.729ns logic, 5.981ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      7.413ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.510 - 0.507)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.260ns

  Clock Uncertainty:          0.260ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y11.AQ      Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd4
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    SLICE_X21Y15.C3      net (fanout=106)      1.877   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_BRAMBState_FSM_FFd1
    SLICE_X21Y15.C       Tilo                  0.259   CNC2_FC_V2/DDA_Partition_1/G1.Channel[1].SvoAlarmdFilter/m_stack<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE1
    SLICE_X3Y12.A3       net (fanout=13)       1.962   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BlockRAMB_IDLE
    SLICE_X3Y12.A        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_TX_EN
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o1
    SLICE_X3Y21.C1       net (fanout=7)        1.073   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_m_Protocol_Reset_n_AND_615_o
    SLICE_X3Y21.C        Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/ModbusFuncManager_1/Modbus_WrMultiReg_1/m_Transmit_ByteData<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.SR       net (fanout=16)       1.031   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/iResetI_inv
    SLICE_X7Y23.CLK      Trck                  0.302   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC<11>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/CRC_Modbus_1/m_TempCRC_10
    -------------------------------------------------  ---------------------------
    Total                                      7.413ns (1.470ns logic, 5.943ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y12.WEB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.278ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.268ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.172 - 0.182)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AQ      Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<3>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2_0
    RAMB16_X1Y12.WEB0    net (fanout=1)        0.123   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB2<0>
    RAMB16_X1Y12.CLKB    Trckc_WEB   (-Th)     0.053   SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.268ns (0.145ns logic, 0.123ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y16.WEB0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.182 - 0.195)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.CQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_0
    RAMB16_X1Y16.WEB0    net (fanout=1)        0.123   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<0>
    RAMB16_X1Y16.CLKB    Trckc_WEB   (-Th)     0.053   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAMB16_X1Y16.WEB2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.283ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_2 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.270ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.182 - 0.195)
  Source Clock:         BUFG_CLK_80MHz rising at 12.500ns
  Destination Clock:    BUFG_CLK_80MHz rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_2 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y32.AQ      Tcko                  0.200   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2_2
    RAMB16_X1Y16.WEB2    net (fanout=1)        0.123   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB2<2>
    RAMB16_X1Y16.CLKB    Trckc_WEB   (-Th)     0.053   SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_2/bram18_tdp_stan.ram16bwe_tdp
    -------------------------------------------------  ---------------------------
    Total                                      0.270ns (0.147ns logic, 0.123ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_80MHz = PERIOD TIMEGRP "CLK_80MHz" TS_g_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Logical resource: SRIPartition_1/G1.Channel[2].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------
Slack: 9.376ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Logical resource: SRIPartition_1/G1.Channel[1].SRIComPartition_1/BRAM_TDP_MACRO_inst_Data_1/bram18_tdp_stan.ram16bwe_tdp/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: BUFG_CLK_80MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.345ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.155ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.345ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X6Y57.A2       net (fanout=1199)     5.788   startup_reset
    SLICE_X6Y57.AMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X2Y57.CLK      net (fanout=2)        0.888   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      7.345ns (0.669ns logic, 6.676ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.091ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.409ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X6Y57.A5       net (fanout=2)        0.869   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X6Y57.AMUX     Tilo                  0.261   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X2Y57.CLK      net (fanout=2)        0.888   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.652ns logic, 1.757ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X6Y57.A2       net (fanout=1199)     5.788   startup_reset
    SLICE_X6Y57.A        Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X2Y57.SR       net (fanout=2)        0.710   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X2Y57.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.324ns (0.826ns logic, 6.498ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    10.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.388ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.BQ       Tcko                  0.391   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X6Y57.A5       net (fanout=2)        0.869   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X6Y57.A        Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X2Y57.SR       net (fanout=2)        0.710   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X2Y57.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (0.809ns logic, 1.579ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y57.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.323ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.323ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X6Y57.A5       net (fanout=2)        0.461   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X6Y57.A        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X2Y57.SR       net (fanout=2)        0.423   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X2Y57.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.439ns logic, 0.884ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X6Y57.A2       net (fanout=1199)     3.748   startup_reset
    SLICE_X6Y57.A        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X2Y57.SR       net (fanout=2)        0.423   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X2Y57.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (0.441ns logic, 4.171ns route)
                                                       (9.6% logic, 90.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.411ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.411ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.BQ       Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X6Y57.A5       net (fanout=2)        0.461   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X6Y57.AMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X2Y57.CLK      net (fanout=2)        0.561   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.411ns (0.389ns logic, 1.022ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X2Y57.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.700ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.700ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X6Y57.A2       net (fanout=1199)     3.748   startup_reset
    SLICE_X6Y57.AMUX     Tilo                  0.191   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_0_C_0
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X2Y57.CLK      net (fanout=2)        0.561   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (0.391ns logic, 4.309ns route)
                                                       (8.3% logic, 91.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.084ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X6Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X7Y57.A5       net (fanout=1199)     5.546   startup_reset
    SLICE_X7Y57.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X6Y53.SR       net (fanout=2)        0.656   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X6Y53.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.084ns (0.882ns logic, 6.202ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y57.A3       net (fanout=2)        0.942   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y57.A        Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X6Y53.SR       net (fanout=2)        0.656   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X6Y53.CLK      Trck                  0.215   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (0.935ns logic, 1.598ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X6Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.522ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.978ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X7Y57.A5       net (fanout=1199)     5.546   startup_reset
    SLICE_X7Y57.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X6Y53.CLK      net (fanout=2)        0.711   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      6.978ns (0.721ns logic, 6.257ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.073ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.BMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y57.A3       net (fanout=2)        0.942   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y57.AMUX     Tilo                  0.313   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X6Y53.CLK      net (fanout=2)        0.711   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.774ns logic, 1.653ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel2SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X6Y53.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y57.A3       net (fanout=2)        0.547   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y57.A        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X6Y53.SR       net (fanout=2)        0.344   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X6Y53.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (0.485ns logic, 0.891ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.364ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X7Y57.A5       net (fanout=1199)     3.579   startup_reset
    SLICE_X7Y57.A        Tilo                  0.156   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X6Y53.SR       net (fanout=2)        0.344   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X6Y53.CLK      Tremck      (-Th)    -0.085   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.364ns (0.441ns logic, 3.923ns route)
                                                       (10.1% logic, 89.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X6Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.410ns (data path)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.410ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.BMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X7Y57.A3       net (fanout=2)        0.547   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X7Y57.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X6Y53.CLK      net (fanout=2)        0.416   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.410ns (0.447ns logic, 0.963ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X6Y53.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.398ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      4.398ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X7Y57.A5       net (fanout=1199)     3.579   startup_reset
    SLICE_X7Y57.AMUX     Tilo                  0.203   SRIPartition_1/G1.Channel[2].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X6Y53.CLK      net (fanout=2)        0.416   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (0.403ns logic, 3.995ns route)
                                                       (9.2% logic, 90.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.253ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X23Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X19Y43.A5      net (fanout=1199)     3.603   startup_reset
    SLICE_X19Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X23Y42.SR      net (fanout=2)        0.703   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X23Y42.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (0.947ns logic, 4.306ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X19Y43.A1      net (fanout=2)        0.945   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X19Y43.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X23Y42.SR      net (fanout=2)        0.703   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X23Y42.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.578ns (0.930ns logic, 1.648ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X23Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.639ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.861ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X19Y43.A5      net (fanout=1199)     3.603   startup_reset
    SLICE_X19Y43.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X23Y42.CLK     net (fanout=2)        0.537   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      4.861ns (0.721ns logic, 4.140ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.314ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.186ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.BQ      Tcko                  0.391   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X19Y43.A1      net (fanout=2)        0.945   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X19Y43.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X23Y42.CLK     net (fanout=2)        0.537   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.186ns (0.704ns logic, 1.482ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X23Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.496ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.496ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X19Y43.A1      net (fanout=2)        0.584   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X19Y43.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X23Y42.SR      net (fanout=2)        0.403   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X23Y42.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.496ns (0.509ns logic, 0.987ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X19Y43.A5      net (fanout=1199)     2.303   startup_reset
    SLICE_X19Y43.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X23Y42.SR      net (fanout=2)        0.403   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X23Y42.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.511ns logic, 2.706ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X23Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.250ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.250ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.BQ      Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X19Y43.A1      net (fanout=2)        0.584   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X19Y43.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X23Y42.CLK     net (fanout=2)        0.265   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.401ns logic, 0.849ns route)
                                                       (32.1% logic, 67.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X23Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.971ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      2.971ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X19Y43.A5      net (fanout=1199)     2.303   startup_reset
    SLICE_X19Y43.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_DIA1<4>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X23Y42.CLK     net (fanout=2)        0.265   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.403ns logic, 2.568ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.314ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    7.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      5.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X21Y41.A4      net (fanout=1199)     3.771   startup_reset
    SLICE_X21Y41.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X20Y42.SR      net (fanout=2)        0.635   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X20Y42.CLK     Trck                  0.241   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.314ns (0.908ns logic, 4.406ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.752ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X21Y41.A3      net (fanout=2)        1.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X21Y41.A       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X20Y42.SR      net (fanout=2)        0.635   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X20Y42.CLK     Trck                  0.241   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.752ns (0.961ns logic, 1.791ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.715ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      4.785ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X21Y41.A4      net (fanout=1199)     3.771   startup_reset
    SLICE_X21Y41.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X20Y42.CLK     net (fanout=2)        0.293   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (0.721ns logic, 4.064ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.277ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.223ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.BMUX    Tshcko                0.461   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X21Y41.A3      net (fanout=2)        1.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X21Y41.AMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X20Y42.CLK     net (fanout=2)        0.293   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.774ns logic, 1.449ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel1SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y42.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X21Y41.A3      net (fanout=2)        0.716   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X21Y41.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X20Y42.SR      net (fanout=2)        0.388   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X20Y42.CLK     Tremck      (-Th)    -0.128   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.528ns logic, 1.104ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.297ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X21Y41.A4      net (fanout=1199)     2.425   startup_reset
    SLICE_X21Y41.A       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X20Y42.SR      net (fanout=2)        0.388   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X20Y42.CLK     Tremck      (-Th)    -0.128   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (0.484ns logic, 2.813ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.286ns (data path)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.286ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y44.BMUX    Tshcko                0.244   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X21Y41.A3      net (fanout=2)        0.716   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X21Y41.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X20Y42.CLK     net (fanout=2)        0.123   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.286ns (0.447ns logic, 0.839ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X20Y42.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.951ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      2.951ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X21Y41.A4      net (fanout=1199)     2.425   startup_reset
    SLICE_X21Y41.AMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X20Y42.CLK     net (fanout=2)        0.123   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.951ns (0.403ns logic, 2.548ns route)
                                                       (13.7% logic, 86.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.332ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X19Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    5.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X17Y27.B3      net (fanout=1199)     5.711   startup_reset
    SLICE_X17Y27.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X19Y27.SR      net (fanout=2)        0.674   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X19Y27.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.332ns (0.947ns logic, 6.385ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.863ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X17Y27.B5      net (fanout=2)        1.033   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X17Y27.B       Tilo                  0.259   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X19Y27.SR      net (fanout=2)        0.674   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X19Y27.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.637ns (0.930ns logic, 1.707ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X19Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  5.221ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      7.279ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X17Y27.B3      net (fanout=1199)     5.711   startup_reset
    SLICE_X17Y27.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X19Y27.CLK     net (fanout=2)        0.847   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (0.721ns logic, 6.558ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.916ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.584ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.391   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X17Y27.B5      net (fanout=2)        1.033   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X17Y27.BMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X19Y27.CLK     net (fanout=2)        0.847   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      2.584ns (0.704ns logic, 1.880ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_0_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X19Y27.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.520ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X17Y27.B5      net (fanout=2)        0.567   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X17Y27.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X19Y27.SR      net (fanout=2)        0.444   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X19Y27.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.509ns logic, 1.011ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      4.716ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      4.716ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X17Y27.B3      net (fanout=1199)     3.761   startup_reset
    SLICE_X17Y27.B       Tilo                  0.156   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o1
    SLICE_X19Y27.SR      net (fanout=2)        0.444   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_707_o
    SLICE_X19Y27.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.716ns (0.511ns logic, 4.205ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X19Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.549ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      1.549ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_0
    SLICE_X17Y27.B5      net (fanout=2)        0.567   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
    SLICE_X17Y27.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X19Y27.CLK     net (fanout=2)        0.581   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      1.549ns (0.401ns logic, 1.148ns route)
                                                       (25.9% logic, 74.1% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (SLICE_X19Y27.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   4.745ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC (LATCH)
  Data Path Delay:      4.745ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X17Y27.B3      net (fanout=1199)     3.761   startup_reset
    SLICE_X17Y27.BMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[1].SRIComPartition_1/m_CopyEndADDR<7>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o1
    SLICE_X19Y27.CLK     net (fanout=2)        0.581   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[0]_AND_706_o
    -------------------------------------------------  ---------------------------
    Total                                      4.745ns (0.403ns logic, 4.342ns route)
                                                       (8.5% logic, 91.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC 
= MAXDELAY TO         TIMEGRP 
"TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz 
DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.226ns.
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y26.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X21Y25.D4      net (fanout=1199)     4.811   startup_reset
    SLICE_X21Y25.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X21Y26.SR      net (fanout=2)        0.468   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X21Y26.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.226ns (0.947ns logic, 5.279ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    9.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.919ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X21Y25.D3      net (fanout=2)        1.451   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X21Y25.D       Tilo                  0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X21Y26.SR      net (fanout=2)        0.468   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X21Y26.CLK     Trck                  0.280   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.919ns (1.000ns logic, 1.919ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  6.445ns (requirement - data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      6.055ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.408   startup_reset
                                                       startup_reset
    SLICE_X21Y25.D4      net (fanout=1199)     4.811   startup_reset
    SLICE_X21Y25.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X21Y26.CLK     net (fanout=2)        0.523   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      6.055ns (0.721ns logic, 5.334ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  9.752ns (requirement - data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          12.500ns
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Maximum Data Path at Slow Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DMUX     Tshcko                0.461   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X21Y25.D3      net (fanout=2)        1.451   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X21Y25.DMUX    Tilo                  0.313   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X21Y26.CLK     net (fanout=2)        0.523   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.774ns logic, 1.974ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC = MAXDELAY TO         TIMEGRP "TO_SRIPartition_1G1Channel0SRIComPartition_1m_WEB1_1_LDC"         TS_CLK_80MHz DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y26.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.711ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.711ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X21Y25.D3      net (fanout=2)        0.897   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X21Y25.D       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X21Y26.SR      net (fanout=2)        0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X21Y26.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.711ns (0.555ns logic, 1.156ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.902ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Destination Clock:    SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X21Y25.D4      net (fanout=1199)     3.132   startup_reset
    SLICE_X21Y25.D       Tilo                  0.156   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o1
    SLICE_X21Y26.SR      net (fanout=2)        0.259   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_705_o
    SLICE_X21Y26.CLK     Tremck      (-Th)    -0.155   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.902ns (0.511ns logic, 3.391ns route)
                                                       (13.1% logic, 86.9% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.606ns (data path)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      1.606ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1 to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y20.DMUX     Tshcko                0.244   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<0>
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE_1
    SLICE_X21Y25.D3      net (fanout=2)        0.897   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/m_BRAM_WE<1>
    SLICE_X21Y25.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X21Y26.CLK     net (fanout=2)        0.262   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.447ns logic, 1.159ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------

Paths for end point SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (SLICE_X21Y26.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.797ns (data path)
  Source:               startup_reset (FF)
  Destination:          SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC (LATCH)
  Data Path Delay:      3.797ns (Levels of Logic = 1)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns

  Minimum Data Path at Fast Process Corner: startup_reset to SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y63.AQ      Tcko                  0.200   startup_reset
                                                       startup_reset
    SLICE_X21Y25.D4      net (fanout=1199)     3.132   startup_reset
    SLICE_X21Y25.DMUX    Tilo                  0.203   SRIPartition_1/G1.Channel[0].SRIComPartition_1/m_WEB1_1_C_1
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o1
    SLICE_X21Y26.CLK     net (fanout=2)        0.262   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Reset_n_WEB1[1]_AND_704_o
    -------------------------------------------------  ---------------------------
    Total                                      3.797ns (0.403ns logic, 3.394ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 33 paths analyzed, 33 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.698ns.
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (SLICE_X32Y45.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.302ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<2> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      10.038ns (Levels of Logic = 3)
  Clock Path Delay:     2.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<2> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B5.I                 Tiopi                 1.310   iMPG_DI<2>
                                                       iMPG_DI<2>
                                                       iMPG_DI_2_IBUF
                                                       ProtoComp507.IMUX.23
    SLICE_X32Y61.A1      net (fanout=1)        6.671   iMPG_DI_2_IBUF
    SLICE_X32Y61.A       Tilo                  0.205   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT217
    SLICE_X32Y45.A5      net (fanout=1)        1.511   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT216
    SLICE_X32Y45.CLK     Tas                   0.341   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT218
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    -------------------------------------------------  ---------------------------
    Total                                     10.038ns (1.856ns logic, 8.182ns route)
                                                       (18.5% logic, 81.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y45.CLK     net (fanout=1002)     0.786   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (1.323ns logic, 1.042ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9 (SLICE_X33Y44.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.542ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<1> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.797ns (Levels of Logic = 3)
  Clock Path Delay:     2.364ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<1> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A5.I                 Tiopi                 1.310   iMPG_DI<1>
                                                       iMPG_DI<1>
                                                       iMPG_DI_1_IBUF
                                                       ProtoComp507.IMUX.22
    SLICE_X32Y61.B4      net (fanout=1)        6.365   iMPG_DI_1_IBUF
    SLICE_X32Y61.B       Tilo                  0.205   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X33Y44.D3      net (fanout=1)        1.595   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1617
    SLICE_X33Y44.CLK     Tas                   0.322   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<9>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT1618
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    -------------------------------------------------  ---------------------------
    Total                                      9.797ns (1.837ns logic, 7.960ns route)
                                                       (18.8% logic, 81.2% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X33Y44.CLK     net (fanout=1002)     0.785   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (1.323ns logic, 1.041ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12 (SLICE_X32Y45.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.549ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               iMPG_DI<4> (PAD)
  Destination:          CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.791ns (Levels of Logic = 3)
  Clock Path Delay:     2.365ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: iMPG_DI<4> to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A6.I                 Tiopi                 1.310   iMPG_DI<4>
                                                       iMPG_DI<4>
                                                       iMPG_DI_4_IBUF
                                                       ProtoComp507.IMUX.25
    SLICE_X29Y61.A5      net (fanout=1)        5.895   iMPG_DI_4_IBUF
    SLICE_X29Y61.A       Tilo                  0.259   SRIPartition_1/G1.Channel[2].SRIComPartition_1/Mmux_m_BRAMBState[3]_m_DIB2[31]_wide_mux_95_OUT_B11
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT417
    SLICE_X32Y45.D5      net (fanout=1)        1.986   CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT416
    SLICE_X32Y45.CLK     Tas                   0.341   CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut<12>
                                                       CNC2_FC_V2/LocalBusBridge_1/Mmux_m_BusDataOut[15]_IBUS_Address[9]_mux_31_OUT418
                                                       CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    -------------------------------------------------  ---------------------------
    Total                                      9.791ns (1.910ns logic, 7.881ns route)
                                                       (19.5% logic, 80.5% route)

  Minimum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/LocalBusBridge_1/m_BusDataOut_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.126   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.256   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.197   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X32Y45.CLK     net (fanout=1002)     0.786   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (1.323ns logic, 1.042ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0 (SLICE_X13Y3.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_alarm<2> (PAD)
  Destination:          CNC2_FC_V2/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.392ns (Levels of Logic = 1)
  Clock Path Delay:     3.366ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_alarm<2> to CNC2_FC_V2/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P4.I                 Tiopi                 1.126   svo_alarm<2>
                                                       svo_alarm<2>
                                                       svo_alarm_2_IBUF
                                                       ProtoComp507.IMUX.7
    SLICE_X13Y3.AX       net (fanout=1)        2.218   svo_alarm_2_IBUF
    SLICE_X13Y3.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack<3>
                                                       CNC2_FC_V2/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.392ns (1.174ns logic, 2.218ns route)
                                                       (34.6% logic, 65.4% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/DDA_Partition_1/G1.Channel[2].SvoAlarmdFilter/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X13Y3.CLK      net (fanout=1002)     1.198   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.519ns logic, 1.847ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (SLICE_X21Y2.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<0> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.416ns (Levels of Logic = 1)
  Clock Path Delay:     3.282ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<0> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N6.I                 Tiopi                 1.126   svo_enc_b<0>
                                                       svo_enc_b<0>
                                                       svo_enc_b_0_IBUF
                                                       ProtoComp507.IMUX.13
    SLICE_X21Y2.AX       net (fanout=1)        2.242   svo_enc_b_0_IBUF
    SLICE_X21Y2.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.416ns (1.174ns logic, 2.242ns route)
                                                       (34.4% logic, 65.6% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[0].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X21Y2.CLK      net (fanout=1002)     1.114   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.282ns (1.519ns logic, 1.763ns route)
                                                       (46.3% logic, 53.7% route)

--------------------------------------------------------------------------------

Paths for end point CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0 (SLICE_X51Y5.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               svo_enc_b<3> (PAD)
  Destination:          CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0 (FF)
  Destination Clock:    BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      3.476ns (Levels of Logic = 1)
  Clock Path Delay:     3.325ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: svo_enc_b<3> to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L10.I                Tiopi                 1.126   svo_enc_b<3>
                                                       svo_enc_b<3>
                                                       svo_enc_b_3_IBUF
                                                       ProtoComp507.IMUX.16
    SLICE_X51Y5.AX       net (fanout=1)        2.302   svo_enc_b_3_IBUF
    SLICE_X51Y5.CLK      Tckdi       (-Th)    -0.048   CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack<3>
                                                       CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0
    -------------------------------------------------  ---------------------------
    Total                                      3.476ns (1.174ns logic, 2.302ns route)
                                                       (33.8% logic, 66.2% route)

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/Encoder_Partition_1/G1.Channel[3].Receiver/FilterQB/m_stack_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X51Y5.CLK      net (fanout=1002)     1.157   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (1.519ns logic, 1.806ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = OUT 25 ns AFTER COMP "g_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 581 paths analyzed, 29 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is  14.973ns.
--------------------------------------------------------------------------------

Paths for end point oLaser1 (K12.PAD), 181 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.027ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.665ns (Levels of Logic = 6)
  Clock Path Delay:     3.283ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y43.CLK     net (fanout=1002)     1.115   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.519ns logic, 1.764ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.AQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X43Y45.C2      net (fanout=2)        0.757   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X43Y45.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y45.A6      net (fanout=1)        0.279   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y45.B5      net (fanout=42)       1.315   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y37.A5      net (fanout=33)       1.124   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y37.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_GND_395_o_mux_33_OUT<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X46Y46.CX      net (fanout=39)       1.768   oLaserOn_OBUF
    SLICE_X46Y46.CMUX    Tcxc                  0.164   oLaser1_OBUF
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.394   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.665ns (4.028ns logic, 7.637ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.138ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.550ns (Levels of Logic = 6)
  Clock Path Delay:     3.287ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1002)     1.119   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.519ns logic, 1.768ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.DQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X43Y45.D1      net (fanout=2)        0.630   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X43Y45.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X43Y45.A3      net (fanout=1)        0.291   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y45.B5      net (fanout=42)       1.315   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y37.A5      net (fanout=33)       1.124   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y37.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_GND_395_o_mux_33_OUT<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X46Y46.CX      net (fanout=39)       1.768   oLaserOn_OBUF
    SLICE_X46Y46.CMUX    Tcxc                  0.164   oLaser1_OBUF
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.394   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.550ns (4.028ns logic, 7.522ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.166ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          oLaser1 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.523ns (Levels of Logic = 6)
  Clock Path Delay:     3.286ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y44.CLK     net (fanout=1002)     1.118   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.519ns logic, 1.767ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to oLaser1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.AQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X43Y45.C1      net (fanout=2)        0.615   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X43Y45.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y45.A6      net (fanout=1)        0.279   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y45.B5      net (fanout=42)       1.315   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y37.A5      net (fanout=33)       1.124   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y37.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_GND_395_o_mux_33_OUT<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X46Y46.CX      net (fanout=39)       1.768   oLaserOn_OBUF
    SLICE_X46Y46.CMUX    Tcxc                  0.164   oLaser1_OBUF
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser111
    K12.O                net (fanout=1)        2.394   oLaser1_OBUF
    K12.PAD              Tioop                 2.381   oLaser1
                                                       oLaser1_OBUF
                                                       oLaser1
    -------------------------------------------------  ---------------------------
    Total                                     11.523ns (4.028ns logic, 7.495ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point oLaser2 (L13.PAD), 258 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.046ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.646ns (Levels of Logic = 7)
  Clock Path Delay:     3.283ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y43.CLK     net (fanout=1002)     1.115   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.519ns logic, 1.764ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.AQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X43Y45.C2      net (fanout=2)        0.757   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X43Y45.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y45.A6      net (fanout=1)        0.279   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y45.B5      net (fanout=42)       1.315   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y37.A5      net (fanout=33)       1.124   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y37.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_GND_395_o_mux_33_OUT<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y36.B5      net (fanout=39)       0.394   oLaserOn_OBUF
    SLICE_X49Y36.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_11
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y36.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y36.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_11
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.208   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.646ns (4.382ns logic, 7.264ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.157ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.531ns (Levels of Logic = 7)
  Clock Path Delay:     3.287ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1002)     1.119   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.519ns logic, 1.768ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.DQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X43Y45.D1      net (fanout=2)        0.630   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X43Y45.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X43Y45.A3      net (fanout=1)        0.291   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y45.B5      net (fanout=42)       1.315   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y37.A5      net (fanout=33)       1.124   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y37.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_GND_395_o_mux_33_OUT<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y36.B5      net (fanout=39)       0.394   oLaserOn_OBUF
    SLICE_X49Y36.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_11
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y36.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y36.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_11
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.208   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.531ns (4.382ns logic, 7.149ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  10.185ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          oLaser2 (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      11.504ns (Levels of Logic = 7)
  Clock Path Delay:     3.286ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y44.CLK     net (fanout=1002)     1.118   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.519ns logic, 1.767ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to oLaser2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.AQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X43Y45.C1      net (fanout=2)        0.615   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X43Y45.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y45.A6      net (fanout=1)        0.279   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y45.B5      net (fanout=42)       1.315   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y37.A5      net (fanout=33)       1.124   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y37.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_GND_395_o_mux_33_OUT<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    SLICE_X49Y36.B5      net (fanout=39)       0.394   oLaserOn_OBUF
    SLICE_X49Y36.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_11
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser212
    SLICE_X49Y36.A5      net (fanout=1)        0.187   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser211
    SLICE_X49Y36.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/m_LatchPulsePeriod_11
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_Laser213
    L13.O                net (fanout=1)        3.208   oLaser2_OBUF
    L13.PAD              Tioop                 2.381   oLaser2
                                                       oLaser2_OBUF
                                                       oLaser2
    -------------------------------------------------  ---------------------------
    Total                                     11.504ns (4.382ns logic, 7.122ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point oLaserOn (K14.PAD), 66 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.154ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.538ns (Levels of Logic = 5)
  Clock Path Delay:     3.283ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y43.CLK     net (fanout=1002)     1.115   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.519ns logic, 1.764ns route)
                                                       (46.3% logic, 53.7% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.AQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<3>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_0
    SLICE_X43Y45.C2      net (fanout=2)        0.757   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<0>
    SLICE_X43Y45.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y45.A6      net (fanout=1)        0.279   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y45.B5      net (fanout=42)       1.315   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y37.A5      net (fanout=33)       1.124   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y37.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_GND_395_o_mux_33_OUT<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.199   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.538ns (3.864ns logic, 5.674ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.265ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.423ns (Levels of Logic = 5)
  Clock Path Delay:     3.287ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y45.CLK     net (fanout=1002)     1.119   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.287ns (1.519ns logic, 1.768ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y45.DQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_11
    SLICE_X43Y45.D1      net (fanout=2)        0.630   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<11>
    SLICE_X43Y45.D       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>2
    SLICE_X43Y45.A3      net (fanout=1)        0.291   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y45.B5      net (fanout=42)       1.315   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y37.A5      net (fanout=33)       1.124   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y37.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_GND_395_o_mux_33_OUT<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.199   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.423ns (3.864ns logic, 5.559ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.293ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 (FF)
  Destination:          oLaserOn (PAD)
  Source Clock:         BUFG_CLK_40MHz rising at 0.000ns
  Requirement:          25.000ns
  Data Path Delay:      9.396ns (Levels of Logic = 5)
  Clock Path Delay:     3.286ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: g_clk to CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 1.310   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFGMUX_X3Y5.I0      net (fanout=2)        0.649   IBUFG_CLK_40MHz
    BUFGMUX_X3Y5.O       Tgi0o                 0.209   BUFG_inst_40MHz
                                                       BUFG_inst_40MHz
    SLICE_X42Y44.CLK     net (fanout=1002)     1.118   BUFG_CLK_40MHz
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.519ns logic, 1.767ns route)
                                                       (46.2% logic, 53.8% route)

  Maximum Data Path at Slow Process Corner: CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4 to oLaserOn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.AQ      Tcko                  0.447   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<7>
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q_4
    SLICE_X43Y45.C1      net (fanout=2)        0.615   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_Q<4>
    SLICE_X43Y45.C       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>1
    SLICE_X43Y45.A6      net (fanout=1)        0.279   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>
    SLICE_X43Y45.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007<15>3
    SLICE_X43Y45.B5      net (fanout=42)       1.315   CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/n0007
    SLICE_X43Y45.B       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/XY2_Partition_1/G1.Channel[2].XY2_Shift1/m_PosFbk_3
                                                       CNC2_FC_V2/WatchDog_Partition_1/WatchDogTimer_1/m_WD_TimeOut1
    SLICE_X49Y37.A5      net (fanout=33)       1.124   CNC2_FC_V2/WD_TimeOut
    SLICE_X49Y37.A       Tilo                  0.259   CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/GND_395_o_GND_395_o_mux_33_OUT<3>
                                                       CNC2_FC_V2/SCANHEAD_Partition_1/Laser_Partition_1/LaserControl_1/Mmux_m_LaserOn14
    K14.O                net (fanout=39)       2.199   oLaserOn_OBUF
    K14.PAD              Tioop                 2.381   oLaserOn
                                                       oLaserOn_OBUF
                                                       oLaserOn
    -------------------------------------------------  ---------------------------
    Total                                      9.396ns (3.864ns logic, 5.532ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Fastest Paths: OFFSET = OUT 25 ns AFTER COMP "g_clk";
--------------------------------------------------------------------------------

Paths for end point SRI_TX<1> (B1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.160ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<1> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      2.982ns (Levels of Logic = 1)
  Clock Path Delay:     0.578ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X7Y48.CLK      net (fanout=1175)     0.659   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (-1.839ns logic, 2.417ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y48.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.O                 net (fanout=1)        1.388   SRIPartition_1/G1.Channel[1].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    B1.PAD               Tioop                 1.396   SRI_TX<1>
                                                       SRI_TX_1_OBUF
                                                       SRI_TX<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.982ns (1.594ns logic, 1.388ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<0> (E1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.467ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<0> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.268ns (Levels of Logic = 1)
  Clock Path Delay:     0.599ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X5Y31.CLK      net (fanout=1175)     0.680   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.599ns (-1.839ns logic, 2.438ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y31.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.O                 net (fanout=1)        1.674   SRIPartition_1/G1.Channel[0].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    E1.PAD               Tioop                 1.396   SRI_TX<0>
                                                       SRI_TX_0_OBUF
                                                       SRI_TX<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.268ns (1.594ns logic, 1.674ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point SRI_TX<2> (K1.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.503ns (clock arrival + clock path + data path - uncertainty)
  Source:               SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData (FF)
  Destination:          SRI_TX<2> (PAD)
  Source Clock:         BUFG_CLK_80MHz rising at 0.000ns
  Data Path Delay:      3.298ns (Levels of Logic = 1)
  Clock Path Delay:     0.605ns (Levels of Logic = 4)
  Clock Uncertainty:    0.400ns

  Clock Uncertainty:          0.400ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.450ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: g_clk to SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    A10.I                Tiopi                 0.763   g_clk
                                                       g_clk
                                                       IBUFG_inst_40MHz
                                                       ProtoComp507.IMUX.18
    BUFIO2_X2Y27.I       net (fanout=2)        1.151   IBUFG_CLK_40MHz
    BUFIO2_X2Y27.DIVCLK  Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y2.CLKIN       net (fanout=1)        0.342   DCM_SP_inst_40MHz_ML_NEW_DIVCLK
    DCM_X0Y2.CLK2X       Tdmcko_CLK2X         -2.783   DCM_SP_inst_40MHz
                                                       DCM_SP_inst_40MHz
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.265   CLK_80MHz
    BUFGMUX_X2Y10.O      Tgi0o                 0.059   BUFG_inst_80MHz
                                                       BUFG_inst_80MHz
    SLICE_X1Y49.CLK      net (fanout=1175)     0.686   BUFG_CLK_80MHz
    -------------------------------------------------  ---------------------------
    Total                                      0.605ns (-1.839ns logic, 2.444ns route)

  Minimum Data Path at Fast Process Corner: SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData to SRI_TX<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y49.AQ       Tcko                  0.198   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
                                                       SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.O                 net (fanout=1)        1.704   SRIPartition_1/G1.Channel[2].SRIComPartition_1/SRI_Protocol_Modbus_1/UART_TX/m_BitData
    K1.PAD               Tioop                 1.396   SRI_TX<2>
                                                       SRI_TX_2_OBUF
                                                       SRI_TX<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.298ns (1.594ns logic, 1.704ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_g_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_g_clk                       |     25.000ns|     23.550ns|     24.974ns|            0|            0|    321133318|       874343|
| TS_CLK_80MHz                  |     12.500ns|     12.487ns|      7.345ns|            0|            0|       874319|           24|
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.345ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.084ns|          N/A|            0|            0|            4|            0|
|  2SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.253ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      5.314ns|          N/A|            0|            0|            4|            0|
|  1SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      7.332ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_0_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
|  TS_TO_SRIPartition_1G1Channel|     12.500ns|      6.226ns|          N/A|            0|            0|            4|            0|
|  0SRIComPartition_1m_WEB1_1_LD|             |             |             |             |             |             |             |
|  C                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock g_clk
----------------+------------+------------+------------+------------+------------------+--------+
                |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source          | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
----------------+------------+------------+------------+------------+------------------+--------+
SRI_RX<0>       |    3.381(R)|      SLOW  |   -0.856(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<1>       |    2.719(R)|      SLOW  |   -0.449(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RX<2>       |    3.808(R)|      SLOW  |   -1.212(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
iLIO_DI         |    2.813(R)|      SLOW  |   -1.095(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_A          |    1.577(R)|      SLOW  |   -0.315(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
iMPG_B          |    2.050(R)|      SLOW  |   -0.615(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<0>      |    5.810(R)|      SLOW  |   -3.004(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<1>      |    7.458(R)|      SLOW  |   -4.049(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<2>      |    7.698(R)|      SLOW  |   -4.160(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<3>      |    6.150(R)|      SLOW  |   -3.212(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<4>      |    7.451(R)|      SLOW  |   -4.136(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<5>      |    3.896(R)|      SLOW  |   -1.797(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iMPG_DI<6>      |    4.567(R)|      SLOW  |   -2.243(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
iXY2_STS        |    1.720(R)|      SLOW  |   -0.460(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
lb_cs_n         |    2.664(R)|      SLOW  |   -0.391(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_rd_n         |    4.616(R)|      SLOW  |   -1.601(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_wr_n         |    3.936(R)|      SLOW  |   -1.169(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
svo_alarm<0>    |    1.460(R)|      SLOW  |   -0.207(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<1>    |    2.348(R)|      SLOW  |   -0.983(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<2>    |    1.244(R)|      SLOW  |   -0.001(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_alarm<3>    |    1.690(R)|      SLOW  |   -0.421(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<0>    |    1.773(R)|      SLOW  |   -0.508(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<1>    |    1.623(R)|      SLOW  |   -0.346(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<2>    |    2.670(R)|      SLOW  |   -1.159(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_a<3>    |    1.799(R)|      SLOW  |   -0.509(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<0>    |    1.353(R)|      SLOW  |   -0.109(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<1>    |    2.093(R)|      SLOW  |   -0.721(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<2>    |    1.402(R)|      SLOW  |   -0.138(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_b<3>    |    1.369(R)|      SLOW  |   -0.126(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<0>|    1.679(R)|      SLOW  |   -0.420(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<1>|    1.621(R)|      SLOW  |   -0.349(R)|      SLOW  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<2>|    2.624(R)|      SLOW  |   -0.953(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_enc_index<3>|    2.772(R)|      SLOW  |   -1.093(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
----------------+------------+------------+------------+------------+------------------+--------+

Clock g_clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SRI_RTS<0>  |         9.898(R)|      SLOW  |         4.726(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<1>  |         8.440(R)|      SLOW  |         3.657(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_RTS<2>  |        10.023(R)|      SLOW  |         4.459(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<0>   |         6.733(R)|      SLOW  |         3.467(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<1>   |         6.222(R)|      SLOW  |         3.160(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
SRI_TX<2>   |         6.827(R)|      SLOW  |         3.503(R)|      FAST  |BUFG_CLK_80MHz    |   0.000|
lb_int      |        11.948(R)|      SLOW  |         6.889(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
led_1       |        11.617(R)|      SLOW  |         5.696(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLIO_DO     |         9.152(R)|      SLOW  |         4.557(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser1     |        14.973(R)|      SLOW  |         5.038(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaser2     |        14.954(R)|      SLOW  |         5.436(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oLaserOn    |        12.846(R)|      SLOW  |         5.328(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CLK |         9.572(R)|      SLOW  |         5.322(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_CSn |        10.221(R)|      SLOW  |         5.847(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oSPIDAC_DO  |         9.739(R)|      SLOW  |         5.399(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_CLK    |         7.796(R)|      SLOW  |         4.200(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<0> |         9.629(R)|      SLOW  |         5.333(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<1> |         8.772(R)|      SLOW  |         4.814(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_DAT<2> |         8.504(R)|      SLOW  |         4.653(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
oXY2_FS     |         9.043(R)|      SLOW  |         4.993(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<0>  |         8.275(R)|      SLOW  |         4.556(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<1>  |         7.879(R)|      SLOW  |         4.236(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<2>  |         8.660(R)|      SLOW  |         4.734(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_ccw<3>  |         8.800(R)|      SLOW  |         4.906(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<0>   |         8.310(R)|      SLOW  |         4.594(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<1>   |         7.936(R)|      SLOW  |         4.319(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<2>   |         9.467(R)|      SLOW  |         5.343(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_cw<3>   |         8.478(R)|      SLOW  |         4.622(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
svo_on      |        12.746(R)|      SLOW  |         6.489(R)|      FAST  |BUFG_CLK_40MHz    |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   18.231|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 25 ns VALID 25 ns BEFORE COMP "g_clk" "RISING";
Worst Case Data Window 7.697; Ideal Clock Offset To Actual Clock -8.650; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
SRI_RX<0>         |    3.381(R)|      SLOW  |   -0.856(R)|      FAST  |   21.619|    0.856|       10.381|
SRI_RX<1>         |    2.719(R)|      SLOW  |   -0.449(R)|      FAST  |   22.281|    0.449|       10.916|
SRI_RX<2>         |    3.808(R)|      SLOW  |   -1.212(R)|      FAST  |   21.192|    1.212|        9.990|
iLIO_DI           |    2.813(R)|      SLOW  |   -1.095(R)|      FAST  |   22.187|    1.095|       10.546|
iMPG_A            |    1.577(R)|      SLOW  |   -0.315(R)|      SLOW  |   23.423|    0.315|       11.554|
iMPG_B            |    2.050(R)|      SLOW  |   -0.615(R)|      FAST  |   22.950|    0.615|       11.168|
iMPG_DI<0>        |    5.810(R)|      SLOW  |   -3.004(R)|      FAST  |   19.190|    3.004|        8.093|
iMPG_DI<1>        |    7.458(R)|      SLOW  |   -4.049(R)|      FAST  |   17.542|    4.049|        6.747|
iMPG_DI<2>        |    7.698(R)|      SLOW  |   -4.160(R)|      FAST  |   17.302|    4.160|        6.571|
iMPG_DI<3>        |    6.150(R)|      SLOW  |   -3.212(R)|      FAST  |   18.850|    3.212|        7.819|
iMPG_DI<4>        |    7.451(R)|      SLOW  |   -4.136(R)|      FAST  |   17.549|    4.136|        6.707|
iMPG_DI<5>        |    3.896(R)|      SLOW  |   -1.797(R)|      FAST  |   21.104|    1.797|        9.654|
iMPG_DI<6>        |    4.567(R)|      SLOW  |   -2.243(R)|      FAST  |   20.433|    2.243|        9.095|
iXY2_STS          |    1.720(R)|      SLOW  |   -0.460(R)|      SLOW  |   23.280|    0.460|       11.410|
lb_cs_n           |    2.664(R)|      SLOW  |   -0.391(R)|      FAST  |   22.336|    0.391|       10.973|
lb_rd_n           |    4.616(R)|      SLOW  |   -1.601(R)|      FAST  |   20.384|    1.601|        9.392|
lb_wr_n           |    3.936(R)|      SLOW  |   -1.169(R)|      FAST  |   21.064|    1.169|        9.948|
svo_alarm<0>      |    1.460(R)|      SLOW  |   -0.207(R)|      SLOW  |   23.540|    0.207|       11.666|
svo_alarm<1>      |    2.348(R)|      SLOW  |   -0.983(R)|      FAST  |   22.652|    0.983|       10.835|
svo_alarm<2>      |    1.244(R)|      SLOW  |   -0.001(R)|      SLOW  |   23.756|    0.001|       11.878|
svo_alarm<3>      |    1.690(R)|      SLOW  |   -0.421(R)|      SLOW  |   23.310|    0.421|       11.445|
svo_enc_a<0>      |    1.773(R)|      SLOW  |   -0.508(R)|      SLOW  |   23.227|    0.508|       11.360|
svo_enc_a<1>      |    1.623(R)|      SLOW  |   -0.346(R)|      SLOW  |   23.377|    0.346|       11.516|
svo_enc_a<2>      |    2.670(R)|      SLOW  |   -1.159(R)|      FAST  |   22.330|    1.159|       10.586|
svo_enc_a<3>      |    1.799(R)|      SLOW  |   -0.509(R)|      SLOW  |   23.201|    0.509|       11.346|
svo_enc_b<0>      |    1.353(R)|      SLOW  |   -0.109(R)|      SLOW  |   23.647|    0.109|       11.769|
svo_enc_b<1>      |    2.093(R)|      SLOW  |   -0.721(R)|      FAST  |   22.907|    0.721|       11.093|
svo_enc_b<2>      |    1.402(R)|      SLOW  |   -0.138(R)|      SLOW  |   23.598|    0.138|       11.730|
svo_enc_b<3>      |    1.369(R)|      SLOW  |   -0.126(R)|      SLOW  |   23.631|    0.126|       11.753|
svo_enc_index<0>  |    1.679(R)|      SLOW  |   -0.420(R)|      SLOW  |   23.321|    0.420|       11.451|
svo_enc_index<1>  |    1.621(R)|      SLOW  |   -0.349(R)|      SLOW  |   23.379|    0.349|       11.515|
svo_enc_index<2>  |    2.624(R)|      SLOW  |   -0.953(R)|      FAST  |   22.376|    0.953|       10.712|
svo_enc_index<3>  |    2.772(R)|      SLOW  |   -1.093(R)|      FAST  |   22.228|    1.093|       10.568|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.698|         -  |      -0.001|         -  |   17.302|    0.001|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = OUT 25 ns AFTER COMP "g_clk";
Bus Skew: 8.751 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
SRI_RTS<0>                                     |        9.898|      SLOW  |        4.726|      FAST  |         3.676|
SRI_RTS<1>                                     |        8.440|      SLOW  |        3.657|      FAST  |         2.218|
SRI_RTS<2>                                     |       10.023|      SLOW  |        4.459|      FAST  |         3.801|
SRI_TX<0>                                      |        6.733|      SLOW  |        3.467|      FAST  |         0.511|
SRI_TX<1>                                      |        6.222|      SLOW  |        3.160|      FAST  |         0.000|
SRI_TX<2>                                      |        6.827|      SLOW  |        3.503|      FAST  |         0.605|
lb_int                                         |       11.948|      SLOW  |        6.889|      FAST  |         5.726|
led_1                                          |       11.617|      SLOW  |        5.696|      FAST  |         5.395|
oLIO_DO                                        |        9.152|      SLOW  |        4.557|      FAST  |         2.930|
oLaser1                                        |       14.973|      SLOW  |        5.038|      FAST  |         8.751|
oLaser2                                        |       14.954|      SLOW  |        5.436|      FAST  |         8.732|
oLaserOn                                       |       12.846|      SLOW  |        5.328|      FAST  |         6.624|
oSPIDAC_CLK                                    |        9.572|      SLOW  |        5.322|      FAST  |         3.350|
oSPIDAC_CSn                                    |       10.221|      SLOW  |        5.847|      FAST  |         3.999|
oSPIDAC_DO                                     |        9.739|      SLOW  |        5.399|      FAST  |         3.517|
oXY2_CLK                                       |        7.796|      SLOW  |        4.200|      FAST  |         1.574|
oXY2_DAT<0>                                    |        9.629|      SLOW  |        5.333|      FAST  |         3.407|
oXY2_DAT<1>                                    |        8.772|      SLOW  |        4.814|      FAST  |         2.550|
oXY2_DAT<2>                                    |        8.504|      SLOW  |        4.653|      FAST  |         2.282|
oXY2_FS                                        |        9.043|      SLOW  |        4.993|      FAST  |         2.821|
svo_ccw<0>                                     |        8.275|      SLOW  |        4.556|      FAST  |         2.053|
svo_ccw<1>                                     |        7.879|      SLOW  |        4.236|      FAST  |         1.657|
svo_ccw<2>                                     |        8.660|      SLOW  |        4.734|      FAST  |         2.438|
svo_ccw<3>                                     |        8.800|      SLOW  |        4.906|      FAST  |         2.578|
svo_cw<0>                                      |        8.310|      SLOW  |        4.594|      FAST  |         2.088|
svo_cw<1>                                      |        7.936|      SLOW  |        4.319|      FAST  |         1.714|
svo_cw<2>                                      |        9.467|      SLOW  |        5.343|      FAST  |         3.245|
svo_cw<3>                                      |        8.478|      SLOW  |        4.622|      FAST  |         2.256|
svo_on                                         |       12.746|      SLOW  |        6.489|      FAST  |         6.524|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 322008275 paths, 0 nets, and 57574 connections

Design statistics:
   Minimum period:  23.550ns{1}   (Maximum frequency:  42.463MHz)
   Maximum path delay from/to any node:   7.345ns
   Minimum input required time before clock:   7.698ns
   Minimum output required time after clock:  14.973ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 24 14:05:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 317 MB



