QuestaSim qrun 2023.4 Utility 2023.10 Oct  9 2023
Start time: 21:59:51 on Apr 01,2024
qrun -64 -gui -visualizer -onfinish stop -classdebug -uvmcontrol=all -msgmode both -permit_unmatched_virtual_intf -l run.log -f lab1_filelist.f -sv_seed 123456 -msglimit error -msglimitcount 20 -do "set IterationLimit 140000; set NoQuitOnFinish 1; coverage attribute -name TESTNAME -value test_top; coverage save -onexit test_top.ucdb; do wave.do" -debug,livesim -qwavedb=+signal+memory=1024+report+parameter+class+assertion+uvm_schematic+msg+classmemory=1024+statictaskfunc -top top -covermultiuserenv -designfile design.bi 
Creating library 'qrun.out/work'.
QuestaSim-64 vlog 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 21:59:51 on Apr 01,2024
vlog -msglimit error -msglimitcount 20 -covermultiuserenv ../../../verification_ip/ncsu_pkg/ncsu_pkg.sv ../../../verification_ip/interface_packages/wb_pkg/wb_pkg.sv ../../../verification_ip/interface_packages/wb_pkg/src/wb_if.sv ../../../verification_ip/interface_packages/i2c_pkg/i2c_pkg.sv ../../../verification_ip/interface_packages/i2c_pkg/src/i2c_if.sv ../../../verification_ip/environment_packages/i2cmb_env_pkg/i2cmb_env_pkg.sv ../testbench/top.sv -work qrun.out/work -statslog qrun.out/stats_log -writesessionid "+qrun.out/top_dus" -csession=incr -csessionid=0 
-- Compiling package ncsu_pkg
-- Compiling package wb_pkg
-- Importing package ncsu_pkg
-- Compiling interface wb_if
-- Compiling package i2c_pkg
-- Compiling interface i2c_if
-- Importing package i2c_pkg
-- Compiling package i2cmb_env_pkg
-- Importing package wb_pkg
** Warning: ../../../verification_ip/environment_packages/i2cmb_env_pkg/src/i2cmb_coverage.svh(11): (vlog-2727) One of implicit coverpoints at line '11' is a duplicate of the explicitly declared coverpoint 'wb_op' at line '9'. The coverage score may be skewed as a result.
** Warning: ../../../verification_ip/environment_packages/i2cmb_env_pkg/src/i2cmb_coverage.svh(11): (vlog-2727) One of implicit coverpoints at line '11' is a duplicate of the explicitly declared coverpoint 'wb_addr' at line '10'. The coverage score may be skewed as a result.
-- Compiling module top
-- Importing package i2cmb_env_pkg

Top level modules:
	top
End time: 21:59:52 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 2
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 21:59:52 on Apr 01,2024
vcom -msglimit error -msglimitcount 20 -covermultiuserenv ../rtl/iicmb_int_pkg.vhd ../rtl/iicmb_pkg.vhd ../rtl/mbyte.vhd ../rtl/mbit.vhd ../rtl/bus_state.vhd ../rtl/filter.vhd ../rtl/conditioner.vhd ../rtl/conditioner_mux.vhd ../rtl/iicmb_m.vhd ../rtl/regblock.vhd ../rtl/wishbone.vhd ../rtl/iicmb_m_wb.vhd -work qrun.out/work -autoorder -statslog qrun.out/stats_log -writesessionid "+qrun.out/top_dus" -csession=incr -csessionid=1 
-- Loading package STANDARD
-- Scanning package iicmb_int_pkg
-- Scanning package body iicmb_int_pkg
-- Loading package iicmb_int_pkg
-- Scanning package iicmb_pkg
-- Scanning package body iicmb_pkg
-- Loading package iicmb_pkg
-- Scanning entity mbyte
-- Scanning architecture rtl of mbyte
-- Scanning entity mbit
-- Scanning architecture rtl of mbit
-- Scanning entity bus_state
-- Scanning architecture rtl of bus_state
-- Scanning entity filter
-- Scanning architecture rtl of filter
-- Scanning entity conditioner
-- Scanning architecture str of conditioner
-- Scanning entity conditioner_mux
-- Scanning architecture str of conditioner_mux
-- Scanning entity iicmb_m
-- Scanning architecture str of iicmb_m
-- Scanning entity regblock
-- Scanning architecture rtl of regblock
-- Scanning entity wishbone
-- Scanning architecture rtl of wishbone
-- Scanning entity iicmb_m_wb
-- Scanning architecture str of iicmb_m_wb
End time: 21:59:53 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
QuestaSim-64 vcom 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 21:59:53 on Apr 01,2024
vcom -refresh_marked -work qrun.out/work -csession=incr -statslog qrun.out/stats_log 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity bus_state
-- Compiling architecture rtl of bus_state
-- Compiling entity conditioner
-- Compiling architecture str of conditioner
-- Compiling entity conditioner_mux
-- Compiling architecture str of conditioner_mux
-- Compiling entity filter
-- Compiling architecture rtl of filter
-- Compiling package iicmb_int_pkg
-- Compiling package body iicmb_int_pkg
-- Loading package iicmb_int_pkg
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading package iicmb_int_pkg
-- Compiling entity iicmb_m
-- Compiling architecture str of iicmb_m
-- Compiling entity iicmb_m_wb
-- Compiling architecture str of iicmb_m_wb
-- Compiling package iicmb_pkg
-- Compiling package body iicmb_pkg
-- Loading package iicmb_pkg
-- Compiling entity mbit
-- Compiling architecture rtl of mbit
-- Loading package iicmb_pkg
-- Compiling entity mbyte
-- Compiling architecture rtl of mbyte
-- Compiling entity regblock
-- Compiling architecture rtl of regblock
-- Compiling entity wishbone
-- Compiling architecture rtl of wishbone
End time: 21:59:53 on Apr 01,2024, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vopt 2023.4 Compiler 2023.10 Oct  9 2023
Start time: 21:59:54 on Apr 01,2024
vopt -msglimit error -msglimitcount 20 -debug,livesim -designfile design.bi top -work qrun.out/work -statslog qrun.out/stats_log -o qrun_opt -csession=incr -csessionid=2 

Top level modules:
	top

Analyzing design...
-- Loading module top
-- Importing package ncsu_pkg
-- Importing package wb_pkg
-- Importing package i2c_pkg
-- Importing package i2cmb_env_pkg
-- Loading interface wb_if
-- Loading interface i2c_if
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading entity iicmb_m_wb
-- Loading architecture str of iicmb_m_wb
-- Loading entity wishbone
-- Loading package NUMERIC_STD
-- Loading package iicmb_pkg
-- Loading entity regblock
-- Loading package iicmb_int_pkg
-- Loading entity iicmb_m
-- Loading architecture rtl of wishbone
-- Loading architecture rtl of regblock
-- Loading package body iicmb_pkg
-- Loading architecture str of iicmb_m
-- Loading entity mbyte
-- Loading entity mbit
-- Loading entity conditioner_mux
-- Loading package body iicmb_int_pkg
-- Loading architecture rtl of mbyte
-- Loading architecture rtl of mbit
-- Loading architecture str of conditioner_mux
-- Loading entity conditioner
-- Loading architecture str of conditioner
-- Loading entity filter
-- Loading entity bus_state
-- Loading architecture rtl of filter
-- Loading architecture rtl of bus_state
Optimizing 23 design-units (inlining 2/3 module instances, 9/11 architecture instances):
-- Optimizing package ncsu_pkg(fast)
-- Optimizing package wb_pkg(fast)
-- Optimizing package i2c_pkg(fast)
-- Optimizing package i2cmb_env_pkg(fast)
** Warning: ../../../verification_ip/environment_packages/i2cmb_env_pkg/src/i2cmb_coverage.svh(11): (vopt-2727) One of implicit coverpoints at line '11' is a duplicate of the explicitly declared coverpoint 'wb_op' at line '9'. The coverage score may be skewed as a result.
** Warning: ../../../verification_ip/environment_packages/i2cmb_env_pkg/src/i2cmb_coverage.svh(11): (vopt-2727) One of implicit coverpoints at line '11' is a duplicate of the explicitly declared coverpoint 'wb_addr' at line '10'. The coverage score may be skewed as a result.
-- Inlining interface wb_if(fast__2)
-- Inlining interface i2c_if(fast__2)
-- Optimizing module top(fast)
-- Optimizing interface i2c_if(fast)
-- Optimizing interface wb_if(fast)
-- Inlining architecture rtl of mbyte
-- Inlining architecture rtl of mbit
-- Inlining architecture rtl of filter
-- Inlining architecture rtl of bus_state
-- Inlining architecture str of conditioner
-- Inlining architecture str of conditioner_mux
-- Optimizing architecture str of iicmb_m
-- Inlining architecture rtl of wishbone
-- Inlining architecture rtl of regblock
-- Optimizing architecture str of iicmb_m_wb
-- Optimizing package iicmb_pkg
-- Optimizing package body iicmb_pkg
-- Optimizing package iicmb_int_pkg
-- Optimizing package body iicmb_int_pkg
viscom:
VISCOM: Start time: 21:59:55 on Apr 01,2024

VISCOM: QuestaSim /mnt/apps/public/COE/mg_apps/questa2023.4/questasim/linux/../linux_x86_64/VisualizerRls/bin/viscom 2023.4 at 2023.10 Oct  9 2023
VISCOM: Writing design.bi
VISCOM: Done writing design.bi
VISCOM: End time: 21:59:55 on Apr 01,2024, Elapsed time: 0:00:00 (Process Size : 280MB, Peak Process Size : 281MB)


Optimized design name is qrun_opt
End time: 21:59:55 on Apr 01,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 2
# VISUALIZERROOT = '/mnt/apps/public/COE/mg_apps/questa2023.4/questasim/linux_x86_64/VisualizerRls'
# USER = 'arrane'
# Mentor Graphics software version 2023.4 (Build on Oct  9 2023)
# Copyright (C) 1999-2024 by Mentor Graphics All rights reserved.

# vsim -64 -onfinish stop -classdebug -uvmcontrol=all -msgmode both -permit_unmatched_virtual_intf -sv_seed 123456 -msglimit error -msglimitcount 20 -qwavedb=+signal+memory=1024+report+parameter+class+assertion+uvm_schematic+msg+classmemory=1024+statictaskfunc -lib qrun.out/work -visualizer=design.bi -do {set IterationLimit 140000; set NoQuitOnFinish 1; coverage attribute -name TESTNAME -value test_top; coverage save -onexit test_top.ucdb; do wave.do} -statslog qrun.out/stats_log qrun_opt -appendlog -l run.log -csession=incr -csessionid=3
# vsim -64 -onfinish stop -classdebug -uvmcontrol=all -msgmode both -permit_unmatched_virtual_intf -sv_seed 123456 -msglimit error -msglimitcount 20 -qwavedb=+livesim+signal+memory=1024+report+parameter+class+assertion+uvm_schematic+msg+classmemory=1024+statictaskfunc -lib qrun.out/work -visualizer=design.bi -statslog qrun.out/stats_log qrun_opt -appendlog -csession=incr -csessionid=3 "+no_qwavedb_threading" 
# Start time: 22:00:15 on Apr 01,2024
# Loading Mentor Graphics Visualizer shared object '/mnt/apps/public/COE/mg_apps/questa2023.4/questasim/bin/../linux_x86_64/VisualizerRls/bin/libqvisualizer.so'

# Initiating qwavedb class logging


# Done initiating qwavedb class logging
# //  Questa Sim-64
# //  Version 2023.4 linux_x86_64 Oct  9 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.wb_if(fast)
# Loading work.i2c_if(fast)
# Loading work.ncsu_pkg(fast)
# Loading work.wb_pkg(fast)
# Loading work.i2c_pkg(fast)
# Loading work.i2cmb_env_pkg(fast)
# Loading work.top(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.iicmb_pkg(body)
# Loading work.iicmb_m_wb(str)#1
# Loading work.iicmb_int_pkg(body)
# Loading work.iicmb_m(str)#1

# 22:00:19: Loading design data...
# 22:00:19: Loaded  design units
# 22:00:19: Loaded  design hierarchy
# Warning: The wave file cannot be loaded because either the simulation has not yet logged any data, or qwavedb logging has not been enabled.
# set IterationLimit 140000
# 140000
# set NoQuitOnFinish 1
# 1
# coverage attribute -name TESTNAME -value test_top

# coverage save -onexit test_top.ucdb

# do wave.do
# 22:00:25: Loading waveform header...
# 22:00:25: Loaded  waveform header
#   Error: Unable to wave top.WB_ADDR_WIDTH.
#   Error: Unable to wave top.WB_DATA_WIDTH.
#   Error: Unable to wave top.NUM_I2C_BUSSES.
# 
# *****************************************************************
#    Using QuickLZ compression software.
# *****************************************************************
# 
# Static tasks and functions will be logged.
# Qwave threading will not be used.
# 	Arrays of 1 unpacked dimension inside classes will be logged if they have 1024 or fewer elements
# qwavedb_dumpvars: Initiating qwavedb class logging
# 
# 	Loading class filter file '/mnt/apps/public/COE/mg_apps/questa2023.4/questasim/bin/../linux_x86_64/VisualizerRls/bin/../config/uvmclassfilter.txt'
# 
# qwavedb_dumpvars: Done initiating qwavedb class logging
# Mentor Graphics software version 2023.4 (Build number 0)
# Copyright (C) 1999-2024 by Mentor Graphics All rights reserved.
# 	 Class Filter File used = /mnt/apps/public/COE/mg_apps/questa2023.4/questasim/bin/../linux_x86_64/VisualizerRls/bin/../config/uvmclassfilter.txt
# qwavedb_dumpvars: Initiating qwavedb waveform capturing
# 
# 	Arrays of 1 unpacked dimension will be logged if they have 1024 or fewer elements
# QWAVEDB:  logging of additional nested aggregates (UPA of UPS of UPA) is enabled.
# 
# qwavedb_dumpvars: Done initiating qwavedb waveform capturing
# 

# Window layout 'Default' saved in file: /mnt/ncsudrive/a/arrane/.visualizer/layout.xml
# Saving coverage database on exit...
# qwavedb_dumpvars : Simulation ending at [0 0] 0
# ========= Visualizer Dump Summary report =========
# 	 #Design Ids       = 156
# 	 #Assertion Ids    = 4
# 	 #Class Ids        = 324 (Recycled = 0)
# 	 #Total Ids        = 486
# 	 #Swaps            = 4
# 	  Id Memory        = 46.66 KB
# 	  Swap Memory      = 50.00 MB
# ========= End of Visualizer Dump Summary report =========
# End time: 22:02:07 on Apr 01,2024, Elapsed time: 0:01:52
# Errors: 0, Warnings: 0
# *** Summary *********************************************
#     qrun: Errors:   0, Warnings:   0
#     vcom: Errors:   0, Warnings:   0
#     vlog: Errors:   0, Warnings:   2
#     vopt: Errors:   0, Warnings:   2
#     vsim: Errors:   0, Warnings:   0
#   Totals: Errors:   0, Warnings:   4
# Start  : Mon 01 Apr 2024 10:00:02 PM EDT
# End    : Mon 01 Apr 2024 10:02:07 PM EDT
# VMSize : 1353172 kB
# VMPeak : 1353172 kB
