============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.11-s087_1
  Generated on:           Dec 07 2025  10:30:01 am
  Module:                 top
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 Clock Description
 ----------------- 

 Clock                           Clock    Source     No of   
 Name    Period  Rise   Fall     Domain  Pin/Port  Registers 
-------------------------------------------------------------
 clk     1000.0   0.0   500.0   domain_1   clk           381 

 Clock Network Latency / Setup Uncertainty
 ----------------------------------------- 

        Network   Network   Source   Source     Setup        Setup    
Clock   Latency   Latency  Latency  Latency  Uncertainty  Uncertainty 
 Name    Rise      Fall      Rise     Fall       Rise         Fall    
----------------------------------------------------------------------
clk         0.0       0.0    120.0    120.0         80.0         80.0 

 Clock Relationship (with uncertainty & latency)
 ----------------------------------------------- 

  From    To    R->R    R->F    F->R    F->F 
---------------------------------------------
  clk    clk   920.0   420.0   420.0   920.0 
