/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [3:0] _00_;
  reg [6:0] _01_;
  reg [12:0] _02_;
  wire [6:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [15:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [7:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [19:0] celloutsig_0_32z;
  wire [47:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [11:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [2:0] celloutsig_0_57z;
  wire [6:0] celloutsig_0_67z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_70z;
  wire [10:0] celloutsig_0_71z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [12:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~celloutsig_1_2z[2];
  assign celloutsig_1_15z = ~celloutsig_1_3z;
  assign celloutsig_1_17z = celloutsig_1_8z[12] | celloutsig_1_4z;
  assign celloutsig_0_29z = celloutsig_0_24z[2] | celloutsig_0_9z;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 4'h0;
    else _00_ <= celloutsig_0_14z[4:1];
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _01_ <= 7'h00;
    else _01_ <= celloutsig_0_3z[8:2];
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _02_ <= 13'h0000;
    else _02_ <= { celloutsig_0_3z[1:0], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[10:4] & in_data[73:67];
  assign celloutsig_1_19z = { in_data[114:97], celloutsig_1_2z[2], celloutsig_1_5z } & in_data[161:142];
  assign celloutsig_0_32z = { _01_[3:2], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_19z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_4z } / { 1'h1, celloutsig_0_16z[5:4], celloutsig_0_10z, _01_ };
  assign celloutsig_0_16z = celloutsig_0_8z / { 1'h1, celloutsig_0_14z[6:0], celloutsig_0_13z };
  assign celloutsig_0_41z = { celloutsig_0_31z, celloutsig_0_20z, celloutsig_0_34z, celloutsig_0_29z } === celloutsig_0_10z[3:0];
  assign celloutsig_0_9z = { celloutsig_0_8z[7:6], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } === celloutsig_0_6z;
  assign celloutsig_1_0z = in_data[125:123] && in_data[100:98];
  assign celloutsig_1_4z = { celloutsig_1_2z[2:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z } && { in_data[191:187], celloutsig_1_3z };
  assign celloutsig_1_11z = celloutsig_1_2z && celloutsig_1_10z;
  assign celloutsig_0_13z = { celloutsig_0_3z[11:5], celloutsig_0_3z } < in_data[93:75];
  assign celloutsig_0_21z = { celloutsig_0_14z[3:0], celloutsig_0_10z } % { 1'h1, celloutsig_0_12z[8:2], celloutsig_0_6z, celloutsig_0_19z };
  assign celloutsig_1_16z = { celloutsig_1_6z[13:10], celloutsig_1_6z[5], celloutsig_1_6z[14], celloutsig_1_6z[15], celloutsig_1_6z[2:1], celloutsig_1_2z } * { celloutsig_1_6z[16:10], celloutsig_1_6z[13:10], celloutsig_1_6z[5], celloutsig_1_6z[14] };
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_13z, celloutsig_0_0z } * celloutsig_0_12z[14:6];
  assign celloutsig_0_71z = _00_[2] ? { celloutsig_0_32z[11:9], _01_, celloutsig_0_34z } : { celloutsig_0_23z[5:1], celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_41z, celloutsig_0_47z };
  assign celloutsig_1_18z = celloutsig_1_16z[4] ? { celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_15z } : celloutsig_1_2z;
  assign celloutsig_0_17z = in_data[76] ? { celloutsig_0_0z, celloutsig_0_16z } : { celloutsig_0_16z[7:4], celloutsig_0_3z };
  assign celloutsig_0_24z = celloutsig_0_4z ? { celloutsig_0_15z[5:2], 1'h1 } : { celloutsig_0_17z[13:11], celloutsig_0_13z, 1'h0 };
  assign celloutsig_0_3z = celloutsig_0_0z[1] ? in_data[65:54] : in_data[37:26];
  assign celloutsig_0_70z = celloutsig_0_30z[6:2] != { celloutsig_0_67z[4:3], celloutsig_0_57z };
  assign celloutsig_0_25z = { celloutsig_0_16z[8:4], _01_ } != celloutsig_0_12z[14:3];
  assign celloutsig_0_27z = celloutsig_0_17z[4:0] != in_data[72:68];
  assign celloutsig_0_47z = ~ { celloutsig_0_17z[1:0], celloutsig_0_2z };
  assign celloutsig_1_1z = ~ in_data[155:153];
  assign celloutsig_0_10z = ~ celloutsig_0_1z[10:1];
  assign celloutsig_0_15z = ~ { celloutsig_0_12z[13:7], celloutsig_0_4z };
  assign celloutsig_0_4z = celloutsig_0_2z & celloutsig_0_0z[4];
  assign celloutsig_0_18z = celloutsig_0_10z[6] & celloutsig_0_4z;
  assign celloutsig_0_20z = celloutsig_0_16z[3] & celloutsig_0_18z;
  assign celloutsig_1_3z = ~^ in_data[133:131];
  assign celloutsig_0_19z = ^ { celloutsig_0_10z[0], celloutsig_0_15z };
  assign celloutsig_0_2z = ^ { in_data[43:25], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_67z = celloutsig_0_8z[7:1] << celloutsig_0_3z[7:1];
  assign celloutsig_0_6z = celloutsig_0_3z[6:2] << celloutsig_0_0z[5:1];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z } << { in_data[134:121], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_3z[6:4] << celloutsig_0_8z[5:3];
  assign celloutsig_0_12z = { in_data[36], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z } << { in_data[7:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, _01_ };
  assign celloutsig_0_1z = in_data[76:66] << { in_data[5:2], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_3z[7:1] << celloutsig_0_8z[6:0];
  assign celloutsig_0_33z = { celloutsig_0_32z, celloutsig_0_0z, _01_, celloutsig_0_21z } >>> { celloutsig_0_23z[5:2], celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_28z };
  assign celloutsig_1_2z = in_data[119:116] >>> { in_data[185], celloutsig_1_1z };
  assign celloutsig_0_30z = celloutsig_0_14z[7:0] >>> { celloutsig_0_23z[6], _01_ };
  assign celloutsig_1_10z = { celloutsig_1_6z[12:10], celloutsig_1_6z[5] } ~^ { celloutsig_1_6z[2], celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_3z };
  assign celloutsig_0_26z = celloutsig_0_0z ~^ { _02_[6:1], celloutsig_0_2z };
  assign celloutsig_0_57z = _01_[4:2] ^ celloutsig_0_11z;
  assign celloutsig_0_8z = { celloutsig_0_0z[5:2], celloutsig_0_6z } ^ in_data[69:61];
  assign celloutsig_0_28z = celloutsig_0_17z[14:12] ^ _01_[5:3];
  assign celloutsig_0_34z = ~((celloutsig_0_18z & celloutsig_0_33z[45]) | celloutsig_0_18z);
  assign celloutsig_0_31z = ~((celloutsig_0_26z[6] & celloutsig_0_19z) | celloutsig_0_27z);
  assign { celloutsig_1_6z[16], celloutsig_1_6z[5], celloutsig_1_6z[14:10], celloutsig_1_6z[2:0], celloutsig_1_6z[15] } = ~ { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign { celloutsig_1_6z[9:6], celloutsig_1_6z[4:3] } = { celloutsig_1_6z[13:10], celloutsig_1_6z[14], celloutsig_1_6z[15] };
  assign { out_data[131:128], out_data[115:96], out_data[32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_70z, celloutsig_0_71z };
endmodule
