

================================================================
== Vitis HLS Report for 'softmax_10u_128u_Pipeline_calc_sums_and_max'
================================================================
* Date:           Tue Oct 18 21:21:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      535|      535|  5.350 us|  5.350 us|  535|  535|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calc_sums_and_max  |      533|      533|        26|          4|          4|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     7|        -|       -|    -|
|Expression           |        -|     -|        0|     197|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    13|     1078|    1010|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     653|    -|
|Register             |        -|     -|     1324|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    20|     2402|    1924|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_3_full_dsp_1_U20360  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U20361  |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  229|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U20362   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U20363   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U20364   |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|   77|    0|
    |mux_311_32_1_1_U20365                  |mux_311_32_1_1                  |        0|   0|    0|   14|    0|
    |mux_311_32_1_1_U20366                  |mux_311_32_1_1                  |        0|   0|    0|   14|    0|
    |mux_311_32_1_1_U20367                  |mux_311_32_1_1                  |        0|   0|    0|   14|    0|
    |mux_311_32_1_1_U20368                  |mux_311_32_1_1                  |        0|   0|    0|   14|    0|
    |mux_311_32_1_1_U20370                  |mux_311_32_1_1                  |        0|   0|    0|   14|    0|
    |mux_311_32_1_1_U20371                  |mux_311_32_1_1                  |        0|   0|    0|   14|    0|
    |urem_11ns_3ns_11_15_1_U20369           |urem_11ns_3ns_11_15_1           |        0|   0|  340|  237|    0|
    +---------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                |        0|  13| 1078| 1010|    0|
    +---------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    +---------------------------------+--------------------------+-----------+
    |             Instance            |          Module          | Expression|
    +---------------------------------+--------------------------+-----------+
    |mul_mul_11ns_12ns_23_4_1_U20372  |mul_mul_11ns_12ns_23_4_1  |    i0 * i1|
    |mul_mul_11ns_12ns_23_4_1_U20373  |mul_mul_11ns_12ns_23_4_1  |    i0 * i1|
    |mul_mul_11ns_12ns_23_4_1_U20374  |mul_mul_11ns_12ns_23_4_1  |    i0 * i1|
    |mul_mul_11ns_12ns_23_4_1_U20375  |mul_mul_11ns_12ns_23_4_1  |    i0 * i1|
    |mul_mul_11ns_12ns_23_4_1_U20376  |mul_mul_11ns_12ns_23_4_1  |    i0 * i1|
    |mul_mul_11ns_12ns_23_4_1_U20377  |mul_mul_11ns_12ns_23_4_1  |    i0 * i1|
    |mul_mul_11ns_12ns_23_4_1_U20378  |mul_mul_11ns_12ns_23_4_1  |    i0 * i1|
    +---------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln468_fu_715_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln476_1_fu_878_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln476_2_fu_785_p2      |         +|   0|  0|  18|          11|           3|
    |add_ln476_3_fu_794_p2      |         +|   0|  0|  18|          11|           3|
    |add_ln476_4_fu_963_p2      |         +|   0|  0|  16|           9|           2|
    |add_ln476_5_fu_803_p2      |         +|   0|  0|  18|          11|           3|
    |add_ln476_6_fu_812_p2      |         +|   0|  0|  18|          11|           4|
    |add_ln476_7_fu_987_p2      |         +|   0|  0|  16|           9|           2|
    |add_ln476_fu_776_p2        |         +|   0|  0|  18|          11|           2|
    |empty_126_fu_747_p2        |         +|   0|  0|  18|          11|          11|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln468_fu_709_p2       |      icmp|   0|  0|  11|           8|           9|
    |or_ln476_fu_767_p2         |        or|   0|  0|  11|          11|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 197|         122|          45|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  26|          5|    1|          5|
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg   |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_11              |   9|          2|    8|         16|
    |dense_feature_map_stream128_blk_n  |   9|          2|    1|          2|
    |grp_fu_571_p0                      |  26|          5|   32|        160|
    |grp_fu_571_p1                      |  26|          5|   32|        160|
    |grp_fu_575_p0                      |  20|          4|   32|        128|
    |grp_fu_575_p1                      |  20|          4|   32|        128|
    |grp_fu_579_p0                      |  20|          4|   32|        128|
    |grp_fu_579_p1                      |  20|          4|   32|        128|
    |grp_fu_583_p0                      |  14|          3|   32|         96|
    |grp_fu_583_p1                      |  26|          5|   32|        160|
    |grp_fu_587_p0                      |  14|          3|   32|         96|
    |grp_fu_587_p1                      |  20|          4|   32|        128|
    |grp_fu_591_p0                      |  14|          3|   32|         96|
    |grp_fu_591_p1                      |  20|          4|   32|        128|
    |i_fu_164                           |   9|          2|    8|         16|
    |softmax_max_10_fu_124              |   9|          2|   32|         64|
    |softmax_max_11_fu_128              |   9|          2|   32|         64|
    |softmax_max_12_fu_132              |   9|          2|   32|         64|
    |softmax_max_13_fu_136              |   9|          2|   32|         64|
    |softmax_max_14_fu_140              |   9|          2|   32|         64|
    |softmax_max_15_fu_144              |   9|          2|   32|         64|
    |softmax_max_16_fu_148              |   9|          2|   32|         64|
    |softmax_max_17_fu_152              |   9|          2|   32|         64|
    |softmax_max_18_fu_156              |   9|          2|   32|         64|
    |softmax_max_19_fu_160              |   9|          2|   32|         64|
    |weights_0_address0                 |  37|          7|    9|         63|
    |weights_0_address1                 |  26|          5|    9|         45|
    |weights_1_address0                 |  37|          7|    9|         63|
    |weights_1_address1                 |  26|          5|    9|         45|
    |weights_2_address0                 |  37|          7|    9|         63|
    |weights_2_address1                 |  26|          5|    9|         45|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 653|        133|  785|       2557|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg           |   1|   0|    1|          0|
    |dense_feature_map_stream128_read_reg_1439  |  32|   0|   32|          0|
    |empty_126_reg_1276                         |  10|   0|   11|          1|
    |i_fu_164                                   |   8|   0|    8|          0|
    |icmp_ln468_reg_1272                        |   1|   0|    1|          0|
    |mul15_1_reg_1566                           |  32|   0|   32|          0|
    |mul15_2_reg_1571                           |  32|   0|   32|          0|
    |mul15_3_reg_1591                           |  32|   0|   32|          0|
    |mul15_4_reg_1596                           |  32|   0|   32|          0|
    |mul15_5_reg_1601                           |  32|   0|   32|          0|
    |mul15_6_reg_1621                           |  32|   0|   32|          0|
    |mul15_7_reg_1626                           |  32|   0|   32|          0|
    |mul15_8_reg_1631                           |  32|   0|   32|          0|
    |mul15_9_reg_1651                           |  32|   0|   32|          0|
    |mul_reg_1561                               |  32|   0|   32|          0|
    |reg_639                                    |  32|   0|   32|          0|
    |reg_643                                    |  32|   0|   32|          0|
    |reg_647                                    |  32|   0|   32|          0|
    |softmax_max_10_fu_124                      |  32|   0|   32|          0|
    |softmax_max_11_fu_128                      |  32|   0|   32|          0|
    |softmax_max_12_fu_132                      |  32|   0|   32|          0|
    |softmax_max_13_fu_136                      |  32|   0|   32|          0|
    |softmax_max_14_fu_140                      |  32|   0|   32|          0|
    |softmax_max_15_fu_144                      |  32|   0|   32|          0|
    |softmax_max_16_fu_148                      |  32|   0|   32|          0|
    |softmax_max_17_fu_152                      |  32|   0|   32|          0|
    |softmax_max_18_fu_156                      |  32|   0|   32|          0|
    |softmax_max_19_fu_160                      |  32|   0|   32|          0|
    |tmp_15_reg_1429                            |  10|   0|   10|          0|
    |tmp_16_reg_1434                            |  10|   0|   10|          0|
    |tmp_17_reg_1534                            |  32|   0|   32|          0|
    |tmp_1_reg_1541                             |  32|   0|   32|          0|
    |tmp_2_reg_1546                             |  32|   0|   32|          0|
    |tmp_3_reg_1551                             |  32|   0|   32|          0|
    |tmp_4_reg_1556                             |  32|   0|   32|          0|
    |tmp_6_reg_1449                             |  32|   0|   32|          0|
    |tmp_7_reg_1454                             |  32|   0|   32|          0|
    |tmp_8_reg_1459                             |  32|   0|   32|          0|
    |tmp_9_reg_1464                             |  32|   0|   32|          0|
    |tmp_reg_1444                               |  32|   0|   32|          0|
    |tmp_s_reg_1469                             |  32|   0|   32|          0|
    |trunc_ln_reg_1333                          |   9|   0|    9|          0|
    |urem_ln476_reg_1323                        |  11|   0|   11|          0|
    |empty_126_reg_1276                         |  64|  32|   11|          1|
    |icmp_ln468_reg_1272                        |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1324|  64| 1209|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|grp_fu_203_p_din0                           |  out|   32|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|grp_fu_203_p_din1                           |  out|   32|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|grp_fu_203_p_opcode                         |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|grp_fu_203_p_dout0                          |   in|   32|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|grp_fu_203_p_ce                             |  out|    1|  ap_ctrl_hs|  softmax<10u, 128u>_Pipeline_calc_sums_and_max|  return value|
|sum_9_reload                                |   in|   32|     ap_none|                                   sum_9_reload|        scalar|
|sum_8_reload                                |   in|   32|     ap_none|                                   sum_8_reload|        scalar|
|sum_7_reload                                |   in|   32|     ap_none|                                   sum_7_reload|        scalar|
|sum_6_reload                                |   in|   32|     ap_none|                                   sum_6_reload|        scalar|
|sum_5_reload                                |   in|   32|     ap_none|                                   sum_5_reload|        scalar|
|sum_4_reload                                |   in|   32|     ap_none|                                   sum_4_reload|        scalar|
|sum_3_reload                                |   in|   32|     ap_none|                                   sum_3_reload|        scalar|
|sum_2_reload                                |   in|   32|     ap_none|                                   sum_2_reload|        scalar|
|sum_1_reload                                |   in|   32|     ap_none|                                   sum_1_reload|        scalar|
|sum_reload                                  |   in|   32|     ap_none|                                     sum_reload|        scalar|
|dense_feature_map_stream128_dout            |   in|   32|     ap_fifo|                    dense_feature_map_stream128|       pointer|
|dense_feature_map_stream128_num_data_valid  |   in|    3|     ap_fifo|                    dense_feature_map_stream128|       pointer|
|dense_feature_map_stream128_fifo_cap        |   in|    3|     ap_fifo|                    dense_feature_map_stream128|       pointer|
|dense_feature_map_stream128_empty_n         |   in|    1|     ap_fifo|                    dense_feature_map_stream128|       pointer|
|dense_feature_map_stream128_read            |  out|    1|     ap_fifo|                    dense_feature_map_stream128|       pointer|
|weights_0_address0                          |  out|    9|   ap_memory|                                      weights_0|         array|
|weights_0_ce0                               |  out|    1|   ap_memory|                                      weights_0|         array|
|weights_0_q0                                |   in|   32|   ap_memory|                                      weights_0|         array|
|weights_0_address1                          |  out|    9|   ap_memory|                                      weights_0|         array|
|weights_0_ce1                               |  out|    1|   ap_memory|                                      weights_0|         array|
|weights_0_q1                                |   in|   32|   ap_memory|                                      weights_0|         array|
|weights_1_address0                          |  out|    9|   ap_memory|                                      weights_1|         array|
|weights_1_ce0                               |  out|    1|   ap_memory|                                      weights_1|         array|
|weights_1_q0                                |   in|   32|   ap_memory|                                      weights_1|         array|
|weights_1_address1                          |  out|    9|   ap_memory|                                      weights_1|         array|
|weights_1_ce1                               |  out|    1|   ap_memory|                                      weights_1|         array|
|weights_1_q1                                |   in|   32|   ap_memory|                                      weights_1|         array|
|weights_2_address0                          |  out|    9|   ap_memory|                                      weights_2|         array|
|weights_2_ce0                               |  out|    1|   ap_memory|                                      weights_2|         array|
|weights_2_q0                                |   in|   32|   ap_memory|                                      weights_2|         array|
|weights_2_address1                          |  out|    9|   ap_memory|                                      weights_2|         array|
|weights_2_ce1                               |  out|    1|   ap_memory|                                      weights_2|         array|
|weights_2_q1                                |   in|   32|   ap_memory|                                      weights_2|         array|
|add18_945_out                               |  out|   32|      ap_vld|                                  add18_945_out|       pointer|
|add18_945_out_ap_vld                        |  out|    1|      ap_vld|                                  add18_945_out|       pointer|
|add18_843_out                               |  out|   32|      ap_vld|                                  add18_843_out|       pointer|
|add18_843_out_ap_vld                        |  out|    1|      ap_vld|                                  add18_843_out|       pointer|
|add18_741_out                               |  out|   32|      ap_vld|                                  add18_741_out|       pointer|
|add18_741_out_ap_vld                        |  out|    1|      ap_vld|                                  add18_741_out|       pointer|
|add18_639_out                               |  out|   32|      ap_vld|                                  add18_639_out|       pointer|
|add18_639_out_ap_vld                        |  out|    1|      ap_vld|                                  add18_639_out|       pointer|
|add18_537_out                               |  out|   32|      ap_vld|                                  add18_537_out|       pointer|
|add18_537_out_ap_vld                        |  out|    1|      ap_vld|                                  add18_537_out|       pointer|
|add18_435_out                               |  out|   32|      ap_vld|                                  add18_435_out|       pointer|
|add18_435_out_ap_vld                        |  out|    1|      ap_vld|                                  add18_435_out|       pointer|
|add18_333_out                               |  out|   32|      ap_vld|                                  add18_333_out|       pointer|
|add18_333_out_ap_vld                        |  out|    1|      ap_vld|                                  add18_333_out|       pointer|
|add18_231_out                               |  out|   32|      ap_vld|                                  add18_231_out|       pointer|
|add18_231_out_ap_vld                        |  out|    1|      ap_vld|                                  add18_231_out|       pointer|
|add18_129_out                               |  out|   32|      ap_vld|                                  add18_129_out|       pointer|
|add18_129_out_ap_vld                        |  out|    1|      ap_vld|                                  add18_129_out|       pointer|
|add1827_out                                 |  out|   32|      ap_vld|                                    add1827_out|       pointer|
|add1827_out_ap_vld                          |  out|    1|      ap_vld|                                    add1827_out|       pointer|
+--------------------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 4, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%softmax_max_10 = alloca i32 1"   --->   Operation 29 'alloca' 'softmax_max_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%softmax_max_11 = alloca i32 1"   --->   Operation 30 'alloca' 'softmax_max_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%softmax_max_12 = alloca i32 1"   --->   Operation 31 'alloca' 'softmax_max_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%softmax_max_13 = alloca i32 1"   --->   Operation 32 'alloca' 'softmax_max_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%softmax_max_14 = alloca i32 1"   --->   Operation 33 'alloca' 'softmax_max_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%softmax_max_15 = alloca i32 1"   --->   Operation 34 'alloca' 'softmax_max_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%softmax_max_16 = alloca i32 1"   --->   Operation 35 'alloca' 'softmax_max_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%softmax_max_17 = alloca i32 1"   --->   Operation 36 'alloca' 'softmax_max_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%softmax_max_18 = alloca i32 1"   --->   Operation 37 'alloca' 'softmax_max_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%softmax_max_19 = alloca i32 1"   --->   Operation 38 'alloca' 'softmax_max_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 39 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_feature_map_stream128, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sum_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 41 'read' 'sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sum_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 42 'read' 'sum_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sum_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_2_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 43 'read' 'sum_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sum_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_3_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 44 'read' 'sum_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sum_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_4_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 45 'read' 'sum_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sum_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_5_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 46 'read' 'sum_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sum_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_6_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 47 'read' 'sum_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sum_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_7_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 48 'read' 'sum_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sum_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_8_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 49 'read' 'sum_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sum_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_9_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 50 'read' 'sum_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_9_reload_read, i32 %softmax_max_19" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 52 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_8_reload_read, i32 %softmax_max_18" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 53 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_7_reload_read, i32 %softmax_max_17" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 54 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_6_reload_read, i32 %softmax_max_16" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 55 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_5_reload_read, i32 %softmax_max_15" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 56 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_4_reload_read, i32 %softmax_max_14" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 57 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_3_reload_read, i32 %softmax_max_13" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 58 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_2_reload_read, i32 %softmax_max_12" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 59 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_1_reload_read, i32 %softmax_max_11" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 60 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_reload_read, i32 %softmax_max_10" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 61 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i_11 = load i8 %i"   --->   Operation 63 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.70ns)   --->   "%icmp_ln468 = icmp_eq  i8 %i_11, i8 128" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 64 'icmp' 'icmp_ln468' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.87ns)   --->   "%add_ln468 = add i8 %i_11, i8 1" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 66 'add' 'add_ln468' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468, void %for.body12.split, void %calc_exp_sum.exitStub" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 67 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%empty_124 = trunc i8 %i_11"   --->   Operation 68 'trunc' 'empty_124' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_124, i3 0"   --->   Operation 69 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%p_shl_cast = zext i10 %p_shl"   --->   Operation 70 'zext' 'p_shl_cast' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%empty_125 = shl i8 %i_11, i8 1"   --->   Operation 71 'shl' 'empty_125' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%p_shl13_cast = zext i8 %empty_125"   --->   Operation 72 'zext' 'p_shl13_cast' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.93ns) (out node of the LUT)   --->   "%empty_126 = add i11 %p_shl_cast, i11 %p_shl13_cast"   --->   Operation 73 'add' 'empty_126' <Predicate = (!icmp_ln468)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [15/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 74 'urem' 'urem_ln476' <Predicate = (!icmp_ln468)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln468 = store i8 %add_ln468, i8 %i" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 75 'store' 'store_ln468' <Predicate = (!icmp_ln468)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 76 [14/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 76 'urem' 'urem_ln476' <Predicate = (!icmp_ln468)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 77 [13/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 77 'urem' 'urem_ln476' <Predicate = (!icmp_ln468)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 78 [12/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 78 'urem' 'urem_ln476' <Predicate = (!icmp_ln468)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 79 [11/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 79 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 80 [10/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 80 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.15>
ST_7 : Operation 81 [9/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 81 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 82 [8/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 82 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 83 [7/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 83 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.15>
ST_10 : Operation 84 [6/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 84 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 85 [5/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 85 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 86 [4/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 86 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.66>
ST_13 : Operation 87 [3/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 87 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln476_10 = zext i11 %empty_126" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 88 'zext' 'zext_ln476_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476 = mul i23 %zext_ln476_10, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 89 'mul' 'mul_ln476' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln476 = or i11 %empty_126, i11 1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 90 'or' 'or_ln476' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln476_11 = zext i11 %or_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 91 'zext' 'zext_ln476_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 92 'mul' 'mul_ln476_1' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 93 [1/1] (0.96ns)   --->   "%add_ln476 = add i11 %empty_126, i11 2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 93 'add' 'add_ln476' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln476_12 = zext i11 %add_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 94 'zext' 'zext_ln476_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 95 'mul' 'mul_ln476_2' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 96 [1/1] (0.96ns)   --->   "%add_ln476_2 = add i11 %empty_126, i11 4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 96 'add' 'add_ln476_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln476_13 = zext i11 %add_ln476_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 97 'zext' 'zext_ln476_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 98 'mul' 'mul_ln476_3' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 99 [1/1] (0.96ns)   --->   "%add_ln476_3 = add i11 %empty_126, i11 5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 99 'add' 'add_ln476_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln476_14 = zext i11 %add_ln476_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 100 'zext' 'zext_ln476_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 101 'mul' 'mul_ln476_4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 102 [1/1] (0.96ns)   --->   "%add_ln476_5 = add i11 %empty_126, i11 7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 102 'add' 'add_ln476_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln476_15 = zext i11 %add_ln476_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 103 'zext' 'zext_ln476_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 104 'mul' 'mul_ln476_5' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 105 [1/1] (0.96ns)   --->   "%add_ln476_6 = add i11 %empty_126, i11 8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 105 'add' 'add_ln476_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln476_16 = zext i11 %add_ln476_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 106 'zext' 'zext_ln476_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 107 'mul' 'mul_ln476_6' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 1.15>
ST_14 : Operation 108 [2/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 108 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476 = mul i23 %zext_ln476_10, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 109 'mul' 'mul_ln476' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 110 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 110 'mul' 'mul_ln476_1' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 111 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 111 'mul' 'mul_ln476_2' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 112 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 112 'mul' 'mul_ln476_3' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 113 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 113 'mul' 'mul_ln476_4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 114 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 114 'mul' 'mul_ln476_5' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 115 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 115 'mul' 'mul_ln476_6' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.15>
ST_15 : Operation 116 [1/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 116 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476 = mul i23 %zext_ln476_10, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 117 'mul' 'mul_ln476' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 118 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 118 'mul' 'mul_ln476_1' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 119 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 119 'mul' 'mul_ln476_2' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 120 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 120 'mul' 'mul_ln476_3' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 121 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 121 'mul' 'mul_ln476_4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 122 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 122 'mul' 'mul_ln476_5' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 123 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 123 'mul' 'mul_ln476_6' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.19>
ST_16 : Operation 124 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476 = mul i23 %zext_ln476_10, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 124 'mul' 'mul_ln476' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 125 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln476 = zext i10 %tmp_10" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 126 'zext' 'zext_ln476' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln476, i32 13, i32 21" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 127 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 128 'getelementptr' 'weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 129 'getelementptr' 'weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 130 'getelementptr' 'weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [2/2] (1.29ns)   --->   "%weights_0_load = load i9 %weights_0_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 131 'load' 'weights_0_load' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 132 [2/2] (1.29ns)   --->   "%weights_1_load = load i9 %weights_1_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 132 'load' 'weights_1_load' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 133 [2/2] (1.29ns)   --->   "%weights_2_load = load i9 %weights_2_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 133 'load' 'weights_2_load' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 134 'mul' 'mul_ln476_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_1, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 135 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln476_1 = zext i10 %tmp_11" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 136 'zext' 'zext_ln476_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%weights_0_addr_1 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 137 'getelementptr' 'weights_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%weights_1_addr_1 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 138 'getelementptr' 'weights_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%weights_2_addr_1 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 139 'getelementptr' 'weights_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [2/2] (1.29ns)   --->   "%weights_0_load_1 = load i9 %weights_0_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 140 'load' 'weights_0_load_1' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 141 [2/2] (1.29ns)   --->   "%weights_1_load_1 = load i9 %weights_1_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 141 'load' 'weights_1_load_1' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 142 [2/2] (1.29ns)   --->   "%weights_2_load_1 = load i9 %weights_2_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 142 'load' 'weights_2_load_1' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 143 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 143 'mul' 'mul_ln476_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_2, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 144 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln476_2 = zext i10 %tmp_12" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 145 'zext' 'zext_ln476_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%weights_0_addr_2 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 146 'getelementptr' 'weights_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%weights_1_addr_2 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 147 'getelementptr' 'weights_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%weights_2_addr_2 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 148 'getelementptr' 'weights_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [2/2] (1.29ns)   --->   "%weights_0_load_2 = load i9 %weights_0_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 149 'load' 'weights_0_load_2' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 150 [2/2] (1.29ns)   --->   "%weights_1_load_2 = load i9 %weights_1_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 150 'load' 'weights_1_load_2' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 151 [2/2] (1.29ns)   --->   "%weights_2_load_2 = load i9 %weights_2_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 151 'load' 'weights_2_load_2' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 152 [1/1] (0.90ns)   --->   "%add_ln476_1 = add i9 %trunc_ln, i9 1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 152 'add' 'add_ln476_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln476_3 = zext i9 %add_ln476_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 153 'zext' 'zext_ln476_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%weights_0_addr_3 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 154 'getelementptr' 'weights_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%weights_1_addr_3 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 155 'getelementptr' 'weights_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%weights_2_addr_3 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 156 'getelementptr' 'weights_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [2/2] (1.29ns)   --->   "%weights_0_load_3 = load i9 %weights_0_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 157 'load' 'weights_0_load_3' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 158 [2/2] (1.29ns)   --->   "%weights_1_load_3 = load i9 %weights_1_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 158 'load' 'weights_1_load_3' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 159 [2/2] (1.29ns)   --->   "%weights_2_load_3 = load i9 %weights_2_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 159 'load' 'weights_2_load_3' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 160 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 160 'mul' 'mul_ln476_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_3, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 161 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln476_4 = zext i10 %tmp_13" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 162 'zext' 'zext_ln476_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%weights_0_addr_4 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 163 'getelementptr' 'weights_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%weights_1_addr_4 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 164 'getelementptr' 'weights_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%weights_2_addr_4 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 165 'getelementptr' 'weights_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [2/2] (1.29ns)   --->   "%weights_0_load_4 = load i9 %weights_0_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 166 'load' 'weights_0_load_4' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 167 [2/2] (1.29ns)   --->   "%weights_1_load_4 = load i9 %weights_1_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 167 'load' 'weights_1_load_4' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 168 [2/2] (1.29ns)   --->   "%weights_2_load_4 = load i9 %weights_2_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 168 'load' 'weights_2_load_4' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 169 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 169 'mul' 'mul_ln476_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_4, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 170 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln476_5 = zext i10 %tmp_14" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 171 'zext' 'zext_ln476_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%weights_0_addr_5 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 172 'getelementptr' 'weights_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%weights_1_addr_5 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 173 'getelementptr' 'weights_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%weights_2_addr_5 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 174 'getelementptr' 'weights_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [2/2] (1.29ns)   --->   "%weights_0_load_5 = load i9 %weights_0_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 175 'load' 'weights_0_load_5' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 176 [2/2] (1.29ns)   --->   "%weights_1_load_5 = load i9 %weights_1_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 176 'load' 'weights_1_load_5' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 177 [2/2] (1.29ns)   --->   "%weights_2_load_5 = load i9 %weights_2_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 177 'load' 'weights_2_load_5' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 178 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 178 'mul' 'mul_ln476_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_5, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 179 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 180 'mul' 'mul_ln476_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_6, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 181 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.19>
ST_17 : Operation 182 [1/1] (2.10ns)   --->   "%dense_feature_map_stream128_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_feature_map_stream128" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 182 'read' 'dense_feature_map_stream128_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_17 : Operation 183 [1/2] (1.29ns)   --->   "%weights_0_load = load i9 %weights_0_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 183 'load' 'weights_0_load' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 184 [1/2] (1.29ns)   --->   "%weights_1_load = load i9 %weights_1_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 184 'load' 'weights_1_load' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 185 [1/2] (1.29ns)   --->   "%weights_2_load = load i9 %weights_2_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 185 'load' 'weights_2_load' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 186 [1/1] (0.50ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load, i32 %weights_1_load, i32 %weights_2_load, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 186 'mux' 'tmp' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [1/2] (1.29ns)   --->   "%weights_0_load_1 = load i9 %weights_0_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 187 'load' 'weights_0_load_1' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 188 [1/2] (1.29ns)   --->   "%weights_1_load_1 = load i9 %weights_1_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 188 'load' 'weights_1_load_1' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 189 [1/2] (1.29ns)   --->   "%weights_2_load_1 = load i9 %weights_2_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 189 'load' 'weights_2_load_1' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 190 [1/1] (0.50ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_1_load_1, i32 %weights_2_load_1, i32 %weights_0_load_1, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 190 'mux' 'tmp_6' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/2] (1.29ns)   --->   "%weights_0_load_2 = load i9 %weights_0_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 191 'load' 'weights_0_load_2' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 192 [1/2] (1.29ns)   --->   "%weights_1_load_2 = load i9 %weights_1_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 192 'load' 'weights_1_load_2' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 193 [1/2] (1.29ns)   --->   "%weights_2_load_2 = load i9 %weights_2_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 193 'load' 'weights_2_load_2' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 194 [1/1] (0.50ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_2_load_2, i32 %weights_0_load_2, i32 %weights_1_load_2, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 194 'mux' 'tmp_7' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/2] (1.29ns)   --->   "%weights_0_load_3 = load i9 %weights_0_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 195 'load' 'weights_0_load_3' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 196 [1/2] (1.29ns)   --->   "%weights_1_load_3 = load i9 %weights_1_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 196 'load' 'weights_1_load_3' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 197 [1/2] (1.29ns)   --->   "%weights_2_load_3 = load i9 %weights_2_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 197 'load' 'weights_2_load_3' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 198 [1/1] (0.50ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load_3, i32 %weights_1_load_3, i32 %weights_2_load_3, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 198 'mux' 'tmp_8' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/2] (1.29ns)   --->   "%weights_0_load_4 = load i9 %weights_0_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 199 'load' 'weights_0_load_4' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 200 [1/2] (1.29ns)   --->   "%weights_1_load_4 = load i9 %weights_1_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 200 'load' 'weights_1_load_4' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 201 [1/2] (1.29ns)   --->   "%weights_2_load_4 = load i9 %weights_2_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 201 'load' 'weights_2_load_4' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 202 [1/1] (0.50ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_1_load_4, i32 %weights_2_load_4, i32 %weights_0_load_4, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 202 'mux' 'tmp_9' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/2] (1.29ns)   --->   "%weights_0_load_5 = load i9 %weights_0_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 203 'load' 'weights_0_load_5' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 204 [1/2] (1.29ns)   --->   "%weights_1_load_5 = load i9 %weights_1_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 204 'load' 'weights_1_load_5' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 205 [1/2] (1.29ns)   --->   "%weights_2_load_5 = load i9 %weights_2_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 205 'load' 'weights_2_load_5' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 206 [1/1] (0.50ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_2_load_5, i32 %weights_0_load_5, i32 %weights_1_load_5, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 206 'mux' 'tmp_s' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (0.90ns)   --->   "%add_ln476_4 = add i9 %trunc_ln, i9 2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 207 'add' 'add_ln476_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln476_6 = zext i9 %add_ln476_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 208 'zext' 'zext_ln476_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%weights_0_addr_6 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 209 'getelementptr' 'weights_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%weights_1_addr_6 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 210 'getelementptr' 'weights_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%weights_2_addr_6 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 211 'getelementptr' 'weights_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [2/2] (1.29ns)   --->   "%weights_0_load_6 = load i9 %weights_0_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 212 'load' 'weights_0_load_6' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 213 [2/2] (1.29ns)   --->   "%weights_1_load_6 = load i9 %weights_1_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 213 'load' 'weights_1_load_6' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 214 [2/2] (1.29ns)   --->   "%weights_2_load_6 = load i9 %weights_2_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 214 'load' 'weights_2_load_6' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln476_7 = zext i10 %tmp_15" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 215 'zext' 'zext_ln476_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%weights_0_addr_7 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 216 'getelementptr' 'weights_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%weights_1_addr_7 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 217 'getelementptr' 'weights_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%weights_2_addr_7 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 218 'getelementptr' 'weights_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [2/2] (1.29ns)   --->   "%weights_0_load_7 = load i9 %weights_0_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 219 'load' 'weights_0_load_7' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 220 [2/2] (1.29ns)   --->   "%weights_1_load_7 = load i9 %weights_1_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 220 'load' 'weights_1_load_7' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 221 [2/2] (1.29ns)   --->   "%weights_2_load_7 = load i9 %weights_2_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 221 'load' 'weights_2_load_7' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln476_8 = zext i10 %tmp_16" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 222 'zext' 'zext_ln476_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%weights_0_addr_8 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 223 'getelementptr' 'weights_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%weights_1_addr_8 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 224 'getelementptr' 'weights_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%weights_2_addr_8 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 225 'getelementptr' 'weights_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [2/2] (1.29ns)   --->   "%weights_0_load_8 = load i9 %weights_0_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 226 'load' 'weights_0_load_8' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 227 [2/2] (1.29ns)   --->   "%weights_1_load_8 = load i9 %weights_1_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 227 'load' 'weights_1_load_8' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 228 [2/2] (1.29ns)   --->   "%weights_2_load_8 = load i9 %weights_2_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 228 'load' 'weights_2_load_8' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 229 [1/1] (0.90ns)   --->   "%add_ln476_7 = add i9 %trunc_ln, i9 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 229 'add' 'add_ln476_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln476_9 = zext i9 %add_ln476_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 230 'zext' 'zext_ln476_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%weights_0_addr_9 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 231 'getelementptr' 'weights_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%weights_1_addr_9 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 232 'getelementptr' 'weights_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%weights_2_addr_9 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 233 'getelementptr' 'weights_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [2/2] (1.29ns)   --->   "%weights_0_load_9 = load i9 %weights_0_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 234 'load' 'weights_0_load_9' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 235 [2/2] (1.29ns)   --->   "%weights_1_load_9 = load i9 %weights_1_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 235 'load' 'weights_1_load_9' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 236 [2/2] (1.29ns)   --->   "%weights_2_load_9 = load i9 %weights_2_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 236 'load' 'weights_2_load_9' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>

State 18 <SV = 17> <Delay = 5.91>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_17 = bitcast i32 %dense_feature_map_stream128_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 237 'bitcast' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [2/2] (5.91ns)   --->   "%mul = fmul i32 %tmp_17, i32 %tmp" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 238 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [2/2] (5.91ns)   --->   "%mul15_1 = fmul i32 %tmp_17, i32 %tmp_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 239 'fmul' 'mul15_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [2/2] (5.91ns)   --->   "%mul15_2 = fmul i32 %tmp_17, i32 %tmp_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 240 'fmul' 'mul15_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/2] (1.29ns)   --->   "%weights_0_load_6 = load i9 %weights_0_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 241 'load' 'weights_0_load_6' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 242 [1/2] (1.29ns)   --->   "%weights_1_load_6 = load i9 %weights_1_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 242 'load' 'weights_1_load_6' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 243 [1/2] (1.29ns)   --->   "%weights_2_load_6 = load i9 %weights_2_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 243 'load' 'weights_2_load_6' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 244 [1/1] (0.50ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load_6, i32 %weights_1_load_6, i32 %weights_2_load_6, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 244 'mux' 'tmp_1' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/2] (1.29ns)   --->   "%weights_0_load_7 = load i9 %weights_0_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 245 'load' 'weights_0_load_7' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 246 [1/2] (1.29ns)   --->   "%weights_1_load_7 = load i9 %weights_1_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 246 'load' 'weights_1_load_7' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 247 [1/2] (1.29ns)   --->   "%weights_2_load_7 = load i9 %weights_2_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 247 'load' 'weights_2_load_7' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 248 [1/1] (0.50ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_1_load_7, i32 %weights_2_load_7, i32 %weights_0_load_7, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 248 'mux' 'tmp_2' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 249 [1/2] (1.29ns)   --->   "%weights_0_load_8 = load i9 %weights_0_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 249 'load' 'weights_0_load_8' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 250 [1/2] (1.29ns)   --->   "%weights_1_load_8 = load i9 %weights_1_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 250 'load' 'weights_1_load_8' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 251 [1/2] (1.29ns)   --->   "%weights_2_load_8 = load i9 %weights_2_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 251 'load' 'weights_2_load_8' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 252 [1/1] (0.50ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_2_load_8, i32 %weights_0_load_8, i32 %weights_1_load_8, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 252 'mux' 'tmp_3' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/2] (1.29ns)   --->   "%weights_0_load_9 = load i9 %weights_0_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 253 'load' 'weights_0_load_9' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 254 [1/2] (1.29ns)   --->   "%weights_1_load_9 = load i9 %weights_1_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 254 'load' 'weights_1_load_9' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 255 [1/2] (1.29ns)   --->   "%weights_2_load_9 = load i9 %weights_2_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 255 'load' 'weights_2_load_9' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 256 [1/1] (0.50ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load_9, i32 %weights_1_load_9, i32 %weights_2_load_9, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 256 'mux' 'tmp_4' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.91>
ST_19 : Operation 257 [1/2] (5.91ns)   --->   "%mul = fmul i32 %tmp_17, i32 %tmp" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 257 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/2] (5.91ns)   --->   "%mul15_1 = fmul i32 %tmp_17, i32 %tmp_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 258 'fmul' 'mul15_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 259 [1/2] (5.91ns)   --->   "%mul15_2 = fmul i32 %tmp_17, i32 %tmp_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 259 'fmul' 'mul15_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [2/2] (5.91ns)   --->   "%mul15_3 = fmul i32 %tmp_17, i32 %tmp_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 260 'fmul' 'mul15_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [2/2] (5.91ns)   --->   "%mul15_4 = fmul i32 %tmp_17, i32 %tmp_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 261 'fmul' 'mul15_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 262 [2/2] (5.91ns)   --->   "%mul15_5 = fmul i32 %tmp_17, i32 %tmp_s" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 262 'fmul' 'mul15_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%softmax_max_10_load_1 = load i32 %softmax_max_10" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 263 'load' 'softmax_max_10_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%softmax_max_11_load_1 = load i32 %softmax_max_11" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 264 'load' 'softmax_max_11_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%softmax_max_12_load_1 = load i32 %softmax_max_12" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 265 'load' 'softmax_max_12_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [3/3] (7.29ns)   --->   "%softmax_max = fadd i32 %mul, i32 %softmax_max_10_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 266 'fadd' 'softmax_max' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [3/3] (7.29ns)   --->   "%softmax_max_1 = fadd i32 %mul15_1, i32 %softmax_max_11_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 267 'fadd' 'softmax_max_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [3/3] (7.29ns)   --->   "%softmax_max_2 = fadd i32 %mul15_2, i32 %softmax_max_12_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 268 'fadd' 'softmax_max_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/2] (5.91ns)   --->   "%mul15_3 = fmul i32 %tmp_17, i32 %tmp_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 269 'fmul' 'mul15_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/2] (5.91ns)   --->   "%mul15_4 = fmul i32 %tmp_17, i32 %tmp_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 270 'fmul' 'mul15_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/2] (5.91ns)   --->   "%mul15_5 = fmul i32 %tmp_17, i32 %tmp_s" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 271 'fmul' 'mul15_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [2/2] (5.91ns)   --->   "%mul15_6 = fmul i32 %tmp_17, i32 %tmp_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 272 'fmul' 'mul15_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [2/2] (5.91ns)   --->   "%mul15_7 = fmul i32 %tmp_17, i32 %tmp_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 273 'fmul' 'mul15_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [2/2] (5.91ns)   --->   "%mul15_8 = fmul i32 %tmp_17, i32 %tmp_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 274 'fmul' 'mul15_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%softmax_max_13_load_1 = load i32 %softmax_max_13" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 275 'load' 'softmax_max_13_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%softmax_max_14_load_1 = load i32 %softmax_max_14" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 276 'load' 'softmax_max_14_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%softmax_max_15_load_1 = load i32 %softmax_max_15" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 277 'load' 'softmax_max_15_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [2/3] (7.29ns)   --->   "%softmax_max = fadd i32 %mul, i32 %softmax_max_10_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 278 'fadd' 'softmax_max' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [2/3] (7.29ns)   --->   "%softmax_max_1 = fadd i32 %mul15_1, i32 %softmax_max_11_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 279 'fadd' 'softmax_max_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [2/3] (7.29ns)   --->   "%softmax_max_2 = fadd i32 %mul15_2, i32 %softmax_max_12_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 280 'fadd' 'softmax_max_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [3/3] (7.29ns)   --->   "%softmax_max_3 = fadd i32 %mul15_3, i32 %softmax_max_13_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 281 'fadd' 'softmax_max_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 282 [3/3] (7.29ns)   --->   "%softmax_max_4 = fadd i32 %mul15_4, i32 %softmax_max_14_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 282 'fadd' 'softmax_max_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 283 [3/3] (7.29ns)   --->   "%softmax_max_5 = fadd i32 %mul15_5, i32 %softmax_max_15_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 283 'fadd' 'softmax_max_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/2] (5.91ns)   --->   "%mul15_6 = fmul i32 %tmp_17, i32 %tmp_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 284 'fmul' 'mul15_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [1/2] (5.91ns)   --->   "%mul15_7 = fmul i32 %tmp_17, i32 %tmp_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 285 'fmul' 'mul15_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 286 [1/2] (5.91ns)   --->   "%mul15_8 = fmul i32 %tmp_17, i32 %tmp_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 286 'fmul' 'mul15_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [2/2] (5.91ns)   --->   "%mul15_9 = fmul i32 %tmp_17, i32 %tmp_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 287 'fmul' 'mul15_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%softmax_max_16_load_1 = load i32 %softmax_max_16" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 288 'load' 'softmax_max_16_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%softmax_max_17_load_1 = load i32 %softmax_max_17" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 289 'load' 'softmax_max_17_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%softmax_max_18_load_1 = load i32 %softmax_max_18" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 290 'load' 'softmax_max_18_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/3] (7.29ns)   --->   "%softmax_max = fadd i32 %mul, i32 %softmax_max_10_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 291 'fadd' 'softmax_max' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 292 [1/3] (7.29ns)   --->   "%softmax_max_1 = fadd i32 %mul15_1, i32 %softmax_max_11_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 292 'fadd' 'softmax_max_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [1/3] (7.29ns)   --->   "%softmax_max_2 = fadd i32 %mul15_2, i32 %softmax_max_12_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 293 'fadd' 'softmax_max_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 294 [2/3] (7.29ns)   --->   "%softmax_max_3 = fadd i32 %mul15_3, i32 %softmax_max_13_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 294 'fadd' 'softmax_max_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [2/3] (7.29ns)   --->   "%softmax_max_4 = fadd i32 %mul15_4, i32 %softmax_max_14_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 295 'fadd' 'softmax_max_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [2/3] (7.29ns)   --->   "%softmax_max_5 = fadd i32 %mul15_5, i32 %softmax_max_15_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 296 'fadd' 'softmax_max_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 297 [3/3] (7.29ns)   --->   "%softmax_max_6 = fadd i32 %mul15_6, i32 %softmax_max_16_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 297 'fadd' 'softmax_max_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 298 [3/3] (7.29ns)   --->   "%softmax_max_7 = fadd i32 %mul15_7, i32 %softmax_max_17_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 298 'fadd' 'softmax_max_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [3/3] (7.29ns)   --->   "%softmax_max_8 = fadd i32 %mul15_8, i32 %softmax_max_18_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 299 'fadd' 'softmax_max_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 300 [1/2] (5.91ns)   --->   "%mul15_9 = fmul i32 %tmp_17, i32 %tmp_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 300 'fmul' 'mul15_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%softmax_max_10_load = load i32 %softmax_max_10"   --->   Operation 327 'load' 'softmax_max_10_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%softmax_max_11_load = load i32 %softmax_max_11"   --->   Operation 328 'load' 'softmax_max_11_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%softmax_max_12_load = load i32 %softmax_max_12"   --->   Operation 329 'load' 'softmax_max_12_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%softmax_max_13_load = load i32 %softmax_max_13"   --->   Operation 330 'load' 'softmax_max_13_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%softmax_max_14_load = load i32 %softmax_max_14"   --->   Operation 331 'load' 'softmax_max_14_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%softmax_max_15_load = load i32 %softmax_max_15"   --->   Operation 332 'load' 'softmax_max_15_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%softmax_max_16_load = load i32 %softmax_max_16"   --->   Operation 333 'load' 'softmax_max_16_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%softmax_max_17_load = load i32 %softmax_max_17"   --->   Operation 334 'load' 'softmax_max_17_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%softmax_max_18_load = load i32 %softmax_max_18"   --->   Operation 335 'load' 'softmax_max_18_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%softmax_max_19_load = load i32 %softmax_max_19"   --->   Operation 336 'load' 'softmax_max_19_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_945_out, i32 %softmax_max_19_load"   --->   Operation 337 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_843_out, i32 %softmax_max_18_load"   --->   Operation 338 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_741_out, i32 %softmax_max_17_load"   --->   Operation 339 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_639_out, i32 %softmax_max_16_load"   --->   Operation 340 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_537_out, i32 %softmax_max_15_load"   --->   Operation 341 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_435_out, i32 %softmax_max_14_load"   --->   Operation 342 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_333_out, i32 %softmax_max_13_load"   --->   Operation 343 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_231_out, i32 %softmax_max_12_load"   --->   Operation 344 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_129_out, i32 %softmax_max_11_load"   --->   Operation 345 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add1827_out, i32 %softmax_max_10_load"   --->   Operation 346 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 347 'ret' 'ret_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%softmax_max_19_load_1 = load i32 %softmax_max_19" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 301 'load' 'softmax_max_19_load_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/3] (7.29ns)   --->   "%softmax_max_3 = fadd i32 %mul15_3, i32 %softmax_max_13_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 302 'fadd' 'softmax_max_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/3] (7.29ns)   --->   "%softmax_max_4 = fadd i32 %mul15_4, i32 %softmax_max_14_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 303 'fadd' 'softmax_max_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 304 [1/3] (7.29ns)   --->   "%softmax_max_5 = fadd i32 %mul15_5, i32 %softmax_max_15_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 304 'fadd' 'softmax_max_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 305 [2/3] (7.29ns)   --->   "%softmax_max_6 = fadd i32 %mul15_6, i32 %softmax_max_16_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 305 'fadd' 'softmax_max_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 306 [2/3] (7.29ns)   --->   "%softmax_max_7 = fadd i32 %mul15_7, i32 %softmax_max_17_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 306 'fadd' 'softmax_max_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 307 [2/3] (7.29ns)   --->   "%softmax_max_8 = fadd i32 %mul15_8, i32 %softmax_max_18_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 307 'fadd' 'softmax_max_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 308 [3/3] (7.29ns)   --->   "%softmax_max_9 = fadd i32 %mul15_9, i32 %softmax_max_19_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 308 'fadd' 'softmax_max_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_2, i32 %softmax_max_12" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 309 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_23 : Operation 310 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_1, i32 %softmax_max_11" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 310 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_23 : Operation 311 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max, i32 %softmax_max_10" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 311 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 312 [1/3] (7.29ns)   --->   "%softmax_max_6 = fadd i32 %mul15_6, i32 %softmax_max_16_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 312 'fadd' 'softmax_max_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 313 [1/3] (7.29ns)   --->   "%softmax_max_7 = fadd i32 %mul15_7, i32 %softmax_max_17_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 313 'fadd' 'softmax_max_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 314 [1/3] (7.29ns)   --->   "%softmax_max_8 = fadd i32 %mul15_8, i32 %softmax_max_18_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 314 'fadd' 'softmax_max_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [2/3] (7.29ns)   --->   "%softmax_max_9 = fadd i32 %mul15_9, i32 %softmax_max_19_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 315 'fadd' 'softmax_max_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_5, i32 %softmax_max_15" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 316 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_24 : Operation 317 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_4, i32 %softmax_max_14" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 317 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_24 : Operation 318 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_3, i32 %softmax_max_13" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 318 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 319 [1/3] (7.29ns)   --->   "%softmax_max_9 = fadd i32 %mul15_9, i32 %softmax_max_19_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 319 'fadd' 'softmax_max_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 320 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_8, i32 %softmax_max_18" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 320 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 321 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_7, i32 %softmax_max_17" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 321 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 322 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_6, i32 %softmax_max_16" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 322 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>

State 26 <SV = 25> <Delay = 0.46>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%specpipeline_ln470 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_30" [forward_prop/src/forward_prop.cpp:470]   --->   Operation 323 'specpipeline' 'specpipeline_ln470' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 324 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_9, i32 %softmax_max_19" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 325 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln468 = br void %for.body12" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 326 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_9_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_8_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_7_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_6_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_5_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_4_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_3_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_2_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_feature_map_stream128]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weights_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ weights_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ add18_945_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add18_843_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add18_741_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add18_639_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add18_537_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add18_435_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add18_333_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add18_231_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add18_129_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add1827_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
softmax_max_10                   (alloca           ) [ 011111111111111111111111000]
softmax_max_11                   (alloca           ) [ 011111111111111111111111000]
softmax_max_12                   (alloca           ) [ 011111111111111111111111000]
softmax_max_13                   (alloca           ) [ 011111111111111111111111100]
softmax_max_14                   (alloca           ) [ 011111111111111111111111100]
softmax_max_15                   (alloca           ) [ 011111111111111111111111100]
softmax_max_16                   (alloca           ) [ 011111111111111111111111110]
softmax_max_17                   (alloca           ) [ 011111111111111111111111110]
softmax_max_18                   (alloca           ) [ 011111111111111111111111110]
softmax_max_19                   (alloca           ) [ 011111111111111111111111111]
i                                (alloca           ) [ 010000000000000000000000000]
specinterface_ln0                (specinterface    ) [ 000000000000000000000000000]
sum_reload_read                  (read             ) [ 000000000000000000000000000]
sum_1_reload_read                (read             ) [ 000000000000000000000000000]
sum_2_reload_read                (read             ) [ 000000000000000000000000000]
sum_3_reload_read                (read             ) [ 000000000000000000000000000]
sum_4_reload_read                (read             ) [ 000000000000000000000000000]
sum_5_reload_read                (read             ) [ 000000000000000000000000000]
sum_6_reload_read                (read             ) [ 000000000000000000000000000]
sum_7_reload_read                (read             ) [ 000000000000000000000000000]
sum_8_reload_read                (read             ) [ 000000000000000000000000000]
sum_9_reload_read                (read             ) [ 000000000000000000000000000]
store_ln0                        (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
store_ln456                      (store            ) [ 000000000000000000000000000]
br_ln0                           (br               ) [ 000000000000000000000000000]
i_11                             (load             ) [ 000000000000000000000000000]
icmp_ln468                       (icmp             ) [ 011111111111111111111110000]
empty                            (speclooptripcount) [ 000000000000000000000000000]
add_ln468                        (add              ) [ 000000000000000000000000000]
br_ln468                         (br               ) [ 000000000000000000000000000]
empty_124                        (trunc            ) [ 000000000000000000000000000]
p_shl                            (bitconcatenate   ) [ 000000000000000000000000000]
p_shl_cast                       (zext             ) [ 000000000000000000000000000]
empty_125                        (shl              ) [ 000000000000000000000000000]
p_shl13_cast                     (zext             ) [ 000000000000000000000000000]
empty_126                        (add              ) [ 011111111111111100000000000]
store_ln468                      (store            ) [ 000000000000000000000000000]
zext_ln476_10                    (zext             ) [ 001110000000001110000000000]
or_ln476                         (or               ) [ 000000000000000000000000000]
zext_ln476_11                    (zext             ) [ 001110000000001110000000000]
add_ln476                        (add              ) [ 000000000000000000000000000]
zext_ln476_12                    (zext             ) [ 001110000000001110000000000]
add_ln476_2                      (add              ) [ 000000000000000000000000000]
zext_ln476_13                    (zext             ) [ 001110000000001110000000000]
add_ln476_3                      (add              ) [ 000000000000000000000000000]
zext_ln476_14                    (zext             ) [ 001110000000001110000000000]
add_ln476_5                      (add              ) [ 000000000000000000000000000]
zext_ln476_15                    (zext             ) [ 001110000000001110000000000]
add_ln476_6                      (add              ) [ 000000000000000000000000000]
zext_ln476_16                    (zext             ) [ 001110000000001110000000000]
urem_ln476                       (urem             ) [ 011010000000000011100000000]
mul_ln476                        (mul              ) [ 000000000000000000000000000]
tmp_10                           (partselect       ) [ 000000000000000000000000000]
zext_ln476                       (zext             ) [ 000000000000000000000000000]
trunc_ln                         (partselect       ) [ 010000000000000001000000000]
weights_0_addr                   (getelementptr    ) [ 010000000000000001000000000]
weights_1_addr                   (getelementptr    ) [ 010000000000000001000000000]
weights_2_addr                   (getelementptr    ) [ 010000000000000001000000000]
mul_ln476_1                      (mul              ) [ 000000000000000000000000000]
tmp_11                           (partselect       ) [ 000000000000000000000000000]
zext_ln476_1                     (zext             ) [ 000000000000000000000000000]
weights_0_addr_1                 (getelementptr    ) [ 010000000000000001000000000]
weights_1_addr_1                 (getelementptr    ) [ 010000000000000001000000000]
weights_2_addr_1                 (getelementptr    ) [ 010000000000000001000000000]
mul_ln476_2                      (mul              ) [ 000000000000000000000000000]
tmp_12                           (partselect       ) [ 000000000000000000000000000]
zext_ln476_2                     (zext             ) [ 000000000000000000000000000]
weights_0_addr_2                 (getelementptr    ) [ 010000000000000001000000000]
weights_1_addr_2                 (getelementptr    ) [ 010000000000000001000000000]
weights_2_addr_2                 (getelementptr    ) [ 010000000000000001000000000]
add_ln476_1                      (add              ) [ 000000000000000000000000000]
zext_ln476_3                     (zext             ) [ 000000000000000000000000000]
weights_0_addr_3                 (getelementptr    ) [ 010000000000000001000000000]
weights_1_addr_3                 (getelementptr    ) [ 010000000000000001000000000]
weights_2_addr_3                 (getelementptr    ) [ 010000000000000001000000000]
mul_ln476_3                      (mul              ) [ 000000000000000000000000000]
tmp_13                           (partselect       ) [ 000000000000000000000000000]
zext_ln476_4                     (zext             ) [ 000000000000000000000000000]
weights_0_addr_4                 (getelementptr    ) [ 010000000000000001000000000]
weights_1_addr_4                 (getelementptr    ) [ 010000000000000001000000000]
weights_2_addr_4                 (getelementptr    ) [ 010000000000000001000000000]
mul_ln476_4                      (mul              ) [ 000000000000000000000000000]
tmp_14                           (partselect       ) [ 000000000000000000000000000]
zext_ln476_5                     (zext             ) [ 000000000000000000000000000]
weights_0_addr_5                 (getelementptr    ) [ 010000000000000001000000000]
weights_1_addr_5                 (getelementptr    ) [ 010000000000000001000000000]
weights_2_addr_5                 (getelementptr    ) [ 010000000000000001000000000]
mul_ln476_5                      (mul              ) [ 000000000000000000000000000]
tmp_15                           (partselect       ) [ 010000000000000001000000000]
mul_ln476_6                      (mul              ) [ 000000000000000000000000000]
tmp_16                           (partselect       ) [ 010000000000000001000000000]
dense_feature_map_stream128_read (read             ) [ 001000000000000000100000000]
weights_0_load                   (load             ) [ 000000000000000000000000000]
weights_1_load                   (load             ) [ 000000000000000000000000000]
weights_2_load                   (load             ) [ 000000000000000000000000000]
tmp                              (mux              ) [ 001100000000000000110000000]
weights_0_load_1                 (load             ) [ 000000000000000000000000000]
weights_1_load_1                 (load             ) [ 000000000000000000000000000]
weights_2_load_1                 (load             ) [ 000000000000000000000000000]
tmp_6                            (mux              ) [ 001100000000000000110000000]
weights_0_load_2                 (load             ) [ 000000000000000000000000000]
weights_1_load_2                 (load             ) [ 000000000000000000000000000]
weights_2_load_2                 (load             ) [ 000000000000000000000000000]
tmp_7                            (mux              ) [ 001100000000000000110000000]
weights_0_load_3                 (load             ) [ 000000000000000000000000000]
weights_1_load_3                 (load             ) [ 000000000000000000000000000]
weights_2_load_3                 (load             ) [ 000000000000000000000000000]
tmp_8                            (mux              ) [ 001110000000000000111000000]
weights_0_load_4                 (load             ) [ 000000000000000000000000000]
weights_1_load_4                 (load             ) [ 000000000000000000000000000]
weights_2_load_4                 (load             ) [ 000000000000000000000000000]
tmp_9                            (mux              ) [ 001110000000000000111000000]
weights_0_load_5                 (load             ) [ 000000000000000000000000000]
weights_1_load_5                 (load             ) [ 000000000000000000000000000]
weights_2_load_5                 (load             ) [ 000000000000000000000000000]
tmp_s                            (mux              ) [ 001110000000000000111000000]
add_ln476_4                      (add              ) [ 000000000000000000000000000]
zext_ln476_6                     (zext             ) [ 000000000000000000000000000]
weights_0_addr_6                 (getelementptr    ) [ 001000000000000000100000000]
weights_1_addr_6                 (getelementptr    ) [ 001000000000000000100000000]
weights_2_addr_6                 (getelementptr    ) [ 001000000000000000100000000]
zext_ln476_7                     (zext             ) [ 000000000000000000000000000]
weights_0_addr_7                 (getelementptr    ) [ 001000000000000000100000000]
weights_1_addr_7                 (getelementptr    ) [ 001000000000000000100000000]
weights_2_addr_7                 (getelementptr    ) [ 001000000000000000100000000]
zext_ln476_8                     (zext             ) [ 000000000000000000000000000]
weights_0_addr_8                 (getelementptr    ) [ 001000000000000000100000000]
weights_1_addr_8                 (getelementptr    ) [ 001000000000000000100000000]
weights_2_addr_8                 (getelementptr    ) [ 001000000000000000100000000]
add_ln476_7                      (add              ) [ 000000000000000000000000000]
zext_ln476_9                     (zext             ) [ 000000000000000000000000000]
weights_0_addr_9                 (getelementptr    ) [ 001000000000000000100000000]
weights_1_addr_9                 (getelementptr    ) [ 001000000000000000100000000]
weights_2_addr_9                 (getelementptr    ) [ 001000000000000000100000000]
tmp_17                           (bitcast          ) [ 011110000000000000011110000]
weights_0_load_6                 (load             ) [ 000000000000000000000000000]
weights_1_load_6                 (load             ) [ 000000000000000000000000000]
weights_2_load_6                 (load             ) [ 000000000000000000000000000]
tmp_1                            (mux              ) [ 010110000000000000011100000]
weights_0_load_7                 (load             ) [ 000000000000000000000000000]
weights_1_load_7                 (load             ) [ 000000000000000000000000000]
weights_2_load_7                 (load             ) [ 000000000000000000000000000]
tmp_2                            (mux              ) [ 010110000000000000011100000]
weights_0_load_8                 (load             ) [ 000000000000000000000000000]
weights_1_load_8                 (load             ) [ 000000000000000000000000000]
weights_2_load_8                 (load             ) [ 000000000000000000000000000]
tmp_3                            (mux              ) [ 010110000000000000011100000]
weights_0_load_9                 (load             ) [ 000000000000000000000000000]
weights_1_load_9                 (load             ) [ 000000000000000000000000000]
weights_2_load_9                 (load             ) [ 000000000000000000000000000]
tmp_4                            (mux              ) [ 011110000000000000011110000]
mul                              (fmul             ) [ 011010000000000000001110000]
mul15_1                          (fmul             ) [ 011010000000000000001110000]
mul15_2                          (fmul             ) [ 011010000000000000001110000]
softmax_max_10_load_1            (load             ) [ 011000000000000000000110000]
softmax_max_11_load_1            (load             ) [ 011000000000000000000110000]
softmax_max_12_load_1            (load             ) [ 011000000000000000000110000]
mul15_3                          (fmul             ) [ 011100000000000000000111000]
mul15_4                          (fmul             ) [ 011100000000000000000111000]
mul15_5                          (fmul             ) [ 011100000000000000000111000]
softmax_max_13_load_1            (load             ) [ 001100000000000000000011000]
softmax_max_14_load_1            (load             ) [ 001100000000000000000011000]
softmax_max_15_load_1            (load             ) [ 001100000000000000000011000]
mul15_6                          (fmul             ) [ 001110000000000000000011100]
mul15_7                          (fmul             ) [ 001110000000000000000011100]
mul15_8                          (fmul             ) [ 001110000000000000000011100]
softmax_max_16_load_1            (load             ) [ 000110000000000000000001100]
softmax_max_17_load_1            (load             ) [ 000110000000000000000001100]
softmax_max_18_load_1            (load             ) [ 000110000000000000000001100]
softmax_max                      (fadd             ) [ 000100000000000000000001000]
softmax_max_1                    (fadd             ) [ 000100000000000000000001000]
softmax_max_2                    (fadd             ) [ 000100000000000000000001000]
mul15_9                          (fmul             ) [ 010110000000000000000001110]
softmax_max_19_load_1            (load             ) [ 010010000000000000000000110]
softmax_max_3                    (fadd             ) [ 000010000000000000000000100]
softmax_max_4                    (fadd             ) [ 000010000000000000000000100]
softmax_max_5                    (fadd             ) [ 000010000000000000000000100]
store_ln468                      (store            ) [ 000000000000000000000000000]
store_ln468                      (store            ) [ 000000000000000000000000000]
store_ln468                      (store            ) [ 000000000000000000000000000]
softmax_max_6                    (fadd             ) [ 010000000000000000000000010]
softmax_max_7                    (fadd             ) [ 010000000000000000000000010]
softmax_max_8                    (fadd             ) [ 010000000000000000000000010]
store_ln468                      (store            ) [ 000000000000000000000000000]
store_ln468                      (store            ) [ 000000000000000000000000000]
store_ln468                      (store            ) [ 000000000000000000000000000]
softmax_max_9                    (fadd             ) [ 001000000000000000000000001]
store_ln468                      (store            ) [ 000000000000000000000000000]
store_ln468                      (store            ) [ 000000000000000000000000000]
store_ln468                      (store            ) [ 000000000000000000000000000]
specpipeline_ln470               (specpipeline     ) [ 000000000000000000000000000]
specloopname_ln0                 (specloopname     ) [ 000000000000000000000000000]
store_ln468                      (store            ) [ 000000000000000000000000000]
br_ln468                         (br               ) [ 000000000000000000000000000]
softmax_max_10_load              (load             ) [ 000000000000000000000000000]
softmax_max_11_load              (load             ) [ 000000000000000000000000000]
softmax_max_12_load              (load             ) [ 000000000000000000000000000]
softmax_max_13_load              (load             ) [ 000000000000000000000000000]
softmax_max_14_load              (load             ) [ 000000000000000000000000000]
softmax_max_15_load              (load             ) [ 000000000000000000000000000]
softmax_max_16_load              (load             ) [ 000000000000000000000000000]
softmax_max_17_load              (load             ) [ 000000000000000000000000000]
softmax_max_18_load              (load             ) [ 000000000000000000000000000]
softmax_max_19_load              (load             ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
write_ln0                        (write            ) [ 000000000000000000000000000]
ret_ln0                          (ret              ) [ 000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_9_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_9_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sum_8_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_8_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sum_7_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_7_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sum_6_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_6_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sum_5_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_5_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sum_4_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_4_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sum_3_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_3_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sum_2_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_2_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_1_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_1_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sum_reload">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_reload"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_feature_map_stream128">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_feature_map_stream128"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="add18_945_out">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_945_out"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="add18_843_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_843_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="add18_741_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_741_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="add18_639_out">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_639_out"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="add18_537_out">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_537_out"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="add18_435_out">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_435_out"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="add18_333_out">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_333_out"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="add18_231_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_231_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="add18_129_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add18_129_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="add1827_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add1827_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="softmax_max_10_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_10/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="softmax_max_11_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_11/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="softmax_max_12_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_12/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="softmax_max_13_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_13/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="softmax_max_14_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_14/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="softmax_max_15_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_15/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="softmax_max_16_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_16/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="softmax_max_17_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_17/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="softmax_max_18_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_18/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="softmax_max_19_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="softmax_max_19/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sum_reload_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_reload_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="sum_1_reload_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_1_reload_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="sum_2_reload_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_2_reload_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sum_3_reload_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_3_reload_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sum_4_reload_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_4_reload_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="sum_5_reload_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_5_reload_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sum_6_reload_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_6_reload_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="sum_7_reload_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_7_reload_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sum_8_reload_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_8_reload_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sum_9_reload_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="0"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sum_9_reload_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="dense_feature_map_stream128_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_feature_map_stream128_read/17 "/>
</bind>
</comp>

<comp id="234" class="1004" name="write_ln0_write_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="0" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="32" slack="0"/>
<pin id="238" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="241" class="1004" name="write_ln0_write_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="248" class="1004" name="write_ln0_write_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="0" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="32" slack="0"/>
<pin id="252" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="255" class="1004" name="write_ln0_write_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="262" class="1004" name="write_ln0_write_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="269" class="1004" name="write_ln0_write_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="0" slack="0"/>
<pin id="271" dir="0" index="1" bw="32" slack="0"/>
<pin id="272" dir="0" index="2" bw="32" slack="0"/>
<pin id="273" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="276" class="1004" name="write_ln0_write_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="0" index="2" bw="32" slack="0"/>
<pin id="280" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="283" class="1004" name="write_ln0_write_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="0" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="290" class="1004" name="write_ln0_write_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="0" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="0" index="2" bw="32" slack="0"/>
<pin id="294" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="297" class="1004" name="write_ln0_write_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="0" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="32" slack="0"/>
<pin id="301" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/22 "/>
</bind>
</comp>

<comp id="304" class="1004" name="weights_0_addr_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="10" slack="0"/>
<pin id="308" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr/16 "/>
</bind>
</comp>

<comp id="311" class="1004" name="weights_1_addr_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="10" slack="0"/>
<pin id="315" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr/16 "/>
</bind>
</comp>

<comp id="318" class="1004" name="weights_2_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="10" slack="0"/>
<pin id="322" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr/16 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="0"/>
<pin id="412" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="413" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
<pin id="415" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_0_load/16 weights_0_load_1/16 weights_0_load_2/16 weights_0_load_3/16 weights_0_load_4/16 weights_0_load_5/16 weights_0_load_6/17 weights_0_load_7/17 weights_0_load_8/17 weights_0_load_9/17 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="0"/>
<pin id="417" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="418" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
<pin id="420" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_1_load/16 weights_1_load_1/16 weights_1_load_2/16 weights_1_load_3/16 weights_1_load_4/16 weights_1_load_5/16 weights_1_load_6/17 weights_1_load_7/17 weights_1_load_8/17 weights_1_load_9/17 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="9" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="0"/>
<pin id="422" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="423" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="424" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
<pin id="425" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_2_load/16 weights_2_load_1/16 weights_2_load_2/16 weights_2_load_3/16 weights_2_load_4/16 weights_2_load_5/16 weights_2_load_6/17 weights_2_load_7/17 weights_2_load_8/17 weights_2_load_9/17 "/>
</bind>
</comp>

<comp id="343" class="1004" name="weights_0_addr_1_gep_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="0"/>
<pin id="346" dir="0" index="2" bw="10" slack="0"/>
<pin id="347" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_1/16 "/>
</bind>
</comp>

<comp id="350" class="1004" name="weights_1_addr_1_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="10" slack="0"/>
<pin id="354" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_1/16 "/>
</bind>
</comp>

<comp id="357" class="1004" name="weights_2_addr_1_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_1/16 "/>
</bind>
</comp>

<comp id="367" class="1004" name="weights_0_addr_2_gep_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="0" index="2" bw="10" slack="0"/>
<pin id="371" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_2/16 "/>
</bind>
</comp>

<comp id="374" class="1004" name="weights_1_addr_2_gep_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="0" index="2" bw="10" slack="0"/>
<pin id="378" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_2/16 "/>
</bind>
</comp>

<comp id="381" class="1004" name="weights_2_addr_2_gep_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="0" index="2" bw="10" slack="0"/>
<pin id="385" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_2/16 "/>
</bind>
</comp>

<comp id="391" class="1004" name="weights_0_addr_3_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="9" slack="0"/>
<pin id="395" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_3/16 "/>
</bind>
</comp>

<comp id="398" class="1004" name="weights_1_addr_3_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="9" slack="0"/>
<pin id="402" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_3/16 "/>
</bind>
</comp>

<comp id="405" class="1004" name="weights_2_addr_3_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="9" slack="0"/>
<pin id="409" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_3/16 "/>
</bind>
</comp>

<comp id="427" class="1004" name="weights_0_addr_4_gep_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="10" slack="0"/>
<pin id="431" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_4/16 "/>
</bind>
</comp>

<comp id="434" class="1004" name="weights_1_addr_4_gep_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="0" index="2" bw="10" slack="0"/>
<pin id="438" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_4/16 "/>
</bind>
</comp>

<comp id="441" class="1004" name="weights_2_addr_4_gep_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="0" index="2" bw="10" slack="0"/>
<pin id="445" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_4/16 "/>
</bind>
</comp>

<comp id="451" class="1004" name="weights_0_addr_5_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="10" slack="0"/>
<pin id="455" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_5/16 "/>
</bind>
</comp>

<comp id="458" class="1004" name="weights_1_addr_5_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="10" slack="0"/>
<pin id="462" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_5/16 "/>
</bind>
</comp>

<comp id="465" class="1004" name="weights_2_addr_5_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="10" slack="0"/>
<pin id="469" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_5/16 "/>
</bind>
</comp>

<comp id="475" class="1004" name="weights_0_addr_6_gep_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="0" index="1" bw="1" slack="0"/>
<pin id="478" dir="0" index="2" bw="9" slack="0"/>
<pin id="479" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_6/17 "/>
</bind>
</comp>

<comp id="482" class="1004" name="weights_1_addr_6_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="9" slack="0"/>
<pin id="486" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_6/17 "/>
</bind>
</comp>

<comp id="489" class="1004" name="weights_2_addr_6_gep_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="0" index="2" bw="9" slack="0"/>
<pin id="493" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_6/17 "/>
</bind>
</comp>

<comp id="499" class="1004" name="weights_0_addr_7_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="10" slack="0"/>
<pin id="503" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_7/17 "/>
</bind>
</comp>

<comp id="506" class="1004" name="weights_1_addr_7_gep_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="0"/>
<pin id="508" dir="0" index="1" bw="1" slack="0"/>
<pin id="509" dir="0" index="2" bw="10" slack="0"/>
<pin id="510" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_7/17 "/>
</bind>
</comp>

<comp id="513" class="1004" name="weights_2_addr_7_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="10" slack="0"/>
<pin id="517" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_7/17 "/>
</bind>
</comp>

<comp id="523" class="1004" name="weights_0_addr_8_gep_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="1" slack="0"/>
<pin id="526" dir="0" index="2" bw="10" slack="0"/>
<pin id="527" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_8/17 "/>
</bind>
</comp>

<comp id="530" class="1004" name="weights_1_addr_8_gep_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="32" slack="0"/>
<pin id="532" dir="0" index="1" bw="1" slack="0"/>
<pin id="533" dir="0" index="2" bw="10" slack="0"/>
<pin id="534" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_8/17 "/>
</bind>
</comp>

<comp id="537" class="1004" name="weights_2_addr_8_gep_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="0" index="2" bw="10" slack="0"/>
<pin id="541" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_8/17 "/>
</bind>
</comp>

<comp id="547" class="1004" name="weights_0_addr_9_gep_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="9" slack="0"/>
<pin id="551" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_0_addr_9/17 "/>
</bind>
</comp>

<comp id="554" class="1004" name="weights_1_addr_9_gep_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="0" index="2" bw="9" slack="0"/>
<pin id="558" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_1_addr_9/17 "/>
</bind>
</comp>

<comp id="561" class="1004" name="weights_2_addr_9_gep_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="0" index="2" bw="9" slack="0"/>
<pin id="565" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_2_addr_9/17 "/>
</bind>
</comp>

<comp id="571" class="1004" name="grp_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="0" index="1" bw="32" slack="0"/>
<pin id="574" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="softmax_max/20 softmax_max_3/21 softmax_max_6/22 softmax_max_9/23 "/>
</bind>
</comp>

<comp id="575" class="1004" name="grp_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="softmax_max_1/20 softmax_max_4/21 softmax_max_7/22 "/>
</bind>
</comp>

<comp id="579" class="1004" name="grp_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="softmax_max_2/20 softmax_max_5/21 softmax_max_8/22 "/>
</bind>
</comp>

<comp id="583" class="1004" name="grp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="1"/>
<pin id="586" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/18 mul15_3/19 mul15_6/20 mul15_9/21 "/>
</bind>
</comp>

<comp id="587" class="1004" name="grp_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="1"/>
<pin id="590" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul15_1/18 mul15_4/19 mul15_7/20 "/>
</bind>
</comp>

<comp id="591" class="1004" name="grp_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="0" index="1" bw="32" slack="1"/>
<pin id="594" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul15_2/18 mul15_5/19 mul15_8/20 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="32" slack="0"/>
<pin id="599" dir="0" index="3" bw="32" slack="0"/>
<pin id="600" dir="0" index="4" bw="3" slack="2"/>
<pin id="601" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/17 tmp_4/18 "/>
</bind>
</comp>

<comp id="606" class="1004" name="grp_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="32" slack="0"/>
<pin id="610" dir="0" index="3" bw="32" slack="0"/>
<pin id="611" dir="0" index="4" bw="3" slack="2"/>
<pin id="612" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_6/17 tmp_2/18 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="32" slack="0"/>
<pin id="621" dir="0" index="3" bw="32" slack="0"/>
<pin id="622" dir="0" index="4" bw="3" slack="2"/>
<pin id="623" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/17 tmp_3/18 "/>
</bind>
</comp>

<comp id="628" class="1004" name="grp_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="32" slack="0"/>
<pin id="632" dir="0" index="3" bw="32" slack="0"/>
<pin id="633" dir="0" index="4" bw="3" slack="2"/>
<pin id="634" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/17 tmp_1/18 "/>
</bind>
</comp>

<comp id="639" class="1005" name="reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="1"/>
<pin id="641" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max softmax_max_3 softmax_max_6 softmax_max_9 "/>
</bind>
</comp>

<comp id="643" class="1005" name="reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_1 softmax_max_4 softmax_max_7 "/>
</bind>
</comp>

<comp id="647" class="1005" name="reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="1"/>
<pin id="649" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_2 softmax_max_5 softmax_max_8 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln0_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="656" class="1004" name="store_ln456_store_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="store_ln456_store_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln456_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="0"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln456_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="0"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln456_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln456_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="0"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="store_ln456_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln456_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="0"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="696" class="1004" name="store_ln456_store_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="0"/>
<pin id="699" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="701" class="1004" name="store_ln456_store_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="32" slack="0"/>
<pin id="704" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln456/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="i_11_load_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_11/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln468_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="8" slack="0"/>
<pin id="711" dir="0" index="1" bw="8" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln468/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln468_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="1" slack="0"/>
<pin id="718" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln468/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="empty_124_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_124/1 "/>
</bind>
</comp>

<comp id="725" class="1004" name="p_shl_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="10" slack="0"/>
<pin id="727" dir="0" index="1" bw="7" slack="0"/>
<pin id="728" dir="0" index="2" bw="1" slack="0"/>
<pin id="729" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="733" class="1004" name="p_shl_cast_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="737" class="1004" name="empty_125_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="8" slack="0"/>
<pin id="739" dir="0" index="1" bw="1" slack="0"/>
<pin id="740" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_125/1 "/>
</bind>
</comp>

<comp id="743" class="1004" name="p_shl13_cast_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="0"/>
<pin id="745" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl13_cast/1 "/>
</bind>
</comp>

<comp id="747" class="1004" name="empty_126_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="10" slack="0"/>
<pin id="749" dir="0" index="1" bw="8" slack="0"/>
<pin id="750" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_126/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="grp_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="11" slack="0"/>
<pin id="755" dir="0" index="1" bw="3" slack="0"/>
<pin id="756" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln476/1 "/>
</bind>
</comp>

<comp id="759" class="1004" name="store_ln468_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="8" slack="0"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="zext_ln476_10_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="11" slack="12"/>
<pin id="766" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_10/13 "/>
</bind>
</comp>

<comp id="767" class="1004" name="or_ln476_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="11" slack="12"/>
<pin id="769" dir="0" index="1" bw="11" slack="0"/>
<pin id="770" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln476/13 "/>
</bind>
</comp>

<comp id="772" class="1004" name="zext_ln476_11_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="11" slack="0"/>
<pin id="774" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_11/13 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln476_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="11" slack="12"/>
<pin id="778" dir="0" index="1" bw="3" slack="0"/>
<pin id="779" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476/13 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln476_12_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="11" slack="0"/>
<pin id="783" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_12/13 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln476_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="11" slack="12"/>
<pin id="787" dir="0" index="1" bw="4" slack="0"/>
<pin id="788" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476_2/13 "/>
</bind>
</comp>

<comp id="790" class="1004" name="zext_ln476_13_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="11" slack="0"/>
<pin id="792" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_13/13 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln476_3_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="12"/>
<pin id="796" dir="0" index="1" bw="4" slack="0"/>
<pin id="797" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476_3/13 "/>
</bind>
</comp>

<comp id="799" class="1004" name="zext_ln476_14_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="0"/>
<pin id="801" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_14/13 "/>
</bind>
</comp>

<comp id="803" class="1004" name="add_ln476_5_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="11" slack="12"/>
<pin id="805" dir="0" index="1" bw="4" slack="0"/>
<pin id="806" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476_5/13 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln476_15_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="11" slack="0"/>
<pin id="810" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_15/13 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln476_6_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="12"/>
<pin id="814" dir="0" index="1" bw="5" slack="0"/>
<pin id="815" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476_6/13 "/>
</bind>
</comp>

<comp id="817" class="1004" name="zext_ln476_16_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="11" slack="0"/>
<pin id="819" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_16/13 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_10_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="10" slack="0"/>
<pin id="823" dir="0" index="1" bw="23" slack="0"/>
<pin id="824" dir="0" index="2" bw="5" slack="0"/>
<pin id="825" dir="0" index="3" bw="6" slack="0"/>
<pin id="826" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="830" class="1004" name="zext_ln476_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476/16 "/>
</bind>
</comp>

<comp id="837" class="1004" name="trunc_ln_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="9" slack="0"/>
<pin id="839" dir="0" index="1" bw="23" slack="0"/>
<pin id="840" dir="0" index="2" bw="5" slack="0"/>
<pin id="841" dir="0" index="3" bw="6" slack="0"/>
<pin id="842" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/16 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_11_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="10" slack="0"/>
<pin id="848" dir="0" index="1" bw="23" slack="0"/>
<pin id="849" dir="0" index="2" bw="5" slack="0"/>
<pin id="850" dir="0" index="3" bw="6" slack="0"/>
<pin id="851" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/16 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln476_1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="10" slack="0"/>
<pin id="857" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_1/16 "/>
</bind>
</comp>

<comp id="862" class="1004" name="tmp_12_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="10" slack="0"/>
<pin id="864" dir="0" index="1" bw="23" slack="0"/>
<pin id="865" dir="0" index="2" bw="5" slack="0"/>
<pin id="866" dir="0" index="3" bw="6" slack="0"/>
<pin id="867" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/16 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln476_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="10" slack="0"/>
<pin id="873" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_2/16 "/>
</bind>
</comp>

<comp id="878" class="1004" name="add_ln476_1_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="9" slack="0"/>
<pin id="880" dir="0" index="1" bw="1" slack="0"/>
<pin id="881" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476_1/16 "/>
</bind>
</comp>

<comp id="884" class="1004" name="zext_ln476_3_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="9" slack="0"/>
<pin id="886" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_3/16 "/>
</bind>
</comp>

<comp id="891" class="1004" name="tmp_13_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="10" slack="0"/>
<pin id="893" dir="0" index="1" bw="23" slack="0"/>
<pin id="894" dir="0" index="2" bw="5" slack="0"/>
<pin id="895" dir="0" index="3" bw="6" slack="0"/>
<pin id="896" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/16 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln476_4_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="10" slack="0"/>
<pin id="902" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_4/16 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_14_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="0"/>
<pin id="909" dir="0" index="1" bw="23" slack="0"/>
<pin id="910" dir="0" index="2" bw="5" slack="0"/>
<pin id="911" dir="0" index="3" bw="6" slack="0"/>
<pin id="912" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/16 "/>
</bind>
</comp>

<comp id="916" class="1004" name="zext_ln476_5_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="0"/>
<pin id="918" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_5/16 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_15_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="10" slack="0"/>
<pin id="925" dir="0" index="1" bw="23" slack="0"/>
<pin id="926" dir="0" index="2" bw="5" slack="0"/>
<pin id="927" dir="0" index="3" bw="6" slack="0"/>
<pin id="928" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/16 "/>
</bind>
</comp>

<comp id="932" class="1004" name="tmp_16_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="10" slack="0"/>
<pin id="934" dir="0" index="1" bw="23" slack="0"/>
<pin id="935" dir="0" index="2" bw="5" slack="0"/>
<pin id="936" dir="0" index="3" bw="6" slack="0"/>
<pin id="937" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/16 "/>
</bind>
</comp>

<comp id="941" class="1004" name="tmp_9_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="0" index="2" bw="32" slack="0"/>
<pin id="945" dir="0" index="3" bw="32" slack="0"/>
<pin id="946" dir="0" index="4" bw="3" slack="2"/>
<pin id="947" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/17 "/>
</bind>
</comp>

<comp id="952" class="1004" name="tmp_s_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="0" index="2" bw="32" slack="0"/>
<pin id="956" dir="0" index="3" bw="32" slack="0"/>
<pin id="957" dir="0" index="4" bw="3" slack="2"/>
<pin id="958" dir="1" index="5" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/17 "/>
</bind>
</comp>

<comp id="963" class="1004" name="add_ln476_4_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="9" slack="1"/>
<pin id="965" dir="0" index="1" bw="3" slack="0"/>
<pin id="966" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476_4/17 "/>
</bind>
</comp>

<comp id="968" class="1004" name="zext_ln476_6_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="9" slack="0"/>
<pin id="970" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_6/17 "/>
</bind>
</comp>

<comp id="975" class="1004" name="zext_ln476_7_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="10" slack="1"/>
<pin id="977" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_7/17 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln476_8_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="1"/>
<pin id="983" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_8/17 "/>
</bind>
</comp>

<comp id="987" class="1004" name="add_ln476_7_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="9" slack="1"/>
<pin id="989" dir="0" index="1" bw="3" slack="0"/>
<pin id="990" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln476_7/17 "/>
</bind>
</comp>

<comp id="992" class="1004" name="zext_ln476_9_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="9" slack="0"/>
<pin id="994" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln476_9/17 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_17_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_17/18 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="softmax_max_10_load_1_load_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="19"/>
<pin id="1007" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_10_load_1/20 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="softmax_max_11_load_1_load_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="19"/>
<pin id="1011" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_11_load_1/20 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="softmax_max_12_load_1_load_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="19"/>
<pin id="1015" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_12_load_1/20 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="softmax_max_13_load_1_load_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="20"/>
<pin id="1019" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_13_load_1/21 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="softmax_max_14_load_1_load_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="32" slack="20"/>
<pin id="1023" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_14_load_1/21 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="softmax_max_15_load_1_load_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="32" slack="20"/>
<pin id="1027" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_15_load_1/21 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="softmax_max_16_load_1_load_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="32" slack="21"/>
<pin id="1031" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_16_load_1/22 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="softmax_max_17_load_1_load_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="21"/>
<pin id="1035" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_17_load_1/22 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="softmax_max_18_load_1_load_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="21"/>
<pin id="1039" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_18_load_1/22 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="softmax_max_19_load_1_load_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="32" slack="22"/>
<pin id="1043" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_19_load_1/23 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="store_ln468_store_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="0" index="1" bw="32" slack="22"/>
<pin id="1048" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/23 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="store_ln468_store_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="0" index="1" bw="32" slack="22"/>
<pin id="1053" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/23 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="store_ln468_store_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="0" index="1" bw="32" slack="22"/>
<pin id="1058" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/23 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="store_ln468_store_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="0" index="1" bw="32" slack="23"/>
<pin id="1063" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/24 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="store_ln468_store_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="1"/>
<pin id="1067" dir="0" index="1" bw="32" slack="23"/>
<pin id="1068" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/24 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="store_ln468_store_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="32" slack="1"/>
<pin id="1072" dir="0" index="1" bw="32" slack="23"/>
<pin id="1073" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/24 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="store_ln468_store_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="0" index="1" bw="32" slack="24"/>
<pin id="1078" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/25 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="store_ln468_store_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="0" index="1" bw="32" slack="24"/>
<pin id="1083" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/25 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="store_ln468_store_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="1"/>
<pin id="1087" dir="0" index="1" bw="32" slack="24"/>
<pin id="1088" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/25 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="store_ln468_store_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="0" index="1" bw="32" slack="25"/>
<pin id="1093" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln468/26 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="softmax_max_10_load_load_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="21"/>
<pin id="1097" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_10_load/22 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="softmax_max_11_load_load_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="21"/>
<pin id="1101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_11_load/22 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="softmax_max_12_load_load_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="32" slack="21"/>
<pin id="1105" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_12_load/22 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="softmax_max_13_load_load_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="21"/>
<pin id="1109" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_13_load/22 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="softmax_max_14_load_load_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="21"/>
<pin id="1113" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_14_load/22 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="softmax_max_15_load_load_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="21"/>
<pin id="1117" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_15_load/22 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="softmax_max_16_load_load_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="21"/>
<pin id="1121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_16_load/22 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="softmax_max_17_load_load_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="32" slack="21"/>
<pin id="1125" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_17_load/22 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="softmax_max_18_load_load_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="21"/>
<pin id="1129" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_18_load/22 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="softmax_max_19_load_load_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="21"/>
<pin id="1133" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_max_19_load/22 "/>
</bind>
</comp>

<comp id="1135" class="1007" name="grp_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="11" slack="0"/>
<pin id="1137" dir="0" index="1" bw="12" slack="0"/>
<pin id="1138" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln476/13 "/>
</bind>
</comp>

<comp id="1143" class="1007" name="grp_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="11" slack="0"/>
<pin id="1145" dir="0" index="1" bw="12" slack="0"/>
<pin id="1146" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln476_1/13 "/>
</bind>
</comp>

<comp id="1150" class="1007" name="grp_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="11" slack="0"/>
<pin id="1152" dir="0" index="1" bw="12" slack="0"/>
<pin id="1153" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln476_2/13 "/>
</bind>
</comp>

<comp id="1157" class="1007" name="grp_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="11" slack="0"/>
<pin id="1159" dir="0" index="1" bw="12" slack="0"/>
<pin id="1160" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln476_3/13 "/>
</bind>
</comp>

<comp id="1164" class="1007" name="grp_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="11" slack="0"/>
<pin id="1166" dir="0" index="1" bw="12" slack="0"/>
<pin id="1167" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln476_4/13 "/>
</bind>
</comp>

<comp id="1171" class="1007" name="grp_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="11" slack="0"/>
<pin id="1173" dir="0" index="1" bw="12" slack="0"/>
<pin id="1174" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln476_5/13 "/>
</bind>
</comp>

<comp id="1178" class="1007" name="grp_fu_1178">
<pin_list>
<pin id="1179" dir="0" index="0" bw="11" slack="0"/>
<pin id="1180" dir="0" index="1" bw="12" slack="0"/>
<pin id="1181" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln476_6/13 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="softmax_max_10_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="32" slack="0"/>
<pin id="1187" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_10 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="softmax_max_11_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="32" slack="0"/>
<pin id="1195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_11 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="softmax_max_12_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="0"/>
<pin id="1203" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_12 "/>
</bind>
</comp>

<comp id="1209" class="1005" name="softmax_max_13_reg_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="32" slack="0"/>
<pin id="1211" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_13 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="softmax_max_14_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="0"/>
<pin id="1219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_14 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="softmax_max_15_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_15 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="softmax_max_16_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="32" slack="0"/>
<pin id="1235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_16 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="softmax_max_17_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="0"/>
<pin id="1243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_17 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="softmax_max_18_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="32" slack="0"/>
<pin id="1251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_18 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="softmax_max_19_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="0"/>
<pin id="1259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="softmax_max_19 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="i_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="8" slack="0"/>
<pin id="1267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1272" class="1005" name="icmp_ln468_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln468 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="empty_126_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="11" slack="1"/>
<pin id="1278" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="empty_126 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="zext_ln476_10_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="23" slack="1"/>
<pin id="1290" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln476_10 "/>
</bind>
</comp>

<comp id="1293" class="1005" name="zext_ln476_11_reg_1293">
<pin_list>
<pin id="1294" dir="0" index="0" bw="23" slack="1"/>
<pin id="1295" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln476_11 "/>
</bind>
</comp>

<comp id="1298" class="1005" name="zext_ln476_12_reg_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="23" slack="1"/>
<pin id="1300" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln476_12 "/>
</bind>
</comp>

<comp id="1303" class="1005" name="zext_ln476_13_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="23" slack="1"/>
<pin id="1305" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln476_13 "/>
</bind>
</comp>

<comp id="1308" class="1005" name="zext_ln476_14_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="23" slack="1"/>
<pin id="1310" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln476_14 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="zext_ln476_15_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="23" slack="1"/>
<pin id="1315" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln476_15 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="zext_ln476_16_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="23" slack="1"/>
<pin id="1320" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln476_16 "/>
</bind>
</comp>

<comp id="1323" class="1005" name="urem_ln476_reg_1323">
<pin_list>
<pin id="1324" dir="0" index="0" bw="11" slack="1"/>
<pin id="1325" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="urem_ln476 "/>
</bind>
</comp>

<comp id="1333" class="1005" name="trunc_ln_reg_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="9" slack="1"/>
<pin id="1335" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1339" class="1005" name="weights_0_addr_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="9" slack="1"/>
<pin id="1341" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr "/>
</bind>
</comp>

<comp id="1344" class="1005" name="weights_1_addr_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="9" slack="1"/>
<pin id="1346" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr "/>
</bind>
</comp>

<comp id="1349" class="1005" name="weights_2_addr_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="9" slack="1"/>
<pin id="1351" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr "/>
</bind>
</comp>

<comp id="1354" class="1005" name="weights_0_addr_1_reg_1354">
<pin_list>
<pin id="1355" dir="0" index="0" bw="9" slack="1"/>
<pin id="1356" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_1 "/>
</bind>
</comp>

<comp id="1359" class="1005" name="weights_1_addr_1_reg_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="9" slack="1"/>
<pin id="1361" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_1 "/>
</bind>
</comp>

<comp id="1364" class="1005" name="weights_2_addr_1_reg_1364">
<pin_list>
<pin id="1365" dir="0" index="0" bw="9" slack="1"/>
<pin id="1366" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_1 "/>
</bind>
</comp>

<comp id="1369" class="1005" name="weights_0_addr_2_reg_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="9" slack="1"/>
<pin id="1371" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_2 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="weights_1_addr_2_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="9" slack="1"/>
<pin id="1376" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_2 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="weights_2_addr_2_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="9" slack="1"/>
<pin id="1381" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_2 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="weights_0_addr_3_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="9" slack="1"/>
<pin id="1386" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_3 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="weights_1_addr_3_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="9" slack="1"/>
<pin id="1391" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_3 "/>
</bind>
</comp>

<comp id="1394" class="1005" name="weights_2_addr_3_reg_1394">
<pin_list>
<pin id="1395" dir="0" index="0" bw="9" slack="1"/>
<pin id="1396" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_3 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="weights_0_addr_4_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="9" slack="1"/>
<pin id="1401" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_4 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="weights_1_addr_4_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="9" slack="1"/>
<pin id="1406" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_4 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="weights_2_addr_4_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="9" slack="1"/>
<pin id="1411" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_4 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="weights_0_addr_5_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="9" slack="1"/>
<pin id="1416" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_5 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="weights_1_addr_5_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="9" slack="1"/>
<pin id="1421" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_5 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="weights_2_addr_5_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="9" slack="1"/>
<pin id="1426" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_5 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="tmp_15_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="10" slack="1"/>
<pin id="1431" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="tmp_16_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="10" slack="1"/>
<pin id="1436" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="1439" class="1005" name="dense_feature_map_stream128_read_reg_1439">
<pin_list>
<pin id="1440" dir="0" index="0" bw="32" slack="1"/>
<pin id="1441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_feature_map_stream128_read "/>
</bind>
</comp>

<comp id="1444" class="1005" name="tmp_reg_1444">
<pin_list>
<pin id="1445" dir="0" index="0" bw="32" slack="1"/>
<pin id="1446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1449" class="1005" name="tmp_6_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="32" slack="1"/>
<pin id="1451" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1454" class="1005" name="tmp_7_reg_1454">
<pin_list>
<pin id="1455" dir="0" index="0" bw="32" slack="1"/>
<pin id="1456" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1459" class="1005" name="tmp_8_reg_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="2"/>
<pin id="1461" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1464" class="1005" name="tmp_9_reg_1464">
<pin_list>
<pin id="1465" dir="0" index="0" bw="32" slack="2"/>
<pin id="1466" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1469" class="1005" name="tmp_s_reg_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="2"/>
<pin id="1471" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1474" class="1005" name="weights_0_addr_6_reg_1474">
<pin_list>
<pin id="1475" dir="0" index="0" bw="9" slack="1"/>
<pin id="1476" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_6 "/>
</bind>
</comp>

<comp id="1479" class="1005" name="weights_1_addr_6_reg_1479">
<pin_list>
<pin id="1480" dir="0" index="0" bw="9" slack="1"/>
<pin id="1481" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_6 "/>
</bind>
</comp>

<comp id="1484" class="1005" name="weights_2_addr_6_reg_1484">
<pin_list>
<pin id="1485" dir="0" index="0" bw="9" slack="1"/>
<pin id="1486" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_6 "/>
</bind>
</comp>

<comp id="1489" class="1005" name="weights_0_addr_7_reg_1489">
<pin_list>
<pin id="1490" dir="0" index="0" bw="9" slack="1"/>
<pin id="1491" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_7 "/>
</bind>
</comp>

<comp id="1494" class="1005" name="weights_1_addr_7_reg_1494">
<pin_list>
<pin id="1495" dir="0" index="0" bw="9" slack="1"/>
<pin id="1496" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_7 "/>
</bind>
</comp>

<comp id="1499" class="1005" name="weights_2_addr_7_reg_1499">
<pin_list>
<pin id="1500" dir="0" index="0" bw="9" slack="1"/>
<pin id="1501" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_7 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="weights_0_addr_8_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="9" slack="1"/>
<pin id="1506" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_8 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="weights_1_addr_8_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="9" slack="1"/>
<pin id="1511" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_8 "/>
</bind>
</comp>

<comp id="1514" class="1005" name="weights_2_addr_8_reg_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="9" slack="1"/>
<pin id="1516" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_8 "/>
</bind>
</comp>

<comp id="1519" class="1005" name="weights_0_addr_9_reg_1519">
<pin_list>
<pin id="1520" dir="0" index="0" bw="9" slack="1"/>
<pin id="1521" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_0_addr_9 "/>
</bind>
</comp>

<comp id="1524" class="1005" name="weights_1_addr_9_reg_1524">
<pin_list>
<pin id="1525" dir="0" index="0" bw="9" slack="1"/>
<pin id="1526" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_1_addr_9 "/>
</bind>
</comp>

<comp id="1529" class="1005" name="weights_2_addr_9_reg_1529">
<pin_list>
<pin id="1530" dir="0" index="0" bw="9" slack="1"/>
<pin id="1531" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="weights_2_addr_9 "/>
</bind>
</comp>

<comp id="1534" class="1005" name="tmp_17_reg_1534">
<pin_list>
<pin id="1535" dir="0" index="0" bw="32" slack="1"/>
<pin id="1536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp_1_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="32" slack="2"/>
<pin id="1543" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1546" class="1005" name="tmp_2_reg_1546">
<pin_list>
<pin id="1547" dir="0" index="0" bw="32" slack="2"/>
<pin id="1548" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1551" class="1005" name="tmp_3_reg_1551">
<pin_list>
<pin id="1552" dir="0" index="0" bw="32" slack="2"/>
<pin id="1553" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1556" class="1005" name="tmp_4_reg_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="32" slack="3"/>
<pin id="1558" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1561" class="1005" name="mul_reg_1561">
<pin_list>
<pin id="1562" dir="0" index="0" bw="32" slack="1"/>
<pin id="1563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="1566" class="1005" name="mul15_1_reg_1566">
<pin_list>
<pin id="1567" dir="0" index="0" bw="32" slack="1"/>
<pin id="1568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_1 "/>
</bind>
</comp>

<comp id="1571" class="1005" name="mul15_2_reg_1571">
<pin_list>
<pin id="1572" dir="0" index="0" bw="32" slack="1"/>
<pin id="1573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_2 "/>
</bind>
</comp>

<comp id="1576" class="1005" name="softmax_max_10_load_1_reg_1576">
<pin_list>
<pin id="1577" dir="0" index="0" bw="32" slack="1"/>
<pin id="1578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_10_load_1 "/>
</bind>
</comp>

<comp id="1581" class="1005" name="softmax_max_11_load_1_reg_1581">
<pin_list>
<pin id="1582" dir="0" index="0" bw="32" slack="1"/>
<pin id="1583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_11_load_1 "/>
</bind>
</comp>

<comp id="1586" class="1005" name="softmax_max_12_load_1_reg_1586">
<pin_list>
<pin id="1587" dir="0" index="0" bw="32" slack="1"/>
<pin id="1588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_12_load_1 "/>
</bind>
</comp>

<comp id="1591" class="1005" name="mul15_3_reg_1591">
<pin_list>
<pin id="1592" dir="0" index="0" bw="32" slack="1"/>
<pin id="1593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_3 "/>
</bind>
</comp>

<comp id="1596" class="1005" name="mul15_4_reg_1596">
<pin_list>
<pin id="1597" dir="0" index="0" bw="32" slack="1"/>
<pin id="1598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_4 "/>
</bind>
</comp>

<comp id="1601" class="1005" name="mul15_5_reg_1601">
<pin_list>
<pin id="1602" dir="0" index="0" bw="32" slack="1"/>
<pin id="1603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_5 "/>
</bind>
</comp>

<comp id="1606" class="1005" name="softmax_max_13_load_1_reg_1606">
<pin_list>
<pin id="1607" dir="0" index="0" bw="32" slack="1"/>
<pin id="1608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_13_load_1 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="softmax_max_14_load_1_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="32" slack="1"/>
<pin id="1613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_14_load_1 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="softmax_max_15_load_1_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="32" slack="1"/>
<pin id="1618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_15_load_1 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="mul15_6_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="32" slack="1"/>
<pin id="1623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_6 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="mul15_7_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="32" slack="1"/>
<pin id="1628" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_7 "/>
</bind>
</comp>

<comp id="1631" class="1005" name="mul15_8_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="32" slack="1"/>
<pin id="1633" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_8 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="softmax_max_16_load_1_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="32" slack="1"/>
<pin id="1638" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_16_load_1 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="softmax_max_17_load_1_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="1"/>
<pin id="1643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_17_load_1 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="softmax_max_18_load_1_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="32" slack="1"/>
<pin id="1648" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_18_load_1 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="mul15_9_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="32" slack="1"/>
<pin id="1653" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_9 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="softmax_max_19_load_1_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="32" slack="1"/>
<pin id="1658" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="softmax_max_19_load_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="48" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="48" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="48" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="48" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="48" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="48" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="48" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="48" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="60" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="60" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="60" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="60" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="10" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="60" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="60" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="60" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="2" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="60" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="106" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="20" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="122" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="28" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="122" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="122" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="32" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="260"><net_src comp="122" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="267"><net_src comp="122" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="122" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="122" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="122" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="122" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="44" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="302"><net_src comp="122" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="46" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="22" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="102" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="102" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="102" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="304" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="311" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="318" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="22" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="102" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="24" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="102" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="26" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="102" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="343" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="365"><net_src comp="350" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="366"><net_src comp="357" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="372"><net_src comp="22" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="102" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="24" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="102" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="386"><net_src comp="26" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="387"><net_src comp="102" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="388"><net_src comp="367" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="389"><net_src comp="374" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="390"><net_src comp="381" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="396"><net_src comp="22" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="102" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="24" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="102" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="26" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="102" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="391" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="421"><net_src comp="398" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="426"><net_src comp="405" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="432"><net_src comp="22" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="102" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="439"><net_src comp="24" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="102" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="26" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="102" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="427" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="449"><net_src comp="434" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="450"><net_src comp="441" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="456"><net_src comp="22" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="102" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="463"><net_src comp="24" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="102" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="102" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="451" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="473"><net_src comp="458" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="474"><net_src comp="465" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="480"><net_src comp="22" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="102" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="24" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="102" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="494"><net_src comp="26" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="102" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="475" pin="3"/><net_sink comp="325" pin=2"/></net>

<net id="497"><net_src comp="482" pin="3"/><net_sink comp="331" pin=2"/></net>

<net id="498"><net_src comp="489" pin="3"/><net_sink comp="337" pin=2"/></net>

<net id="504"><net_src comp="22" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="102" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="24" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="102" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="518"><net_src comp="26" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="102" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="520"><net_src comp="499" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="521"><net_src comp="506" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="522"><net_src comp="513" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="528"><net_src comp="22" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="102" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="24" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="536"><net_src comp="102" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="26" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="102" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="523" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="545"><net_src comp="530" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="546"><net_src comp="537" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="552"><net_src comp="22" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="102" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="559"><net_src comp="24" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="560"><net_src comp="102" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="26" pin="0"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="102" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="547" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="569"><net_src comp="554" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="570"><net_src comp="561" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="602"><net_src comp="108" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="325" pin="3"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="331" pin="3"/><net_sink comp="595" pin=2"/></net>

<net id="605"><net_src comp="337" pin="3"/><net_sink comp="595" pin=3"/></net>

<net id="613"><net_src comp="108" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="614"><net_src comp="331" pin="3"/><net_sink comp="606" pin=1"/></net>

<net id="615"><net_src comp="337" pin="3"/><net_sink comp="606" pin=2"/></net>

<net id="616"><net_src comp="325" pin="3"/><net_sink comp="606" pin=3"/></net>

<net id="624"><net_src comp="108" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="337" pin="3"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="325" pin="3"/><net_sink comp="617" pin=2"/></net>

<net id="627"><net_src comp="331" pin="3"/><net_sink comp="617" pin=3"/></net>

<net id="635"><net_src comp="108" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="325" pin="7"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="331" pin="7"/><net_sink comp="628" pin=2"/></net>

<net id="638"><net_src comp="337" pin="7"/><net_sink comp="628" pin=3"/></net>

<net id="642"><net_src comp="571" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="575" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="650"><net_src comp="579" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="655"><net_src comp="62" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="660"><net_src comp="222" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="665"><net_src comp="216" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="210" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="204" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="198" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="192" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="186" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="180" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="174" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="705"><net_src comp="168" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="64" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="706" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="70" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="706" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="730"><net_src comp="72" pin="0"/><net_sink comp="725" pin=0"/></net>

<net id="731"><net_src comp="721" pin="1"/><net_sink comp="725" pin=1"/></net>

<net id="732"><net_src comp="74" pin="0"/><net_sink comp="725" pin=2"/></net>

<net id="736"><net_src comp="725" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="706" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="70" pin="0"/><net_sink comp="737" pin=1"/></net>

<net id="746"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="733" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="743" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="757"><net_src comp="747" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="76" pin="0"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="715" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="771"><net_src comp="80" pin="0"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="767" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="82" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="776" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="84" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="785" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="86" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="794" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="88" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="803" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="816"><net_src comp="90" pin="0"/><net_sink comp="812" pin=1"/></net>

<net id="820"><net_src comp="812" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="827"><net_src comp="92" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="94" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="829"><net_src comp="96" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="833"><net_src comp="821" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="843"><net_src comp="98" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="94" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="845"><net_src comp="100" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="852"><net_src comp="92" pin="0"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="94" pin="0"/><net_sink comp="846" pin=2"/></net>

<net id="854"><net_src comp="96" pin="0"/><net_sink comp="846" pin=3"/></net>

<net id="858"><net_src comp="846" pin="4"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="868"><net_src comp="92" pin="0"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="94" pin="0"/><net_sink comp="862" pin=2"/></net>

<net id="870"><net_src comp="96" pin="0"/><net_sink comp="862" pin=3"/></net>

<net id="874"><net_src comp="862" pin="4"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="367" pin=2"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="882"><net_src comp="837" pin="4"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="104" pin="0"/><net_sink comp="878" pin=1"/></net>

<net id="887"><net_src comp="878" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="890"><net_src comp="884" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="897"><net_src comp="92" pin="0"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="94" pin="0"/><net_sink comp="891" pin=2"/></net>

<net id="899"><net_src comp="96" pin="0"/><net_sink comp="891" pin=3"/></net>

<net id="903"><net_src comp="891" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="905"><net_src comp="900" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="906"><net_src comp="900" pin="1"/><net_sink comp="441" pin=2"/></net>

<net id="913"><net_src comp="92" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="914"><net_src comp="94" pin="0"/><net_sink comp="907" pin=2"/></net>

<net id="915"><net_src comp="96" pin="0"/><net_sink comp="907" pin=3"/></net>

<net id="919"><net_src comp="907" pin="4"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="921"><net_src comp="916" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="922"><net_src comp="916" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="929"><net_src comp="92" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="930"><net_src comp="94" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="931"><net_src comp="96" pin="0"/><net_sink comp="923" pin=3"/></net>

<net id="938"><net_src comp="92" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="939"><net_src comp="94" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="940"><net_src comp="96" pin="0"/><net_sink comp="932" pin=3"/></net>

<net id="948"><net_src comp="108" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="331" pin="7"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="337" pin="7"/><net_sink comp="941" pin=2"/></net>

<net id="951"><net_src comp="325" pin="7"/><net_sink comp="941" pin=3"/></net>

<net id="959"><net_src comp="108" pin="0"/><net_sink comp="952" pin=0"/></net>

<net id="960"><net_src comp="337" pin="7"/><net_sink comp="952" pin=1"/></net>

<net id="961"><net_src comp="325" pin="7"/><net_sink comp="952" pin=2"/></net>

<net id="962"><net_src comp="331" pin="7"/><net_sink comp="952" pin=3"/></net>

<net id="967"><net_src comp="110" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="971"><net_src comp="963" pin="2"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="973"><net_src comp="968" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="974"><net_src comp="968" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="978"><net_src comp="975" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="980"><net_src comp="975" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="984"><net_src comp="981" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="530" pin=2"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="991"><net_src comp="112" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="995"><net_src comp="987" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="998"><net_src comp="992" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="1002"><net_src comp="999" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1008"><net_src comp="1005" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1012"><net_src comp="1009" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1016"><net_src comp="1013" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1020"><net_src comp="1017" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1024"><net_src comp="1021" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1028"><net_src comp="1025" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1032"><net_src comp="1029" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1036"><net_src comp="1033" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1040"><net_src comp="1037" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1044"><net_src comp="1041" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1049"><net_src comp="647" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1054"><net_src comp="643" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1059"><net_src comp="639" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1064"><net_src comp="647" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1069"><net_src comp="643" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1074"><net_src comp="639" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1079"><net_src comp="647" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1084"><net_src comp="643" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1089"><net_src comp="639" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1094"><net_src comp="639" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1095" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1102"><net_src comp="1099" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1106"><net_src comp="1103" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1110"><net_src comp="1107" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1114"><net_src comp="1111" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="1118"><net_src comp="1115" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="1122"><net_src comp="1119" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="1126"><net_src comp="1123" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="1130"><net_src comp="1127" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1134"><net_src comp="1131" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1139"><net_src comp="764" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1140"><net_src comp="78" pin="0"/><net_sink comp="1135" pin=1"/></net>

<net id="1141"><net_src comp="1135" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="1142"><net_src comp="1135" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="1147"><net_src comp="772" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1148"><net_src comp="78" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1149"><net_src comp="1143" pin="2"/><net_sink comp="846" pin=1"/></net>

<net id="1154"><net_src comp="781" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1155"><net_src comp="78" pin="0"/><net_sink comp="1150" pin=1"/></net>

<net id="1156"><net_src comp="1150" pin="2"/><net_sink comp="862" pin=1"/></net>

<net id="1161"><net_src comp="790" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1162"><net_src comp="78" pin="0"/><net_sink comp="1157" pin=1"/></net>

<net id="1163"><net_src comp="1157" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="1168"><net_src comp="799" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1169"><net_src comp="78" pin="0"/><net_sink comp="1164" pin=1"/></net>

<net id="1170"><net_src comp="1164" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="1175"><net_src comp="808" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="78" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1177"><net_src comp="1171" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="1182"><net_src comp="817" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1183"><net_src comp="78" pin="0"/><net_sink comp="1178" pin=1"/></net>

<net id="1184"><net_src comp="1178" pin="2"/><net_sink comp="932" pin=1"/></net>

<net id="1188"><net_src comp="124" pin="1"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="1190"><net_src comp="1185" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1191"><net_src comp="1185" pin="1"/><net_sink comp="1055" pin=1"/></net>

<net id="1192"><net_src comp="1185" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1196"><net_src comp="128" pin="1"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="1198"><net_src comp="1193" pin="1"/><net_sink comp="1009" pin=0"/></net>

<net id="1199"><net_src comp="1193" pin="1"/><net_sink comp="1050" pin=1"/></net>

<net id="1200"><net_src comp="1193" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1204"><net_src comp="132" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="1013" pin=0"/></net>

<net id="1207"><net_src comp="1201" pin="1"/><net_sink comp="1045" pin=1"/></net>

<net id="1208"><net_src comp="1201" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1212"><net_src comp="136" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1213"><net_src comp="1209" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1214"><net_src comp="1209" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1215"><net_src comp="1209" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1216"><net_src comp="1209" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1220"><net_src comp="140" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1223"><net_src comp="1217" pin="1"/><net_sink comp="1065" pin=1"/></net>

<net id="1224"><net_src comp="1217" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1228"><net_src comp="144" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1231"><net_src comp="1225" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1232"><net_src comp="1225" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1236"><net_src comp="148" pin="1"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="1238"><net_src comp="1233" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1239"><net_src comp="1233" pin="1"/><net_sink comp="1085" pin=1"/></net>

<net id="1240"><net_src comp="1233" pin="1"/><net_sink comp="1119" pin=0"/></net>

<net id="1244"><net_src comp="152" pin="1"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="1246"><net_src comp="1241" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1247"><net_src comp="1241" pin="1"/><net_sink comp="1080" pin=1"/></net>

<net id="1248"><net_src comp="1241" pin="1"/><net_sink comp="1123" pin=0"/></net>

<net id="1252"><net_src comp="156" pin="1"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="1254"><net_src comp="1249" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1255"><net_src comp="1249" pin="1"/><net_sink comp="1075" pin=1"/></net>

<net id="1256"><net_src comp="1249" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1260"><net_src comp="160" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="1262"><net_src comp="1257" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1263"><net_src comp="1257" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1264"><net_src comp="1257" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1268"><net_src comp="164" pin="1"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="1270"><net_src comp="1265" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="1271"><net_src comp="1265" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1275"><net_src comp="709" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1279"><net_src comp="747" pin="2"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1281"><net_src comp="1276" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1282"><net_src comp="1276" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1283"><net_src comp="1276" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1284"><net_src comp="1276" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1285"><net_src comp="1276" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1286"><net_src comp="1276" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="1287"><net_src comp="1276" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="1291"><net_src comp="764" pin="1"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="1135" pin=0"/></net>

<net id="1296"><net_src comp="772" pin="1"/><net_sink comp="1293" pin=0"/></net>

<net id="1297"><net_src comp="1293" pin="1"/><net_sink comp="1143" pin=0"/></net>

<net id="1301"><net_src comp="781" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1302"><net_src comp="1298" pin="1"/><net_sink comp="1150" pin=0"/></net>

<net id="1306"><net_src comp="790" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="1157" pin=0"/></net>

<net id="1311"><net_src comp="799" pin="1"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1316"><net_src comp="808" pin="1"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="1171" pin=0"/></net>

<net id="1321"><net_src comp="817" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="1178" pin=0"/></net>

<net id="1326"><net_src comp="753" pin="2"/><net_sink comp="1323" pin=0"/></net>

<net id="1327"><net_src comp="1323" pin="1"/><net_sink comp="595" pin=4"/></net>

<net id="1328"><net_src comp="1323" pin="1"/><net_sink comp="606" pin=4"/></net>

<net id="1329"><net_src comp="1323" pin="1"/><net_sink comp="617" pin=4"/></net>

<net id="1330"><net_src comp="1323" pin="1"/><net_sink comp="628" pin=4"/></net>

<net id="1331"><net_src comp="1323" pin="1"/><net_sink comp="941" pin=4"/></net>

<net id="1332"><net_src comp="1323" pin="1"/><net_sink comp="952" pin=4"/></net>

<net id="1336"><net_src comp="837" pin="4"/><net_sink comp="1333" pin=0"/></net>

<net id="1337"><net_src comp="1333" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1338"><net_src comp="1333" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="1342"><net_src comp="304" pin="3"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1347"><net_src comp="311" pin="3"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1352"><net_src comp="318" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1353"><net_src comp="1349" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1357"><net_src comp="343" pin="3"/><net_sink comp="1354" pin=0"/></net>

<net id="1358"><net_src comp="1354" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1362"><net_src comp="350" pin="3"/><net_sink comp="1359" pin=0"/></net>

<net id="1363"><net_src comp="1359" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1367"><net_src comp="357" pin="3"/><net_sink comp="1364" pin=0"/></net>

<net id="1368"><net_src comp="1364" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1372"><net_src comp="367" pin="3"/><net_sink comp="1369" pin=0"/></net>

<net id="1373"><net_src comp="1369" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1377"><net_src comp="374" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1382"><net_src comp="381" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1387"><net_src comp="391" pin="3"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1392"><net_src comp="398" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1397"><net_src comp="405" pin="3"/><net_sink comp="1394" pin=0"/></net>

<net id="1398"><net_src comp="1394" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1402"><net_src comp="427" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1407"><net_src comp="434" pin="3"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1412"><net_src comp="441" pin="3"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1417"><net_src comp="451" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1422"><net_src comp="458" pin="3"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1427"><net_src comp="465" pin="3"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1432"><net_src comp="923" pin="4"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="1437"><net_src comp="932" pin="4"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1442"><net_src comp="228" pin="2"/><net_sink comp="1439" pin=0"/></net>

<net id="1443"><net_src comp="1439" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1447"><net_src comp="595" pin="5"/><net_sink comp="1444" pin=0"/></net>

<net id="1448"><net_src comp="1444" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1452"><net_src comp="606" pin="5"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1457"><net_src comp="617" pin="5"/><net_sink comp="1454" pin=0"/></net>

<net id="1458"><net_src comp="1454" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1462"><net_src comp="628" pin="5"/><net_sink comp="1459" pin=0"/></net>

<net id="1463"><net_src comp="1459" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1467"><net_src comp="941" pin="5"/><net_sink comp="1464" pin=0"/></net>

<net id="1468"><net_src comp="1464" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1472"><net_src comp="952" pin="5"/><net_sink comp="1469" pin=0"/></net>

<net id="1473"><net_src comp="1469" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1477"><net_src comp="475" pin="3"/><net_sink comp="1474" pin=0"/></net>

<net id="1478"><net_src comp="1474" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="1482"><net_src comp="482" pin="3"/><net_sink comp="1479" pin=0"/></net>

<net id="1483"><net_src comp="1479" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="1487"><net_src comp="489" pin="3"/><net_sink comp="1484" pin=0"/></net>

<net id="1488"><net_src comp="1484" pin="1"/><net_sink comp="337" pin=2"/></net>

<net id="1492"><net_src comp="499" pin="3"/><net_sink comp="1489" pin=0"/></net>

<net id="1493"><net_src comp="1489" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1497"><net_src comp="506" pin="3"/><net_sink comp="1494" pin=0"/></net>

<net id="1498"><net_src comp="1494" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1502"><net_src comp="513" pin="3"/><net_sink comp="1499" pin=0"/></net>

<net id="1503"><net_src comp="1499" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1507"><net_src comp="523" pin="3"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1512"><net_src comp="530" pin="3"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1517"><net_src comp="537" pin="3"/><net_sink comp="1514" pin=0"/></net>

<net id="1518"><net_src comp="1514" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1522"><net_src comp="547" pin="3"/><net_sink comp="1519" pin=0"/></net>

<net id="1523"><net_src comp="1519" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1527"><net_src comp="554" pin="3"/><net_sink comp="1524" pin=0"/></net>

<net id="1528"><net_src comp="1524" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1532"><net_src comp="561" pin="3"/><net_sink comp="1529" pin=0"/></net>

<net id="1533"><net_src comp="1529" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="1537"><net_src comp="999" pin="1"/><net_sink comp="1534" pin=0"/></net>

<net id="1538"><net_src comp="1534" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1539"><net_src comp="1534" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1540"><net_src comp="1534" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1544"><net_src comp="628" pin="5"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1549"><net_src comp="606" pin="5"/><net_sink comp="1546" pin=0"/></net>

<net id="1550"><net_src comp="1546" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="1554"><net_src comp="617" pin="5"/><net_sink comp="1551" pin=0"/></net>

<net id="1555"><net_src comp="1551" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="1559"><net_src comp="595" pin="5"/><net_sink comp="1556" pin=0"/></net>

<net id="1560"><net_src comp="1556" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1564"><net_src comp="583" pin="2"/><net_sink comp="1561" pin=0"/></net>

<net id="1565"><net_src comp="1561" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1569"><net_src comp="587" pin="2"/><net_sink comp="1566" pin=0"/></net>

<net id="1570"><net_src comp="1566" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1574"><net_src comp="591" pin="2"/><net_sink comp="1571" pin=0"/></net>

<net id="1575"><net_src comp="1571" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1579"><net_src comp="1005" pin="1"/><net_sink comp="1576" pin=0"/></net>

<net id="1580"><net_src comp="1576" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1584"><net_src comp="1009" pin="1"/><net_sink comp="1581" pin=0"/></net>

<net id="1585"><net_src comp="1581" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1589"><net_src comp="1013" pin="1"/><net_sink comp="1586" pin=0"/></net>

<net id="1590"><net_src comp="1586" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1594"><net_src comp="583" pin="2"/><net_sink comp="1591" pin=0"/></net>

<net id="1595"><net_src comp="1591" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1599"><net_src comp="587" pin="2"/><net_sink comp="1596" pin=0"/></net>

<net id="1600"><net_src comp="1596" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1604"><net_src comp="591" pin="2"/><net_sink comp="1601" pin=0"/></net>

<net id="1605"><net_src comp="1601" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1609"><net_src comp="1017" pin="1"/><net_sink comp="1606" pin=0"/></net>

<net id="1610"><net_src comp="1606" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1614"><net_src comp="1021" pin="1"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1619"><net_src comp="1025" pin="1"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1624"><net_src comp="583" pin="2"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1629"><net_src comp="587" pin="2"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1634"><net_src comp="591" pin="2"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="1639"><net_src comp="1029" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="1644"><net_src comp="1033" pin="1"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="1649"><net_src comp="1037" pin="1"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="1654"><net_src comp="583" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="1659"><net_src comp="1041" pin="1"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="571" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dense_feature_map_stream128 | {}
	Port: weights_0 | {}
	Port: weights_1 | {}
	Port: weights_2 | {}
	Port: add18_945_out | {22 }
	Port: add18_843_out | {22 }
	Port: add18_741_out | {22 }
	Port: add18_639_out | {22 }
	Port: add18_537_out | {22 }
	Port: add18_435_out | {22 }
	Port: add18_333_out | {22 }
	Port: add18_231_out | {22 }
	Port: add18_129_out | {22 }
	Port: add1827_out | {22 }
 - Input state : 
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_9_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_8_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_7_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_6_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_5_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_4_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_3_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_2_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_1_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : sum_reload | {1 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : dense_feature_map_stream128 | {17 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : weights_0 | {16 17 18 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : weights_1 | {16 17 18 }
	Port: softmax<10u, 128u>_Pipeline_calc_sums_and_max : weights_2 | {16 17 18 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_11 : 1
		icmp_ln468 : 2
		add_ln468 : 2
		br_ln468 : 3
		empty_124 : 2
		p_shl : 3
		p_shl_cast : 4
		empty_125 : 2
		p_shl13_cast : 2
		empty_126 : 5
		urem_ln476 : 6
		store_ln468 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		mul_ln476 : 1
		mul_ln476_1 : 1
		zext_ln476_12 : 1
		mul_ln476_2 : 2
		zext_ln476_13 : 1
		mul_ln476_3 : 2
		zext_ln476_14 : 1
		mul_ln476_4 : 2
		zext_ln476_15 : 1
		mul_ln476_5 : 2
		zext_ln476_16 : 1
		mul_ln476_6 : 2
	State 14
	State 15
	State 16
		tmp_10 : 1
		zext_ln476 : 2
		trunc_ln : 1
		weights_0_addr : 3
		weights_1_addr : 3
		weights_2_addr : 3
		weights_0_load : 4
		weights_1_load : 4
		weights_2_load : 4
		tmp_11 : 1
		zext_ln476_1 : 2
		weights_0_addr_1 : 3
		weights_1_addr_1 : 3
		weights_2_addr_1 : 3
		weights_0_load_1 : 4
		weights_1_load_1 : 4
		weights_2_load_1 : 4
		tmp_12 : 1
		zext_ln476_2 : 2
		weights_0_addr_2 : 3
		weights_1_addr_2 : 3
		weights_2_addr_2 : 3
		weights_0_load_2 : 4
		weights_1_load_2 : 4
		weights_2_load_2 : 4
		add_ln476_1 : 2
		zext_ln476_3 : 3
		weights_0_addr_3 : 4
		weights_1_addr_3 : 4
		weights_2_addr_3 : 4
		weights_0_load_3 : 5
		weights_1_load_3 : 5
		weights_2_load_3 : 5
		tmp_13 : 1
		zext_ln476_4 : 2
		weights_0_addr_4 : 3
		weights_1_addr_4 : 3
		weights_2_addr_4 : 3
		weights_0_load_4 : 4
		weights_1_load_4 : 4
		weights_2_load_4 : 4
		tmp_14 : 1
		zext_ln476_5 : 2
		weights_0_addr_5 : 3
		weights_1_addr_5 : 3
		weights_2_addr_5 : 3
		weights_0_load_5 : 4
		weights_1_load_5 : 4
		weights_2_load_5 : 4
		tmp_15 : 1
		tmp_16 : 1
	State 17
		tmp : 1
		tmp_6 : 1
		tmp_7 : 1
		tmp_8 : 1
		tmp_9 : 1
		tmp_s : 1
		zext_ln476_6 : 1
		weights_0_addr_6 : 2
		weights_1_addr_6 : 2
		weights_2_addr_6 : 2
		weights_0_load_6 : 3
		weights_1_load_6 : 3
		weights_2_load_6 : 3
		weights_0_addr_7 : 1
		weights_1_addr_7 : 1
		weights_2_addr_7 : 1
		weights_0_load_7 : 2
		weights_1_load_7 : 2
		weights_2_load_7 : 2
		weights_0_addr_8 : 1
		weights_1_addr_8 : 1
		weights_2_addr_8 : 1
		weights_0_load_8 : 2
		weights_1_load_8 : 2
		weights_2_load_8 : 2
		zext_ln476_9 : 1
		weights_0_addr_9 : 2
		weights_1_addr_9 : 2
		weights_2_addr_9 : 2
		weights_0_load_9 : 3
		weights_1_load_9 : 3
		weights_2_load_9 : 3
	State 18
		mul : 1
		mul15_1 : 1
		mul15_2 : 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		tmp_4 : 1
	State 19
	State 20
		softmax_max : 1
		softmax_max_1 : 1
		softmax_max_2 : 1
	State 21
		softmax_max_3 : 1
		softmax_max_4 : 1
		softmax_max_5 : 1
	State 22
		softmax_max_6 : 1
		softmax_max_7 : 1
		softmax_max_8 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 23
		softmax_max_9 : 1
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |   DSP   |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_571                  |    2    |   177   |   229   |
|   fadd   |                  grp_fu_575                  |    2    |   177   |   229   |
|          |                  grp_fu_579                  |    2    |   177   |   229   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_583                  |    3    |   128   |    77   |
|   fmul   |                  grp_fu_587                  |    3    |   128   |    77   |
|          |                  grp_fu_591                  |    3    |   128   |    77   |
|----------|----------------------------------------------|---------|---------|---------|
|   urem   |                  grp_fu_753                  |    0    |   340   |   237   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               add_ln468_fu_715               |    0    |    0    |    15   |
|          |               empty_126_fu_747               |    0    |    0    |    17   |
|          |               add_ln476_fu_776               |    0    |    0    |    18   |
|          |              add_ln476_2_fu_785              |    0    |    0    |    18   |
|    add   |              add_ln476_3_fu_794              |    0    |    0    |    18   |
|          |              add_ln476_5_fu_803              |    0    |    0    |    18   |
|          |              add_ln476_6_fu_812              |    0    |    0    |    18   |
|          |              add_ln476_1_fu_878              |    0    |    0    |    16   |
|          |              add_ln476_4_fu_963              |    0    |    0    |    16   |
|          |              add_ln476_7_fu_987              |    0    |    0    |    16   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_595                  |    0    |    0    |    14   |
|          |                  grp_fu_606                  |    0    |    0    |    14   |
|    mux   |                  grp_fu_617                  |    0    |    0    |    14   |
|          |                  grp_fu_628                  |    0    |    0    |    14   |
|          |                 tmp_9_fu_941                 |    0    |    0    |    14   |
|          |                 tmp_s_fu_952                 |    0    |    0    |    14   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln468_fu_709              |    0    |    0    |    11   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  grp_fu_1135                 |    1    |    0    |    0    |
|          |                  grp_fu_1143                 |    1    |    0    |    0    |
|          |                  grp_fu_1150                 |    1    |    0    |    0    |
|    mul   |                  grp_fu_1157                 |    1    |    0    |    0    |
|          |                  grp_fu_1164                 |    1    |    0    |    0    |
|          |                  grp_fu_1171                 |    1    |    0    |    0    |
|          |                  grp_fu_1178                 |    1    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |          sum_reload_read_read_fu_168         |    0    |    0    |    0    |
|          |         sum_1_reload_read_read_fu_174        |    0    |    0    |    0    |
|          |         sum_2_reload_read_read_fu_180        |    0    |    0    |    0    |
|          |         sum_3_reload_read_read_fu_186        |    0    |    0    |    0    |
|          |         sum_4_reload_read_read_fu_192        |    0    |    0    |    0    |
|   read   |         sum_5_reload_read_read_fu_198        |    0    |    0    |    0    |
|          |         sum_6_reload_read_read_fu_204        |    0    |    0    |    0    |
|          |         sum_7_reload_read_read_fu_210        |    0    |    0    |    0    |
|          |         sum_8_reload_read_read_fu_216        |    0    |    0    |    0    |
|          |         sum_9_reload_read_read_fu_222        |    0    |    0    |    0    |
|          | dense_feature_map_stream128_read_read_fu_228 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |            write_ln0_write_fu_234            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_241            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_248            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_255            |    0    |    0    |    0    |
|   write  |            write_ln0_write_fu_262            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_269            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_276            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_283            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_290            |    0    |    0    |    0    |
|          |            write_ln0_write_fu_297            |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   trunc  |               empty_124_fu_721               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                 p_shl_fu_725                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               p_shl_cast_fu_733              |    0    |    0    |    0    |
|          |              p_shl13_cast_fu_743             |    0    |    0    |    0    |
|          |             zext_ln476_10_fu_764             |    0    |    0    |    0    |
|          |             zext_ln476_11_fu_772             |    0    |    0    |    0    |
|          |             zext_ln476_12_fu_781             |    0    |    0    |    0    |
|          |             zext_ln476_13_fu_790             |    0    |    0    |    0    |
|          |             zext_ln476_14_fu_799             |    0    |    0    |    0    |
|          |             zext_ln476_15_fu_808             |    0    |    0    |    0    |
|          |             zext_ln476_16_fu_817             |    0    |    0    |    0    |
|   zext   |               zext_ln476_fu_830              |    0    |    0    |    0    |
|          |              zext_ln476_1_fu_855             |    0    |    0    |    0    |
|          |              zext_ln476_2_fu_871             |    0    |    0    |    0    |
|          |              zext_ln476_3_fu_884             |    0    |    0    |    0    |
|          |              zext_ln476_4_fu_900             |    0    |    0    |    0    |
|          |              zext_ln476_5_fu_916             |    0    |    0    |    0    |
|          |              zext_ln476_6_fu_968             |    0    |    0    |    0    |
|          |              zext_ln476_7_fu_975             |    0    |    0    |    0    |
|          |              zext_ln476_8_fu_981             |    0    |    0    |    0    |
|          |              zext_ln476_9_fu_992             |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|    shl   |               empty_125_fu_737               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|    or    |                or_ln476_fu_767               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 tmp_10_fu_821                |    0    |    0    |    0    |
|          |                trunc_ln_fu_837               |    0    |    0    |    0    |
|          |                 tmp_11_fu_846                |    0    |    0    |    0    |
|partselect|                 tmp_12_fu_862                |    0    |    0    |    0    |
|          |                 tmp_13_fu_891                |    0    |    0    |    0    |
|          |                 tmp_14_fu_907                |    0    |    0    |    0    |
|          |                 tmp_15_fu_923                |    0    |    0    |    0    |
|          |                 tmp_16_fu_932                |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |    22   |   1255  |   1420  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------+--------+
|                                         |   FF   |
+-----------------------------------------+--------+
|dense_feature_map_stream128_read_reg_1439|   32   |
|            empty_126_reg_1276           |   11   |
|                i_reg_1265               |    8   |
|           icmp_ln468_reg_1272           |    1   |
|             mul15_1_reg_1566            |   32   |
|             mul15_2_reg_1571            |   32   |
|             mul15_3_reg_1591            |   32   |
|             mul15_4_reg_1596            |   32   |
|             mul15_5_reg_1601            |   32   |
|             mul15_6_reg_1621            |   32   |
|             mul15_7_reg_1626            |   32   |
|             mul15_8_reg_1631            |   32   |
|             mul15_9_reg_1651            |   32   |
|               mul_reg_1561              |   32   |
|                 reg_639                 |   32   |
|                 reg_643                 |   32   |
|                 reg_647                 |   32   |
|      softmax_max_10_load_1_reg_1576     |   32   |
|         softmax_max_10_reg_1185         |   32   |
|      softmax_max_11_load_1_reg_1581     |   32   |
|         softmax_max_11_reg_1193         |   32   |
|      softmax_max_12_load_1_reg_1586     |   32   |
|         softmax_max_12_reg_1201         |   32   |
|      softmax_max_13_load_1_reg_1606     |   32   |
|         softmax_max_13_reg_1209         |   32   |
|      softmax_max_14_load_1_reg_1611     |   32   |
|         softmax_max_14_reg_1217         |   32   |
|      softmax_max_15_load_1_reg_1616     |   32   |
|         softmax_max_15_reg_1225         |   32   |
|      softmax_max_16_load_1_reg_1636     |   32   |
|         softmax_max_16_reg_1233         |   32   |
|      softmax_max_17_load_1_reg_1641     |   32   |
|         softmax_max_17_reg_1241         |   32   |
|      softmax_max_18_load_1_reg_1646     |   32   |
|         softmax_max_18_reg_1249         |   32   |
|      softmax_max_19_load_1_reg_1656     |   32   |
|         softmax_max_19_reg_1257         |   32   |
|             tmp_15_reg_1429             |   10   |
|             tmp_16_reg_1434             |   10   |
|             tmp_17_reg_1534             |   32   |
|              tmp_1_reg_1541             |   32   |
|              tmp_2_reg_1546             |   32   |
|              tmp_3_reg_1551             |   32   |
|              tmp_4_reg_1556             |   32   |
|              tmp_6_reg_1449             |   32   |
|              tmp_7_reg_1454             |   32   |
|              tmp_8_reg_1459             |   32   |
|              tmp_9_reg_1464             |   32   |
|               tmp_reg_1444              |   32   |
|              tmp_s_reg_1469             |   32   |
|            trunc_ln_reg_1333            |    9   |
|           urem_ln476_reg_1323           |   11   |
|        weights_0_addr_1_reg_1354        |    9   |
|        weights_0_addr_2_reg_1369        |    9   |
|        weights_0_addr_3_reg_1384        |    9   |
|        weights_0_addr_4_reg_1399        |    9   |
|        weights_0_addr_5_reg_1414        |    9   |
|        weights_0_addr_6_reg_1474        |    9   |
|        weights_0_addr_7_reg_1489        |    9   |
|        weights_0_addr_8_reg_1504        |    9   |
|        weights_0_addr_9_reg_1519        |    9   |
|         weights_0_addr_reg_1339         |    9   |
|        weights_1_addr_1_reg_1359        |    9   |
|        weights_1_addr_2_reg_1374        |    9   |
|        weights_1_addr_3_reg_1389        |    9   |
|        weights_1_addr_4_reg_1404        |    9   |
|        weights_1_addr_5_reg_1419        |    9   |
|        weights_1_addr_6_reg_1479        |    9   |
|        weights_1_addr_7_reg_1494        |    9   |
|        weights_1_addr_8_reg_1509        |    9   |
|        weights_1_addr_9_reg_1524        |    9   |
|         weights_1_addr_reg_1344         |    9   |
|        weights_2_addr_1_reg_1364        |    9   |
|        weights_2_addr_2_reg_1379        |    9   |
|        weights_2_addr_3_reg_1394        |    9   |
|        weights_2_addr_4_reg_1409        |    9   |
|        weights_2_addr_5_reg_1424        |    9   |
|        weights_2_addr_6_reg_1484        |    9   |
|        weights_2_addr_7_reg_1499        |    9   |
|        weights_2_addr_8_reg_1514        |    9   |
|        weights_2_addr_9_reg_1529        |    9   |
|         weights_2_addr_reg_1349         |    9   |
|          zext_ln476_10_reg_1288         |   23   |
|          zext_ln476_11_reg_1293         |   23   |
|          zext_ln476_12_reg_1298         |   23   |
|          zext_ln476_13_reg_1303         |   23   |
|          zext_ln476_14_reg_1308         |   23   |
|          zext_ln476_15_reg_1313         |   23   |
|          zext_ln476_16_reg_1318         |   23   |
+-----------------------------------------+--------+
|                  Total                  |  1931  |
+-----------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_325 |  p0  |  12  |   9  |   108  ||    65   |
| grp_access_fu_325 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_331 |  p0  |  12  |   9  |   108  ||    65   |
| grp_access_fu_331 |  p2  |   8  |   0  |    0   ||    43   |
| grp_access_fu_337 |  p0  |  12  |   9  |   108  ||    65   |
| grp_access_fu_337 |  p2  |   8  |   0  |    0   ||    43   |
|     grp_fu_571    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_571    |  p1  |   8  |  32  |   256  ||    43   |
|     grp_fu_575    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_575    |  p1  |   6  |  32  |   192  ||    31   |
|     grp_fu_579    |  p0  |   3  |  32  |   96   ||    14   |
|     grp_fu_579    |  p1  |   6  |  32  |   192  ||    31   |
|     grp_fu_583    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_583    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_587    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_587    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_591    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_591    |  p1  |   3  |  32  |   96   ||    14   |
|     grp_fu_753    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1135    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1143    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1150    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1157    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1164    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1171    |  p0  |   2  |  11  |   22   ||    9    |
|    grp_fu_1178    |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1972  || 14.5307 ||   624   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |  1255  |  1420  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   624  |
|  Register |    -   |    -   |  1931  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   14   |  3186  |  2044  |
+-----------+--------+--------+--------+--------+
