$date
	Sun Aug 20 12:55:19 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problema1_tb $end
$var wire 7 ! display [6:0] $end
$var reg 4 " binary_input [3:0] $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 4 % binary_input [3:0] $end
$var wire 1 & c $end
$var wire 1 ' d $end
$var wire 1 ( e $end
$var wire 1 ) f $end
$var wire 1 * g $end
$var wire 7 + display [6:0] $end
$var wire 1 , I3 $end
$var wire 1 - I2 $end
$var wire 1 . I1 $end
$var wire 1 / I0 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
1-
0,
b100100 +
0*
1)
0(
0'
1&
b10 %
0$
0#
b10 "
b100100 !
$end
#10
0)
1$
b1000110 !
b1000110 +
1*
0-
1.
1/
b1100 "
b1100 %
#20
0$
b1000000 !
b1000000 +
0&
0.
0/
b0 "
b0 %
#30
