<profile>

<section name = "Vitis HLS Report for 'hardware_encoding'" level="0">
<item name = "Date">Sun Dec 10 19:29:22 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">final_project</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="computing_U0">computing, ?, ?, ?, ?, ?, ?, none</column>
<column name="read_input5_U0">read_input5, 313, 103617, 2.087 us, 0.691 ms, 313, 103617, none</column>
<column name="write_output_U0">write_output, 716, 41671, 4.774 us, 0.278 ms, 716, 41671, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 4, -</column>
<column name="FIFO">2, -, 421, 179, -</column>
<column name="Instance">134, 2, 3832, 9958, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">31, ~0, 3, 14, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="HP1_m_axi_U">HP1_m_axi, 2, 0, 537, 677, 0</column>
<column name="HP3_m_axi_U">HP3_m_axi, 2, 0, 537, 677, 0</column>
<column name="computing_U0">computing, 130, 1, 1469, 6543, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 176, 296, 0</column>
<column name="read_input5_U0">read_input5, 0, 1, 559, 888, 0</column>
<column name="write_output_U0">write_output, 0, 0, 554, 877, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="input_stream_U">1, 161, 0, -, 500, 8, 4000</column>
<column name="output_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="output_stream_U">1, 161, 0, -, 500, 16, 8000</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="read_input5_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, hardware_encoding, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, hardware_encoding, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, hardware_encoding, return value</column>
<column name="m_axi_HP1_AWVALID">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWREADY">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWADDR">out, 64, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWID">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWLEN">out, 8, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWSIZE">out, 3, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWBURST">out, 2, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWLOCK">out, 2, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWCACHE">out, 4, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWPROT">out, 3, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWQOS">out, 4, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWREGION">out, 4, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_AWUSER">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_WVALID">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_WREADY">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_WDATA">out, 32, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_WSTRB">out, 4, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_WLAST">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_WID">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_WUSER">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARVALID">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARREADY">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARADDR">out, 64, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARID">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARLEN">out, 8, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARSIZE">out, 3, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARBURST">out, 2, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARLOCK">out, 2, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARCACHE">out, 4, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARPROT">out, 3, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARQOS">out, 4, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARREGION">out, 4, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_ARUSER">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_RVALID">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_RREADY">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_RDATA">in, 32, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_RLAST">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_RID">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_RUSER">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_RRESP">in, 2, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_BVALID">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_BREADY">out, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_BRESP">in, 2, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_BID">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP1_BUSER">in, 1, m_axi, HP1, pointer</column>
<column name="m_axi_HP3_AWVALID">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWREADY">in, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWADDR">out, 64, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWID">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWLEN">out, 8, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWSIZE">out, 3, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWBURST">out, 2, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWLOCK">out, 2, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWCACHE">out, 4, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWPROT">out, 3, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWQOS">out, 4, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWREGION">out, 4, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_AWUSER">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_WVALID">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_WREADY">in, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_WDATA">out, 32, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_WSTRB">out, 4, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_WLAST">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_WID">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_WUSER">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARVALID">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARREADY">in, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARADDR">out, 64, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARID">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARLEN">out, 8, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARSIZE">out, 3, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARBURST">out, 2, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARLOCK">out, 2, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARCACHE">out, 4, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARPROT">out, 3, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARQOS">out, 4, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARREGION">out, 4, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_ARUSER">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_RVALID">in, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_RREADY">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_RDATA">in, 32, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_RLAST">in, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_RID">in, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_RUSER">in, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_RRESP">in, 2, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_BVALID">in, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_BREADY">out, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_BRESP">in, 2, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_BID">in, 1, m_axi, HP3, pointer</column>
<column name="m_axi_HP3_BUSER">in, 1, m_axi, HP3, pointer</column>
</table>
</item>
</section>
</profile>
