ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 1


   1              		.cpu cortex-m0plus
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32u0xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/system_stm32u0xx.c"
  18              		.section	.text.SystemInit,"ax",%progbits
  19              		.align	1
  20              		.global	SystemInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	SystemInit:
  26              	.LFB334:
   1:Core/Src/system_stm32u0xx.c **** /**
   2:Core/Src/system_stm32u0xx.c ****   ******************************************************************************
   3:Core/Src/system_stm32u0xx.c ****   * @file    system_stm32u0xx.c
   4:Core/Src/system_stm32u0xx.c ****   * @author  MCD Application Team
   5:Core/Src/system_stm32u0xx.c ****   * @brief   CMSIS Cortex-M0+ Device Peripheral Access Layer System Source File
   6:Core/Src/system_stm32u0xx.c ****   *
   7:Core/Src/system_stm32u0xx.c ****   ******************************************************************************
   8:Core/Src/system_stm32u0xx.c ****   * @attention
   9:Core/Src/system_stm32u0xx.c ****   *
  10:Core/Src/system_stm32u0xx.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/system_stm32u0xx.c ****   * All rights reserved.
  12:Core/Src/system_stm32u0xx.c ****   *
  13:Core/Src/system_stm32u0xx.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/system_stm32u0xx.c ****   * in the root directory of this software component.
  15:Core/Src/system_stm32u0xx.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/system_stm32u0xx.c ****   *
  17:Core/Src/system_stm32u0xx.c ****   ******************************************************************************
  18:Core/Src/system_stm32u0xx.c ****   *   This file provides two functions and one global variable to be called from
  19:Core/Src/system_stm32u0xx.c ****   *   user application:
  20:Core/Src/system_stm32u0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and
  21:Core/Src/system_stm32u0xx.c ****   *                      before branch to main program. This call is made inside
  22:Core/Src/system_stm32u0xx.c ****   *                      the "startup_stm32u0xx.s" file.
  23:Core/Src/system_stm32u0xx.c ****   *
  24:Core/Src/system_stm32u0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  25:Core/Src/system_stm32u0xx.c ****   *                                  by the user application to setup the SysTick
  26:Core/Src/system_stm32u0xx.c ****   *                                  timer or configure other parameters.
  27:Core/Src/system_stm32u0xx.c ****   *
  28:Core/Src/system_stm32u0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  29:Core/Src/system_stm32u0xx.c ****   *                                 be called whenever the core clock is changed
  30:Core/Src/system_stm32u0xx.c ****   *                                 during program execution.
  31:Core/Src/system_stm32u0xx.c ****   *
  32:Core/Src/system_stm32u0xx.c ****   *   After each device reset the MSI (4 MHz) is used as system clock source.
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 2


  33:Core/Src/system_stm32u0xx.c ****   *   Then SystemInit() function is called, in "startup_stm32u0xx.s" file, to
  34:Core/Src/system_stm32u0xx.c ****   *   configure the system clock before to branch to main program.
  35:Core/Src/system_stm32u0xx.c ****   *
  36:Core/Src/system_stm32u0xx.c ****   *   This file configures the system clock as follows:
  37:Core/Src/system_stm32u0xx.c ****   *=============================================================================
  38:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  39:Core/Src/system_stm32u0xx.c ****   *        System Clock source                    | MSI
  40:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  41:Core/Src/system_stm32u0xx.c ****   *        SYSCLK(Hz)                             | 4000000
  42:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  43:Core/Src/system_stm32u0xx.c ****   *        HCLK(Hz)                               | 4000000
  44:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  45:Core/Src/system_stm32u0xx.c ****   *        AHB Prescaler                          | 1
  46:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  47:Core/Src/system_stm32u0xx.c ****   *        APB Prescaler                          | 1
  48:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  49:Core/Src/system_stm32u0xx.c ****   *        HSI Division factor                    | 1
  50:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  51:Core/Src/system_stm32u0xx.c ****   *        PLL_M                                  | 1
  52:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  53:Core/Src/system_stm32u0xx.c ****   *        PLL_N                                  | 8
  54:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  55:Core/Src/system_stm32u0xx.c ****   *        PLL_P                                  | 7
  56:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  57:Core/Src/system_stm32u0xx.c ****   *        PLL_Q                                  | 2
  58:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  59:Core/Src/system_stm32u0xx.c ****   *        PLL_R                                  | 2
  60:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  61:Core/Src/system_stm32u0xx.c ****   *        Require 48MHz for RNG                  | Disabled
  62:Core/Src/system_stm32u0xx.c ****   *-----------------------------------------------------------------------------
  63:Core/Src/system_stm32u0xx.c ****   *=============================================================================
  64:Core/Src/system_stm32u0xx.c ****   */
  65:Core/Src/system_stm32u0xx.c **** 
  66:Core/Src/system_stm32u0xx.c **** /** @addtogroup CMSIS
  67:Core/Src/system_stm32u0xx.c ****   * @{
  68:Core/Src/system_stm32u0xx.c ****   */
  69:Core/Src/system_stm32u0xx.c **** 
  70:Core/Src/system_stm32u0xx.c **** /** @addtogroup stm32u0xx_system
  71:Core/Src/system_stm32u0xx.c ****   * @{
  72:Core/Src/system_stm32u0xx.c ****   */
  73:Core/Src/system_stm32u0xx.c **** 
  74:Core/Src/system_stm32u0xx.c **** /** @addtogroup STM32U0xx_System_Private_Includes
  75:Core/Src/system_stm32u0xx.c ****   * @{
  76:Core/Src/system_stm32u0xx.c ****   */
  77:Core/Src/system_stm32u0xx.c **** 
  78:Core/Src/system_stm32u0xx.c **** #include "stm32u0xx.h"
  79:Core/Src/system_stm32u0xx.c **** 
  80:Core/Src/system_stm32u0xx.c **** #if !defined  (HSE_VALUE)
  81:Core/Src/system_stm32u0xx.c **** #define HSE_VALUE    (32000000U)     /*!< Value of the External oscillator in Hz */
  82:Core/Src/system_stm32u0xx.c **** #endif /* HSE_VALUE */
  83:Core/Src/system_stm32u0xx.c **** 
  84:Core/Src/system_stm32u0xx.c **** #if !defined  (HSI_VALUE)
  85:Core/Src/system_stm32u0xx.c **** #define HSI_VALUE    (16000000UL)    /*!< Value of the Internal oscillator in Hz*/
  86:Core/Src/system_stm32u0xx.c **** #endif /* HSI_VALUE */
  87:Core/Src/system_stm32u0xx.c **** 
  88:Core/Src/system_stm32u0xx.c **** #if !defined  (MSI_VALUE)
  89:Core/Src/system_stm32u0xx.c **** #define MSI_VALUE    (4000000UL)     /*!< Value of the Internal oscillator in Hz*/
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 3


  90:Core/Src/system_stm32u0xx.c **** #endif /* MSI_VALUE */
  91:Core/Src/system_stm32u0xx.c **** 
  92:Core/Src/system_stm32u0xx.c **** #if !defined  (LSI_VALUE)
  93:Core/Src/system_stm32u0xx.c **** #define LSI_VALUE    (32000UL)       /*!< Value of the Internal oscillator in Hz */
  94:Core/Src/system_stm32u0xx.c **** #endif /* LSI_VALUE */
  95:Core/Src/system_stm32u0xx.c **** 
  96:Core/Src/system_stm32u0xx.c **** #if !defined  (LSE_VALUE)
  97:Core/Src/system_stm32u0xx.c **** #define LSE_VALUE    (32768UL)       /*!< Value of the External oscillator in Hz */
  98:Core/Src/system_stm32u0xx.c **** #endif /* LSE_VALUE */
  99:Core/Src/system_stm32u0xx.c **** 
 100:Core/Src/system_stm32u0xx.c **** /**
 101:Core/Src/system_stm32u0xx.c ****   * @}
 102:Core/Src/system_stm32u0xx.c ****   */
 103:Core/Src/system_stm32u0xx.c **** 
 104:Core/Src/system_stm32u0xx.c **** /** @addtogroup STM32U0xx_System_Private_TypesDefinitions
 105:Core/Src/system_stm32u0xx.c ****   * @{
 106:Core/Src/system_stm32u0xx.c ****   */
 107:Core/Src/system_stm32u0xx.c **** 
 108:Core/Src/system_stm32u0xx.c **** /**
 109:Core/Src/system_stm32u0xx.c ****   * @}
 110:Core/Src/system_stm32u0xx.c ****   */
 111:Core/Src/system_stm32u0xx.c **** 
 112:Core/Src/system_stm32u0xx.c **** /** @addtogroup STM32U0xx_System_Private_Defines
 113:Core/Src/system_stm32u0xx.c ****   * @{
 114:Core/Src/system_stm32u0xx.c ****   */
 115:Core/Src/system_stm32u0xx.c **** 
 116:Core/Src/system_stm32u0xx.c **** /************************* Miscellaneous Configuration ************************/
 117:Core/Src/system_stm32u0xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 118:Core/Src/system_stm32u0xx.c ****      Internal SRAM. */
 119:Core/Src/system_stm32u0xx.c **** //#define VECT_TAB_SRAM
 120:Core/Src/system_stm32u0xx.c **** #define VECT_TAB_OFFSET  0x0U /*!< Vector Table base offset field.
 121:Core/Src/system_stm32u0xx.c ****                                    This value must be a multiple of 0x200. */
 122:Core/Src/system_stm32u0xx.c **** 
 123:Core/Src/system_stm32u0xx.c **** /*!< Comment the following line if you would like to disable the software
 124:Core/Src/system_stm32u0xx.c ****      workaround related to debug access in case RDP=1 and Boot_Lock=1      */
 125:Core/Src/system_stm32u0xx.c **** #define ENABLE_DBG_SWEN /*!< Enable the debugger read access. */
 126:Core/Src/system_stm32u0xx.c **** /******************************************************************************/
 127:Core/Src/system_stm32u0xx.c **** /**
 128:Core/Src/system_stm32u0xx.c ****   * @}
 129:Core/Src/system_stm32u0xx.c ****   */
 130:Core/Src/system_stm32u0xx.c **** 
 131:Core/Src/system_stm32u0xx.c **** /** @addtogroup STM32U0xx_System_Private_Macros
 132:Core/Src/system_stm32u0xx.c ****   * @{
 133:Core/Src/system_stm32u0xx.c ****   */
 134:Core/Src/system_stm32u0xx.c **** 
 135:Core/Src/system_stm32u0xx.c **** /**
 136:Core/Src/system_stm32u0xx.c ****   * @}
 137:Core/Src/system_stm32u0xx.c ****   */
 138:Core/Src/system_stm32u0xx.c **** 
 139:Core/Src/system_stm32u0xx.c **** /** @addtogroup STM32U0xx_System_Private_Variables
 140:Core/Src/system_stm32u0xx.c ****   * @{
 141:Core/Src/system_stm32u0xx.c ****   */
 142:Core/Src/system_stm32u0xx.c **** /* The SystemCoreClock variable is updated in three ways:
 143:Core/Src/system_stm32u0xx.c ****     1) by calling CMSIS function SystemCoreClockUpdate()
 144:Core/Src/system_stm32u0xx.c ****     2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 145:Core/Src/system_stm32u0xx.c ****     3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 146:Core/Src/system_stm32u0xx.c ****        Note: If you use this function to configure the system clock; then there
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 4


 147:Core/Src/system_stm32u0xx.c ****              is no need to call the 2 first functions listed above, since SystemCoreClock
 148:Core/Src/system_stm32u0xx.c ****              variable is updated automatically.
 149:Core/Src/system_stm32u0xx.c **** */
 150:Core/Src/system_stm32u0xx.c **** uint32_t SystemCoreClock = 4000000U;
 151:Core/Src/system_stm32u0xx.c **** 
 152:Core/Src/system_stm32u0xx.c **** const uint8_t  AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 153:Core/Src/system_stm32u0xx.c **** const uint8_t  APBPrescTable[8] =  {0, 0, 0, 0, 1, 2, 3, 4};
 154:Core/Src/system_stm32u0xx.c **** const uint32_t MSIRangeTable[12] = {100000U,   200000U,   400000U,   800000U,  1000000U,  2000000U,
 155:Core/Src/system_stm32u0xx.c ****                                     4000000U, 8000000U, 16000000U, 24000000U, 32000000U, 48000000U
 156:Core/Src/system_stm32u0xx.c ****                                    };
 157:Core/Src/system_stm32u0xx.c **** 
 158:Core/Src/system_stm32u0xx.c **** /**
 159:Core/Src/system_stm32u0xx.c ****   * @}
 160:Core/Src/system_stm32u0xx.c ****   */
 161:Core/Src/system_stm32u0xx.c **** 
 162:Core/Src/system_stm32u0xx.c **** /** @addtogroup STM32U0xx_System_Private_FunctionPrototypes
 163:Core/Src/system_stm32u0xx.c ****   * @{
 164:Core/Src/system_stm32u0xx.c ****   */
 165:Core/Src/system_stm32u0xx.c **** 
 166:Core/Src/system_stm32u0xx.c **** /**
 167:Core/Src/system_stm32u0xx.c ****   * @}
 168:Core/Src/system_stm32u0xx.c ****   */
 169:Core/Src/system_stm32u0xx.c **** 
 170:Core/Src/system_stm32u0xx.c **** /** @addtogroup STM32U0xx_System_Private_Functions
 171:Core/Src/system_stm32u0xx.c ****   * @{
 172:Core/Src/system_stm32u0xx.c ****   */
 173:Core/Src/system_stm32u0xx.c **** 
 174:Core/Src/system_stm32u0xx.c **** /**
 175:Core/Src/system_stm32u0xx.c ****   * @brief  Setup the microcontroller system.
 176:Core/Src/system_stm32u0xx.c ****   * @param  None
 177:Core/Src/system_stm32u0xx.c ****   * @retval None
 178:Core/Src/system_stm32u0xx.c ****   */
 179:Core/Src/system_stm32u0xx.c **** 
 180:Core/Src/system_stm32u0xx.c **** void SystemInit(void)
 181:Core/Src/system_stm32u0xx.c **** {
  27              		.loc 1 181 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 182:Core/Src/system_stm32u0xx.c **** 
 183:Core/Src/system_stm32u0xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 184:Core/Src/system_stm32u0xx.c **** #ifdef VECT_TAB_SRAM
 185:Core/Src/system_stm32u0xx.c ****   SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 186:Core/Src/system_stm32u0xx.c **** #else
 187:Core/Src/system_stm32u0xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
  32              		.loc 1 187 3 view .LVU1
  33              		.loc 1 187 13 is_stmt 0 view .LVU2
  34 0000 0D4B     		ldr	r3, .L4
  35 0002 8022     		movs	r2, #128
  36 0004 1205     		lsls	r2, r2, #20
  37 0006 9A60     		str	r2, [r3, #8]
 188:Core/Src/system_stm32u0xx.c **** #endif /* VECT_TAB_SRAM */
 189:Core/Src/system_stm32u0xx.c **** 
 190:Core/Src/system_stm32u0xx.c **** /* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
 191:Core/Src/system_stm32u0xx.c **** #ifdef ENABLE_DBG_SWEN
 192:Core/Src/system_stm32u0xx.c ****   if (((FLASH->SECR & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)           \
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 5


  38              		.loc 1 192 3 is_stmt 1 view .LVU3
  39              		.loc 1 192 14 is_stmt 0 view .LVU4
  40 0008 0C4A     		ldr	r2, .L4+4
  41 000a 8023     		movs	r3, #128
  42 000c D358     		ldr	r3, [r2, r3]
  43              		.loc 1 192 6 view .LVU5
  44 000e DB03     		lsls	r3, r3, #15
  45 0010 10D5     		bpl	.L1
 193:Core/Src/system_stm32u0xx.c ****       && (((FLASH->OPTR & FLASH_OPTR_RDP) != 0xCCU)                            \
  46              		.loc 1 193 18 view .LVU6
  47 0012 126A     		ldr	r2, [r2, #32]
  48              		.loc 1 193 25 view .LVU7
  49 0014 FF23     		movs	r3, #255
  50 0016 1340     		ands	r3, r2
  51              		.loc 1 193 7 view .LVU8
  52 0018 CC2B     		cmp	r3, #204
  53 001a 0BD0     		beq	.L1
 194:Core/Src/system_stm32u0xx.c ****           && ((FLASH->OPTR & FLASH_OPTR_RDP) != 0xAAU)))
  54              		.loc 1 194 21 view .LVU9
  55 001c 074B     		ldr	r3, .L4+4
  56 001e 1A6A     		ldr	r2, [r3, #32]
  57              		.loc 1 194 28 view .LVU10
  58 0020 FF23     		movs	r3, #255
  59 0022 1340     		ands	r3, r2
  60              		.loc 1 194 11 view .LVU11
  61 0024 AA2B     		cmp	r3, #170
  62 0026 05D0     		beq	.L1
 195:Core/Src/system_stm32u0xx.c ****   {
 196:Core/Src/system_stm32u0xx.c ****     FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
  63              		.loc 1 196 5 is_stmt 1 view .LVU12
  64              		.loc 1 196 10 is_stmt 0 view .LVU13
  65 0028 044A     		ldr	r2, .L4+4
  66 002a 1168     		ldr	r1, [r2]
  67              		.loc 1 196 16 view .LVU14
  68 002c 8023     		movs	r3, #128
  69 002e DB02     		lsls	r3, r3, #11
  70 0030 0B43     		orrs	r3, r1
  71 0032 1360     		str	r3, [r2]
  72              	.L1:
 197:Core/Src/system_stm32u0xx.c ****                                           to be locked when RDP=1 and Boot_Lock=1        */
 198:Core/Src/system_stm32u0xx.c ****   }
 199:Core/Src/system_stm32u0xx.c **** #endif /* ENABLE_DBG_SWEN */
 200:Core/Src/system_stm32u0xx.c **** }
  73              		.loc 1 200 1 view .LVU15
  74              		@ sp needed
  75 0034 7047     		bx	lr
  76              	.L5:
  77 0036 C046     		.align	2
  78              	.L4:
  79 0038 00ED00E0 		.word	-536810240
  80 003c 00200240 		.word	1073881088
  81              		.cfi_endproc
  82              	.LFE334:
  84              		.global	__aeabi_uidiv
  85              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  86              		.align	1
  87              		.global	SystemCoreClockUpdate
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 6


  88              		.syntax unified
  89              		.code	16
  90              		.thumb_func
  92              	SystemCoreClockUpdate:
  93              	.LFB335:
 201:Core/Src/system_stm32u0xx.c **** 
 202:Core/Src/system_stm32u0xx.c **** /**
 203:Core/Src/system_stm32u0xx.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 204:Core/Src/system_stm32u0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 205:Core/Src/system_stm32u0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 206:Core/Src/system_stm32u0xx.c ****   *         other parameters.
 207:Core/Src/system_stm32u0xx.c ****   *
 208:Core/Src/system_stm32u0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 209:Core/Src/system_stm32u0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 210:Core/Src/system_stm32u0xx.c ****   *         based on this variable will be incorrect.
 211:Core/Src/system_stm32u0xx.c ****   *
 212:Core/Src/system_stm32u0xx.c ****   * @note   - The system frequency computed by this function is not the real
 213:Core/Src/system_stm32u0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 214:Core/Src/system_stm32u0xx.c ****   *           constant and the selected clock source:
 215:Core/Src/system_stm32u0xx.c ****   *
 216:Core/Src/system_stm32u0xx.c ****   *           - If SYSCLK source is MSI, SystemCoreClock will contain the MSI_VALUE(*)
 217:Core/Src/system_stm32u0xx.c ****   *
 218:Core/Src/system_stm32u0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(**)
 219:Core/Src/system_stm32u0xx.c ****   *
 220:Core/Src/system_stm32u0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(***)
 221:Core/Src/system_stm32u0xx.c ****   *
 222:Core/Src/system_stm32u0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(***)
 223:Core/Src/system_stm32u0xx.c ****   *             or HSI_VALUE(*) or MSI_VALUE(*) multiplied/divided by the PLL factors.
 224:Core/Src/system_stm32u0xx.c ****   *
 225:Core/Src/system_stm32u0xx.c ****   *         (*) MSI_VALUE is a constant defined in stm32u0xx_hal.h file (default value
 226:Core/Src/system_stm32u0xx.c ****   *             4 MHz) but the real value may vary depending on the variations
 227:Core/Src/system_stm32u0xx.c ****   *             in voltage and temperature.
 228:Core/Src/system_stm32u0xx.c ****   *
 229:Core/Src/system_stm32u0xx.c ****   *         (**) HSI_VALUE is a constant defined in stm32u0xx_hal.h file (default value
 230:Core/Src/system_stm32u0xx.c ****   *              16 MHz) but the real value may vary depending on the variations
 231:Core/Src/system_stm32u0xx.c ****   *              in voltage and temperature.
 232:Core/Src/system_stm32u0xx.c ****   *
 233:Core/Src/system_stm32u0xx.c ****   *         (***) HSE_VALUE is a constant defined in stm32u0xx_hal.h file (default value
 234:Core/Src/system_stm32u0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 235:Core/Src/system_stm32u0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 236:Core/Src/system_stm32u0xx.c ****   *              have wrong result.
 237:Core/Src/system_stm32u0xx.c ****   *
 238:Core/Src/system_stm32u0xx.c ****   *         - The result of this function could be not correct when using fractional
 239:Core/Src/system_stm32u0xx.c ****   *           value for HSE crystal.
 240:Core/Src/system_stm32u0xx.c ****   *
 241:Core/Src/system_stm32u0xx.c ****   * @param  None
 242:Core/Src/system_stm32u0xx.c ****   * @retval None
 243:Core/Src/system_stm32u0xx.c ****   */
 244:Core/Src/system_stm32u0xx.c **** void SystemCoreClockUpdate(void)
 245:Core/Src/system_stm32u0xx.c **** {
  94              		.loc 1 245 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 0
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98 0000 10B5     		push	{r4, lr}
  99              	.LCFI0:
 100              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 7


 101              		.cfi_offset 4, -8
 102              		.cfi_offset 14, -4
 246:Core/Src/system_stm32u0xx.c ****   uint32_t tmp, msirange, pllvco, pllsource, pllm, pllr;
 103              		.loc 1 246 3 view .LVU17
 247:Core/Src/system_stm32u0xx.c **** 
 248:Core/Src/system_stm32u0xx.c ****   /* Get MSI Range frequency--------------------------------------------------*/
 249:Core/Src/system_stm32u0xx.c ****   if ((RCC->CR & RCC_CR_MSIRGSEL) == 0U)
 104              		.loc 1 249 3 view .LVU18
 105              		.loc 1 249 11 is_stmt 0 view .LVU19
 106 0002 304B     		ldr	r3, .L23
 107 0004 1B68     		ldr	r3, [r3]
 108              		.loc 1 249 6 view .LVU20
 109 0006 1B07     		lsls	r3, r3, #28
 110 0008 12D4     		bmi	.L7
 250:Core/Src/system_stm32u0xx.c ****   {
 251:Core/Src/system_stm32u0xx.c ****     /* MSISRANGE from RCC_CSR applies */
 252:Core/Src/system_stm32u0xx.c ****     msirange = (RCC->CSR & RCC_CSR_MSISTBYRG) >> 8U;
 111              		.loc 1 252 5 is_stmt 1 view .LVU21
 112              		.loc 1 252 20 is_stmt 0 view .LVU22
 113 000a 2E4A     		ldr	r2, .L23
 114 000c 9423     		movs	r3, #148
 115 000e D258     		ldr	r2, [r2, r3]
 116              		.loc 1 252 47 view .LVU23
 117 0010 120A     		lsrs	r2, r2, #8
 118              		.loc 1 252 14 view .LVU24
 119 0012 853B     		subs	r3, r3, #133
 120 0014 1340     		ands	r3, r2
 121              	.LVL0:
 122              	.L8:
 253:Core/Src/system_stm32u0xx.c ****   }
 254:Core/Src/system_stm32u0xx.c ****   else
 255:Core/Src/system_stm32u0xx.c ****   {
 256:Core/Src/system_stm32u0xx.c ****     /* MSIRANGE from RCC_CR applies */
 257:Core/Src/system_stm32u0xx.c ****     msirange = (RCC->CR & RCC_CR_MSIRANGE) >> 4U;
 258:Core/Src/system_stm32u0xx.c ****   }
 259:Core/Src/system_stm32u0xx.c ****   /* MSI frequency range in HZ*/
 260:Core/Src/system_stm32u0xx.c ****   msirange = MSIRangeTable[msirange];
 123              		.loc 1 260 3 is_stmt 1 view .LVU25
 124              		.loc 1 260 12 is_stmt 0 view .LVU26
 125 0016 2C4A     		ldr	r2, .L23+4
 126 0018 9B00     		lsls	r3, r3, #2
 127              	.LVL1:
 128              		.loc 1 260 12 view .LVU27
 129 001a 9858     		ldr	r0, [r3, r2]
 130              	.LVL2:
 261:Core/Src/system_stm32u0xx.c **** 
 262:Core/Src/system_stm32u0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 263:Core/Src/system_stm32u0xx.c ****   switch (RCC->CFGR & RCC_CFGR_SWS)
 131              		.loc 1 263 3 is_stmt 1 view .LVU28
 132              		.loc 1 263 14 is_stmt 0 view .LVU29
 133 001c 294B     		ldr	r3, .L23
 134 001e 9A68     		ldr	r2, [r3, #8]
 135              		.loc 1 263 21 view .LVU30
 136 0020 3823     		movs	r3, #56
 137 0022 1340     		ands	r3, r2
 138              		.loc 1 263 3 view .LVU31
 139 0024 282B     		cmp	r3, #40
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 8


 140 0026 49D8     		bhi	.L9
 141 0028 9B00     		lsls	r3, r3, #2
 142 002a 284A     		ldr	r2, .L23+8
 143 002c D358     		ldr	r3, [r2, r3]
 144 002e 9F46     		mov	pc, r3
 145              		.section	.rodata.SystemCoreClockUpdate,"a",%progbits
 146              		.align	2
 147              	.L11:
 148 0000 3C000000 		.word	.L16
 149 0004 BC000000 		.word	.L9
 150 0008 BC000000 		.word	.L9
 151 000c BC000000 		.word	.L9
 152 0010 BC000000 		.word	.L9
 153 0014 BC000000 		.word	.L9
 154 0018 BC000000 		.word	.L9
 155 001c BC000000 		.word	.L9
 156 0020 46000000 		.word	.L15
 157 0024 BC000000 		.word	.L9
 158 0028 BC000000 		.word	.L9
 159 002c BC000000 		.word	.L9
 160 0030 BC000000 		.word	.L9
 161 0034 BC000000 		.word	.L9
 162 0038 BC000000 		.word	.L9
 163 003c BC000000 		.word	.L9
 164 0040 4E000000 		.word	.L14
 165 0044 BC000000 		.word	.L9
 166 0048 BC000000 		.word	.L9
 167 004c BC000000 		.word	.L9
 168 0050 BC000000 		.word	.L9
 169 0054 BC000000 		.word	.L9
 170 0058 BC000000 		.word	.L9
 171 005c BC000000 		.word	.L9
 172 0060 6A000000 		.word	.L13
 173 0064 BC000000 		.word	.L9
 174 0068 BC000000 		.word	.L9
 175 006c BC000000 		.word	.L9
 176 0070 BC000000 		.word	.L9
 177 0074 BC000000 		.word	.L9
 178 0078 BC000000 		.word	.L9
 179 007c BC000000 		.word	.L9
 180 0080 56000000 		.word	.L12
 181 0084 BC000000 		.word	.L9
 182 0088 BC000000 		.word	.L9
 183 008c BC000000 		.word	.L9
 184 0090 BC000000 		.word	.L9
 185 0094 BC000000 		.word	.L9
 186 0098 BC000000 		.word	.L9
 187 009c BC000000 		.word	.L9
 188 00a0 60000000 		.word	.L10
 189              		.section	.text.SystemCoreClockUpdate
 190              	.LVL3:
 191              	.L7:
 257:Core/Src/system_stm32u0xx.c ****   }
 192              		.loc 1 257 5 is_stmt 1 view .LVU32
 257:Core/Src/system_stm32u0xx.c ****   }
 193              		.loc 1 257 20 is_stmt 0 view .LVU33
 194 0030 244B     		ldr	r3, .L23
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 9


 195 0032 1A68     		ldr	r2, [r3]
 257:Core/Src/system_stm32u0xx.c ****   }
 196              		.loc 1 257 44 view .LVU34
 197 0034 1209     		lsrs	r2, r2, #4
 257:Core/Src/system_stm32u0xx.c ****   }
 198              		.loc 1 257 14 view .LVU35
 199 0036 0F23     		movs	r3, #15
 200 0038 1340     		ands	r3, r2
 201              	.LVL4:
 257:Core/Src/system_stm32u0xx.c ****   }
 202              		.loc 1 257 14 view .LVU36
 203 003a ECE7     		b	.L8
 204              	.LVL5:
 205              	.L16:
 264:Core/Src/system_stm32u0xx.c ****   {
 265:Core/Src/system_stm32u0xx.c ****     case 0x00:  /* MSI used as system clock source */
 266:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = msirange;
 206              		.loc 1 266 7 is_stmt 1 view .LVU37
 207              		.loc 1 266 23 is_stmt 0 view .LVU38
 208 003c 244B     		ldr	r3, .L23+12
 209 003e 1860     		str	r0, [r3]
 267:Core/Src/system_stm32u0xx.c ****       break;
 210              		.loc 1 267 7 is_stmt 1 view .LVU39
 211              	.LVL6:
 212              	.L17:
 268:Core/Src/system_stm32u0xx.c **** 
 269:Core/Src/system_stm32u0xx.c ****     case RCC_CFGR_SWS_0:  /* HSI used as system clock source */
 270:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = HSI_VALUE;
 271:Core/Src/system_stm32u0xx.c ****       break;
 272:Core/Src/system_stm32u0xx.c **** 
 273:Core/Src/system_stm32u0xx.c ****     case RCC_CFGR_SWS_1:  /* HSE used as system clock source */
 274:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = HSE_VALUE;
 275:Core/Src/system_stm32u0xx.c ****       break;
 276:Core/Src/system_stm32u0xx.c **** 
 277:Core/Src/system_stm32u0xx.c ****     case RCC_CFGR_SWS_2:  /* LSI used as system clock */
 278:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = LSI_VALUE;
 279:Core/Src/system_stm32u0xx.c ****       break;
 280:Core/Src/system_stm32u0xx.c **** 
 281:Core/Src/system_stm32u0xx.c ****     case (RCC_CFGR_SWS_2 | RCC_CFGR_SWS_0):  /* LSE used as system clock */
 282:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = LSE_VALUE;
 283:Core/Src/system_stm32u0xx.c ****       break;
 284:Core/Src/system_stm32u0xx.c **** 
 285:Core/Src/system_stm32u0xx.c ****     case (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0):  /* PLL used as system clock  source */
 286:Core/Src/system_stm32u0xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
 287:Core/Src/system_stm32u0xx.c ****          SYSCLK = PLL_VCO / PLLR
 288:Core/Src/system_stm32u0xx.c ****          */
 289:Core/Src/system_stm32u0xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 290:Core/Src/system_stm32u0xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 291:Core/Src/system_stm32u0xx.c **** 
 292:Core/Src/system_stm32u0xx.c ****       switch (pllsource)
 293:Core/Src/system_stm32u0xx.c ****       {
 294:Core/Src/system_stm32u0xx.c ****         case RCC_PLLCFGR_PLLSRC_0:  /* MSI used as PLL clock source */
 295:Core/Src/system_stm32u0xx.c ****           pllvco = (msirange / pllm);
 296:Core/Src/system_stm32u0xx.c ****           break;
 297:Core/Src/system_stm32u0xx.c **** 
 298:Core/Src/system_stm32u0xx.c ****         case RCC_PLLCFGR_PLLSRC_1:  /* HSI used as PLL clock source */
 299:Core/Src/system_stm32u0xx.c ****           pllvco = (HSI_VALUE / pllm);
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 10


 300:Core/Src/system_stm32u0xx.c ****           break;
 301:Core/Src/system_stm32u0xx.c **** 
 302:Core/Src/system_stm32u0xx.c ****         case (RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0):  /* HSE used as PLL clock source */
 303:Core/Src/system_stm32u0xx.c ****           pllvco = (HSE_VALUE / pllm);
 304:Core/Src/system_stm32u0xx.c ****           break;
 305:Core/Src/system_stm32u0xx.c **** 
 306:Core/Src/system_stm32u0xx.c ****         default:  /* no clock used as PLL clock source */
 307:Core/Src/system_stm32u0xx.c ****           pllvco = 0x0U;
 308:Core/Src/system_stm32u0xx.c ****           break;
 309:Core/Src/system_stm32u0xx.c ****       }
 310:Core/Src/system_stm32u0xx.c ****       pllvco = pllvco * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 311:Core/Src/system_stm32u0xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 312:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = pllvco / pllr;
 313:Core/Src/system_stm32u0xx.c ****       break;
 314:Core/Src/system_stm32u0xx.c **** 
 315:Core/Src/system_stm32u0xx.c ****     default:
 316:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = msirange;
 317:Core/Src/system_stm32u0xx.c ****       break;
 318:Core/Src/system_stm32u0xx.c ****   }
 319:Core/Src/system_stm32u0xx.c ****   /* Compute HCLK clock frequency --------------------------------------------*/
 320:Core/Src/system_stm32u0xx.c ****   /* Get HCLK prescaler */
 321:Core/Src/system_stm32u0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4U) & 0xFU];
 213              		.loc 1 321 3 view .LVU40
 214              		.loc 1 321 28 is_stmt 0 view .LVU41
 215 0040 204B     		ldr	r3, .L23
 216 0042 9B68     		ldr	r3, [r3, #8]
 217              	.LVL7:
 322:Core/Src/system_stm32u0xx.c ****   /* HCLK clock frequency */
 323:Core/Src/system_stm32u0xx.c ****   SystemCoreClock >>= tmp;
 218              		.loc 1 323 3 is_stmt 1 view .LVU42
 324:Core/Src/system_stm32u0xx.c **** }
 219              		.loc 1 324 1 is_stmt 0 view .LVU43
 220              		@ sp needed
 221 0044 10BD     		pop	{r4, pc}
 222              	.LVL8:
 223              	.L15:
 270:Core/Src/system_stm32u0xx.c ****       break;
 224              		.loc 1 270 7 is_stmt 1 view .LVU44
 270:Core/Src/system_stm32u0xx.c ****       break;
 225              		.loc 1 270 23 is_stmt 0 view .LVU45
 226 0046 224B     		ldr	r3, .L23+12
 227 0048 224A     		ldr	r2, .L23+16
 228 004a 1A60     		str	r2, [r3]
 271:Core/Src/system_stm32u0xx.c **** 
 229              		.loc 1 271 7 is_stmt 1 view .LVU46
 230 004c F8E7     		b	.L17
 231              	.L14:
 274:Core/Src/system_stm32u0xx.c ****       break;
 232              		.loc 1 274 7 view .LVU47
 274:Core/Src/system_stm32u0xx.c ****       break;
 233              		.loc 1 274 23 is_stmt 0 view .LVU48
 234 004e 204B     		ldr	r3, .L23+12
 235 0050 214A     		ldr	r2, .L23+20
 236 0052 1A60     		str	r2, [r3]
 275:Core/Src/system_stm32u0xx.c **** 
 237              		.loc 1 275 7 is_stmt 1 view .LVU49
 238 0054 F4E7     		b	.L17
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 11


 239              	.L12:
 278:Core/Src/system_stm32u0xx.c ****       break;
 240              		.loc 1 278 7 view .LVU50
 278:Core/Src/system_stm32u0xx.c ****       break;
 241              		.loc 1 278 23 is_stmt 0 view .LVU51
 242 0056 1E4B     		ldr	r3, .L23+12
 243 0058 FA22     		movs	r2, #250
 244 005a D201     		lsls	r2, r2, #7
 245 005c 1A60     		str	r2, [r3]
 279:Core/Src/system_stm32u0xx.c **** 
 246              		.loc 1 279 7 is_stmt 1 view .LVU52
 247 005e EFE7     		b	.L17
 248              	.L10:
 282:Core/Src/system_stm32u0xx.c ****       break;
 249              		.loc 1 282 7 view .LVU53
 282:Core/Src/system_stm32u0xx.c ****       break;
 250              		.loc 1 282 23 is_stmt 0 view .LVU54
 251 0060 1B4B     		ldr	r3, .L23+12
 252 0062 8022     		movs	r2, #128
 253 0064 1202     		lsls	r2, r2, #8
 254 0066 1A60     		str	r2, [r3]
 283:Core/Src/system_stm32u0xx.c **** 
 255              		.loc 1 283 7 is_stmt 1 view .LVU55
 256 0068 EAE7     		b	.L17
 257              	.L13:
 289:Core/Src/system_stm32u0xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 258              		.loc 1 289 7 view .LVU56
 289:Core/Src/system_stm32u0xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 259              		.loc 1 289 23 is_stmt 0 view .LVU57
 260 006a 164A     		ldr	r2, .L23
 261 006c D168     		ldr	r1, [r2, #12]
 289:Core/Src/system_stm32u0xx.c ****       pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 262              		.loc 1 289 17 view .LVU58
 263 006e 0323     		movs	r3, #3
 264 0070 0B40     		ands	r3, r1
 265              	.LVL9:
 290:Core/Src/system_stm32u0xx.c **** 
 266              		.loc 1 290 7 is_stmt 1 view .LVU59
 290:Core/Src/system_stm32u0xx.c **** 
 267              		.loc 1 290 19 is_stmt 0 view .LVU60
 268 0072 D268     		ldr	r2, [r2, #12]
 290:Core/Src/system_stm32u0xx.c **** 
 269              		.loc 1 290 49 view .LVU61
 270 0074 1209     		lsrs	r2, r2, #4
 271 0076 0721     		movs	r1, #7
 272 0078 1140     		ands	r1, r2
 290:Core/Src/system_stm32u0xx.c **** 
 273              		.loc 1 290 12 view .LVU62
 274 007a 0131     		adds	r1, r1, #1
 275              	.LVL10:
 292:Core/Src/system_stm32u0xx.c ****       {
 276              		.loc 1 292 7 is_stmt 1 view .LVU63
 277 007c 022B     		cmp	r3, #2
 278 007e 15D0     		beq	.L18
 279 0080 032B     		cmp	r3, #3
 280 0082 17D0     		beq	.L19
 281 0084 012B     		cmp	r3, #1
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 12


 282 0086 0ED0     		beq	.L22
 283 0088 0020     		movs	r0, #0
 284              	.LVL11:
 285              	.L20:
 310:Core/Src/system_stm32u0xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 286              		.loc 1 310 7 view .LVU64
 310:Core/Src/system_stm32u0xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 287              		.loc 1 310 30 is_stmt 0 view .LVU65
 288 008a 0E49     		ldr	r1, .L23
 289 008c CA68     		ldr	r2, [r1, #12]
 310:Core/Src/system_stm32u0xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 290              		.loc 1 310 60 view .LVU66
 291 008e 120A     		lsrs	r2, r2, #8
 292 0090 7F23     		movs	r3, #127
 293 0092 1340     		ands	r3, r2
 310:Core/Src/system_stm32u0xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1UL);
 294              		.loc 1 310 14 view .LVU67
 295 0094 5843     		muls	r0, r3
 296              	.LVL12:
 311:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = pllvco / pllr;
 297              		.loc 1 311 7 is_stmt 1 view .LVU68
 311:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = pllvco / pllr;
 298              		.loc 1 311 20 is_stmt 0 view .LVU69
 299 0096 C968     		ldr	r1, [r1, #12]
 311:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = pllvco / pllr;
 300              		.loc 1 311 50 view .LVU70
 301 0098 490F     		lsrs	r1, r1, #29
 311:Core/Src/system_stm32u0xx.c ****       SystemCoreClock = pllvco / pllr;
 302              		.loc 1 311 12 view .LVU71
 303 009a 0131     		adds	r1, r1, #1
 304              	.LVL13:
 312:Core/Src/system_stm32u0xx.c ****       break;
 305              		.loc 1 312 7 is_stmt 1 view .LVU72
 312:Core/Src/system_stm32u0xx.c ****       break;
 306              		.loc 1 312 32 is_stmt 0 view .LVU73
 307 009c FFF7FEFF 		bl	__aeabi_uidiv
 308              	.LVL14:
 312:Core/Src/system_stm32u0xx.c ****       break;
 309              		.loc 1 312 23 view .LVU74
 310 00a0 0B4B     		ldr	r3, .L23+12
 311 00a2 1860     		str	r0, [r3]
 313:Core/Src/system_stm32u0xx.c **** 
 312              		.loc 1 313 7 is_stmt 1 view .LVU75
 313 00a4 CCE7     		b	.L17
 314              	.LVL15:
 315              	.L22:
 295:Core/Src/system_stm32u0xx.c ****           break;
 316              		.loc 1 295 11 view .LVU76
 295:Core/Src/system_stm32u0xx.c ****           break;
 317              		.loc 1 295 18 is_stmt 0 view .LVU77
 318 00a6 FFF7FEFF 		bl	__aeabi_uidiv
 319              	.LVL16:
 296:Core/Src/system_stm32u0xx.c **** 
 320              		.loc 1 296 11 is_stmt 1 view .LVU78
 321 00aa EEE7     		b	.L20
 322              	.LVL17:
 323              	.L18:
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 13


 299:Core/Src/system_stm32u0xx.c ****           break;
 324              		.loc 1 299 11 view .LVU79
 299:Core/Src/system_stm32u0xx.c ****           break;
 325              		.loc 1 299 18 is_stmt 0 view .LVU80
 326 00ac 0948     		ldr	r0, .L23+16
 327              	.LVL18:
 299:Core/Src/system_stm32u0xx.c ****           break;
 328              		.loc 1 299 18 view .LVU81
 329 00ae FFF7FEFF 		bl	__aeabi_uidiv
 330              	.LVL19:
 300:Core/Src/system_stm32u0xx.c **** 
 331              		.loc 1 300 11 is_stmt 1 view .LVU82
 332 00b2 EAE7     		b	.L20
 333              	.LVL20:
 334              	.L19:
 303:Core/Src/system_stm32u0xx.c ****           break;
 335              		.loc 1 303 11 view .LVU83
 303:Core/Src/system_stm32u0xx.c ****           break;
 336              		.loc 1 303 18 is_stmt 0 view .LVU84
 337 00b4 0848     		ldr	r0, .L23+20
 338              	.LVL21:
 303:Core/Src/system_stm32u0xx.c ****           break;
 339              		.loc 1 303 18 view .LVU85
 340 00b6 FFF7FEFF 		bl	__aeabi_uidiv
 341              	.LVL22:
 304:Core/Src/system_stm32u0xx.c **** 
 342              		.loc 1 304 11 is_stmt 1 view .LVU86
 343 00ba E6E7     		b	.L20
 344              	.LVL23:
 345              	.L9:
 316:Core/Src/system_stm32u0xx.c ****       break;
 346              		.loc 1 316 7 view .LVU87
 316:Core/Src/system_stm32u0xx.c ****       break;
 347              		.loc 1 316 23 is_stmt 0 view .LVU88
 348 00bc 044B     		ldr	r3, .L23+12
 349 00be 1860     		str	r0, [r3]
 317:Core/Src/system_stm32u0xx.c ****   }
 350              		.loc 1 317 7 is_stmt 1 view .LVU89
 351 00c0 BEE7     		b	.L17
 352              	.L24:
 353 00c2 C046     		.align	2
 354              	.L23:
 355 00c4 00100240 		.word	1073876992
 356 00c8 00000000 		.word	MSIRangeTable
 357 00cc 00000000 		.word	.L11
 358 00d0 00000000 		.word	SystemCoreClock
 359 00d4 0024F400 		.word	16000000
 360 00d8 00093D00 		.word	4000000
 361              		.cfi_endproc
 362              	.LFE335:
 364              		.global	MSIRangeTable
 365              		.section	.rodata.MSIRangeTable,"a"
 366              		.align	2
 369              	MSIRangeTable:
 370 0000 A0860100 		.word	100000
 371 0004 400D0300 		.word	200000
 372 0008 801A0600 		.word	400000
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 14


 373 000c 00350C00 		.word	800000
 374 0010 40420F00 		.word	1000000
 375 0014 80841E00 		.word	2000000
 376 0018 00093D00 		.word	4000000
 377 001c 00127A00 		.word	8000000
 378 0020 0024F400 		.word	16000000
 379 0024 00366E01 		.word	24000000
 380 0028 0048E801 		.word	32000000
 381 002c 006CDC02 		.word	48000000
 382              		.global	APBPrescTable
 383              		.section	.rodata.APBPrescTable,"a"
 384              		.align	2
 387              	APBPrescTable:
 388 0000 00000000 		.ascii	"\000\000\000\000\001\002\003\004"
 388      01020304 
 389              		.global	AHBPrescTable
 390              		.section	.rodata.AHBPrescTable,"a"
 391              		.align	2
 394              	AHBPrescTable:
 395 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 395      00000000 
 395      01020304 
 395      06
 396 000d 070809   		.ascii	"\007\010\011"
 397              		.global	SystemCoreClock
 398              		.section	.data.SystemCoreClock,"aw"
 399              		.align	2
 402              	SystemCoreClock:
 403 0000 00093D00 		.word	4000000
 404              		.text
 405              	.Letext0:
 406              		.file 2 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 407              		.file 3 "C:\\ST\\STM32CubeCLT_1.15.0\\GNU-tools-for-STM32\\bin/../lib/gcc/arm-none-eabi/12.3.1/../
 408              		.file 4 "Drivers/CMSIS/Include/core_cm0plus.h"
 409              		.file 5 "Drivers/CMSIS/Device/ST/STM32U0xx/Include/system_stm32u0xx.h"
 410              		.file 6 "Drivers/CMSIS/Device/ST/STM32U0xx/Include/stm32u073xx.h"
 411              		.file 7 "Drivers/STM32U0xx_HAL_Driver/Inc/stm32u0xx_ll_dma.h"
ARM GAS  C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s 			page 15


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32u0xx.c
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:19     .text.SystemInit:00000000 $t
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:25     .text.SystemInit:00000000 SystemInit
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:79     .text.SystemInit:00000038 $d
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:86     .text.SystemCoreClockUpdate:00000000 $t
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:92     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:146    .rodata.SystemCoreClockUpdate:00000000 $d
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:355    .text.SystemCoreClockUpdate:000000c4 $d
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:369    .rodata.MSIRangeTable:00000000 MSIRangeTable
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:402    .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:366    .rodata.MSIRangeTable:00000000 $d
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:387    .rodata.APBPrescTable:00000000 APBPrescTable
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:384    .rodata.APBPrescTable:00000000 $d
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:394    .rodata.AHBPrescTable:00000000 AHBPrescTable
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:391    .rodata.AHBPrescTable:00000000 $d
C:\Users\upo\AppData\Local\Temp\ccHr4tE6.s:399    .data.SystemCoreClock:00000000 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
