// Seed: 3691224203
module module_0 (
    input tri id_0,
    output wand id_1,
    output wire id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    input wire id_6,
    output wire id_7,
    input supply1 id_8,
    input supply1 id_9,
    input supply0 id_10,
    input supply1 id_11,
    input wire id_12,
    output tri id_13,
    output tri1 id_14
    , id_18,
    output supply1 id_15,
    output wand id_16
);
  assign id_2 = 1 <= 1'b0;
  wire id_19;
  wire id_20;
endmodule
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    output tri1 id_5,
    input uwire id_6,
    input wire id_7,
    output wire id_8,
    input supply0 module_1,
    input wand id_10,
    input wand id_11,
    input wor id_12,
    input tri0 id_13,
    input uwire id_14,
    input wor id_15,
    input uwire id_16,
    input wor id_17,
    input supply1 id_18,
    input wand id_19,
    input supply1 id_20,
    input wand id_21,
    output tri id_22,
    input uwire id_23,
    input supply1 id_24,
    output uwire id_25,
    output wand id_26,
    input tri1 id_27
    , id_50,
    input tri1 id_28,
    input supply0 id_29,
    input uwire id_30,
    output wand id_31,
    output tri1 id_32
    , id_51,
    input tri1 id_33
    , id_52,
    output wor id_34,
    output wor id_35,
    input uwire id_36,
    output tri0 id_37,
    input supply0 id_38,
    output tri1 id_39
    , id_53,
    input supply1 id_40,
    output wor id_41,
    input wor id_42,
    input wire id_43,
    output tri id_44,
    input wor id_45,
    output wor id_46,
    output tri1 id_47,
    output tri1 id_48
);
  wire id_54;
  module_0(
      id_40,
      id_3,
      id_44,
      id_15,
      id_30,
      id_30,
      id_19,
      id_32,
      id_16,
      id_10,
      id_36,
      id_42,
      id_0,
      id_26,
      id_32,
      id_48,
      id_22
  );
endmodule
