Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 13 17:02:55 2024
****************************************

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                                     0.0000      0.0000

  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/CP (DFCNQD1BWP16P90CPD)                        0.0400      1.0700    0.0000      0.0000 r    (52.98,10.81)     s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_2_/Q (DFCNQD1BWP16P90CPD)                         0.0254      1.0500    0.0840      0.0840 f    (52.73,10.81)     s, n
  instruct_type[2] (net)                                                                 7      0.0063
  U300/A2 (NR2D1BWP16P90CPD)                                                                                0.0254      1.0700    0.0005      0.0845 f    (50.87,13.28)
  U300/ZN (NR2D1BWP16P90CPD)                                                                                0.0176      1.0500    0.0181      0.1026 r    (50.98,13.28)
  n147 (net)                                                                             2      0.0016
  U301/A1 (INR2D1BWP16P90CPD)                                                                               0.0176      1.0700    0.0001      0.1027 r    (52.82,13.59)
  U301/ZN (INR2D1BWP16P90CPD)                                                                               0.0305      1.0500    0.0307      0.1334 r    (52.95,13.62)
  n195 (net)                                                                             3      0.0030
  U302/A1 (ND2D1BWP16P90CPD)                                                                                0.0305      1.0700    0.0002      0.1336 r    (54.45,14.81)
  U302/ZN (ND2D1BWP16P90CPD)                                                                                0.0438      1.0500    0.0393      0.1728 f    (54.42,14.76)
  n235 (net)                                                                             5      0.0060
  U470/I (INVD1BWP16P90CPD)                                                                                 0.0438      1.0700    0.0003      0.1731 f    (55.18,15.31)
  U470/ZN (INVD1BWP16P90CPD)                                                                                0.0171      1.0500    0.0194      0.1925 r    (55.26,15.31)
  n203 (net)                                                                             2      0.0021
  U472/A1 (NR2D1BWP16P90CPD)                                                                                0.0171      1.0700    0.0002      0.1927 r    (58.23,13.75)
  U472/ZN (NR2D1BWP16P90CPD)                                                                                0.0107      1.0500    0.0109      0.2035 f    (58.20,13.80)
  n202 (net)                                                                             1      0.0009
  U477/B (AOI211D1BWP16P90CPD)                                                                              0.0107      1.0700    0.0001      0.2036 f    (56.96,12.90)
  U477/ZN (AOI211D1BWP16P90CPD)                                                                             0.0157      1.0500    0.0146      0.2181 r    (56.92,12.90)
  n204 (net)                                                                             1      0.0007
  U479/A3 (AOI32D1BWP16P90CPD)                                                                              0.0157      1.0700    0.0000      0.2182 r    (57.42,12.81)
  U479/ZN (AOI32D1BWP16P90CPD)                                                                              0.0261      1.0500    0.0247      0.2429 f    (57.71,12.79)
  i_img2_jtag_tap_tdo_i (net)                                                            1      0.0007
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD1BWP16P90CPD)                                                           0.0261      1.0700    0.0000      0.2429 f    (57.68,12.06)     s, n
  data arrival time                                                                                                                           0.2429

  clock clock (fall edge)                                                                                                         0.7500      0.7500
  clock network delay (ideal)                                                                                                     0.0000      0.7500
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)                                                         0.0400      0.9300    0.0000      0.7500 f    (59.36,12.02)     s, n
  clock uncertainty                                                                                                              -0.0300      0.7200
  duty cycle clock jitter                                                                                                        -0.0090      0.7110
  library setup time                                                                                                    1.0000   -0.0100      0.7010
  data required time                                                                                                                          0.7010
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.7010
  data arrival time                                                                                                                          -0.2429
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.4581



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                                     0.0000      0.0000
  input external delay                                                                                                            0.5000      0.5000

  tdi (in)                                                                                                  0.0124      1.0500    0.0066      0.5066 f    (61.75,13.65)
  tdi (net)                                                                              5      0.0081
  U560/I (INVD1BWP16P90CPD)                                                                                 0.0124      1.0700    0.0004      0.5071 f    (59.15,7.85)
  U560/ZN (INVD1BWP16P90CPD)                                                                                0.0085      1.0500    0.0103      0.5174 r    (59.22,7.86)
  n470 (net)                                                                             1      0.0015
  U559/I (INVD1BWP16P90CPD)                                                                                 0.0085      1.0700    0.0002      0.5176 r    (60.38,12.53)
  U559/ZN (INVD1BWP16P90CPD)                                                                                0.4093      1.0500    0.2562      0.7738 f    (60.45,12.53)
  dbg_dat_si[0] (net)                                                                    1      0.1002
  dbg_dat_si[0] (out)                                                                                       0.4093      1.0700    0.0067      0.7805 f    (61.75,12.45)
  data arrival time                                                                                                                           0.7805

  clock clock (rise edge)                                                                                                         1.5000      1.5000
  clock network delay (ideal)                                                                                                     0.0000      1.5000
  clock uncertainty                                                                                                              -0.0300      1.4700
  cycle clock jitter                                                                                                             -0.0070      1.4630
  output external delay                                                                                                          -0.5000      0.9630
  data required time                                                                                                                          0.9630
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.9630
  data arrival time                                                                                                                          -0.7805
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.1825



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_enable_reg (recovery check against falling-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                                     0.0000      0.0000
  input external delay                                                                                                            0.5000      0.5000

  trstn (in)                                                                                                0.0132      1.0500    0.0062      0.5062 r    (61.75,11.49)
  trstn (net)                                                                            4      0.0089
  U567/I (BUFFD1BWP16P90CPD)                                                                                0.0144      1.0700    0.0024      0.5086 r    (43.78,15.82)
  U567/Z (BUFFD1BWP16P90CPD)                                                                                0.0229      1.0500    0.0262      0.5349 r    (43.93,15.82)
  n477 (net)                                                                             5      0.0060
  U365/I (BUFFD1BWP16P90CPD)                                                                                0.0229      1.0700    0.0005      0.5353 r    (39.84,14.14)
  U365/Z (BUFFD1BWP16P90CPD)                                                                                0.1122      1.0500    0.0775      0.6128 r    (39.99,14.14)
  n411 (net)                                                                            20      0.0312
  i_img2_jtag_tap_tdo_enable_reg/CDN (DFNCNQD1BWP16P90CPD)                                                  0.1128      1.0700    0.0059      0.6188 r    (57.53,10.60)     s, n
  data arrival time                                                                                                                           0.6188

  clock clock (fall edge)                                                                                                         0.7500      0.7500
  clock network delay (ideal)                                                                                                     0.0000      0.7500
  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD1BWP16P90CPD)                                                  0.0400      0.9300    0.0000      0.7500 f    (58.40,10.65)     s, n
  clock uncertainty                                                                                                              -0.0300      0.7200
  duty cycle clock jitter                                                                                                        -0.0090      0.7110
  library setup time                                                                                                    1.0000    0.0183      0.7293
  data required time                                                                                                                          0.7293
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.7293
  data arrival time                                                                                                                          -0.6188
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.1106



  Startpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                         0.7500      0.7500
  clock network delay (ideal)                                                                                                     0.0000      0.7500

  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD1BWP16P90CPD)                                                         0.0400      1.0700    0.0000      0.7500 f    (59.36,12.02)     s, n
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD1BWP16P90CPD)                                                           0.0092      1.0500    0.0749      0.8249 r    (59.11,12.02)     s, n
  n395 (net)                                                                             1      0.0009
  U564/I (INVD1BWP16P90CPD)                                                                                 0.0092      1.0700    0.0001      0.8250 r    (60.00,12.55)
  U564/ZN (INVD1BWP16P90CPD)                                                                                0.0116      1.0500    0.0121      0.8371 f    (60.08,12.56)
  n474 (net)                                                                             1      0.0022
  U253/I (INVD3BWP16P90CPDULVT)                                                                             0.0116      1.0700    0.0001      0.8372 f    (60.50,11.95)
  U253/ZN (INVD3BWP16P90CPDULVT)                                                                            0.0874      1.0500    0.0548      0.8920 r    (60.53,11.95)
  tdo (net)                                                                              1      0.1002
  tdo (out)                                                                                                 0.0874      1.0700    0.0064      0.8984 r    (61.75,11.97)
  data arrival time                                                                                                                           0.8984

  clock clock (rise edge)                                                                                                         1.5000      1.5000
  clock network delay (ideal)                                                                                                     0.0000      1.5000
  clock uncertainty                                                                                                              -0.0300      1.4700
  duty cycle clock jitter                                                                                                        -0.0090      1.4610
  output external delay                                                                                                          -0.5000      0.9610
  data required time                                                                                                                          0.9610
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                          0.9610
  data arrival time                                                                                                                          -0.8984
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 0.0627


1
