#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000748c20 .scope module, "Exemplo_0903" "Exemplo_0903" 2 68;
 .timescale 0 0;
v00000000006be060_0 .net "clock1", 0 0, v00000000007458b0_0;  1 drivers
v00000000006be100_0 .net "pulse1", 0 0, v00000000007459f0_0;  1 drivers
v00000000006be1a0_0 .net "pulse2", 0 0, v000000000073bf50_0;  1 drivers
v00000000006be240_0 .net "pulse3", 0 0, v00000000006bf090_0;  1 drivers
v00000000006be2e0_0 .net "pulse4", 0 0, v00000000006bf350_0;  1 drivers
S_0000000000748da0 .scope module, "clk1" "clock" 2 72, 3 7 0, S_0000000000748c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
v00000000007458b0_0 .var "clk", 0 0;
S_000000000073c6b0 .scope begin, "main" "main" 2 85, 2 85 0, S_0000000000748c20;
 .timescale 0 0;
S_000000000073c830 .scope module, "pul1" "pulse1" 2 78, 2 9 0, S_0000000000748c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /OUTPUT 1 "signal"
v00000000007a0f30_0 .net "clock", 0 0, v00000000007458b0_0;  alias, 1 drivers
v00000000007459f0_0 .var "signal", 0 0;
E_00000000006b8510 .event posedge, v00000000007458b0_0;
S_000000000073bdd0 .scope module, "pul2" "pulse2" 2 79, 2 26 0, S_0000000000748c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /OUTPUT 1 "signal"
v000000000073c9b0_0 .net "clock", 0 0, v00000000007458b0_0;  alias, 1 drivers
v000000000073bf50_0 .var "signal", 0 0;
S_000000000073bff0 .scope module, "pul3" "pulse3" 2 80, 2 39 0, S_0000000000748c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /OUTPUT 1 "signal"
v00000000006beff0_0 .net "clock", 0 0, v00000000007458b0_0;  alias, 1 drivers
v00000000006bf090_0 .var "signal", 0 0;
E_00000000006b8590 .event negedge, v00000000007458b0_0;
S_00000000006bf130 .scope module, "pul4" "pulse4" 2 81, 2 53 0, S_0000000000748c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /OUTPUT 1 "signal"
v00000000006bf2b0_0 .net "clock", 0 0, v00000000007458b0_0;  alias, 1 drivers
v00000000006bf350_0 .var "signal", 0 0;
    .scope S_0000000000748da0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007458b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000000000748da0;
T_1 ;
    %delay 12, 0;
    %load/vec4 v00000000007458b0_0;
    %inv;
    %store/vec4 v00000000007458b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000073c830;
T_2 ;
    %wait E_00000000006b8510;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000007459f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007459f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000007459f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007459f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000007459f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000007459f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000073bdd0;
T_3 ;
    %wait E_00000000006b8510;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000073bf50_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000073bf50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000073bff0;
T_4 ;
    %wait E_00000000006b8590;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006bf090_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006bf090_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006bf090_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000006bf130;
T_5 ;
    %wait E_00000000006b8590;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000006bf350_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000006bf350_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000748c20;
T_6 ;
    %fork t_1, S_000000000073c6b0;
    %jmp t_0;
    .scope S_000000000073c6b0;
t_1 ;
    %vpi_call 2 86 "$display", "\000" {0 0 0};
    %vpi_call 2 87 "$display", "Exemplo_0903 - Axell Brendow - 631822" {0 0 0};
    %vpi_call 2 88 "$display", "\000" {0 0 0};
    %vpi_call 2 90 "$dumpfile", "Exemplo_0903.vcd" {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000001, v00000000006be060_0, v00000000006be100_0, v00000000006be1a0_0, v00000000006be240_0, v00000000006be2e0_0 {0 0 0};
    %delay 480, 0;
    %vpi_call 2 98 "$finish" {0 0 0};
    %end;
    .scope S_0000000000748c20;
t_0 %join;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Exemplo_0903.v";
    "./clock.v";
