<root><simulation><result_generated_time />2023-05-17 18:45:41<layer><layer_spec />{'B': 1, 'K': 1001, 'C': 1024, 'OY': 1, 'OX': 1, 'IY': 1, 'IX': 1, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />1025024<total_data_size_element />{'W': 1025024, 'I': 1024, 'O': 1001}<total_data_reuse />{'W': 1, 'I': 1001.0, 'O': 1024}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_2', 'K_16']}, {'Row': ['C_16', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />20</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [896, 1, 1], 'I': [128, 1, 1], 'O': [7, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 1)]], [[('C', 4), ('K', 7)], [('C', 32)]], [], []]<I />[[[('K', 7)], []], [[('C', 4)], [('C', 32), ('OY', 1)]], [], []]<O />[[[('C', 4)], [('C', 32)]], [[('K', 7)], [('OY', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2), ('C', 4)], [('K', 143)], []]<I />[[('C', 2), ('C', 4), ('K', 143)], [], []]<O />[[('C', 2), ('C', 4)], [('K', 143)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 1, 1, 1], 'I': [7.0, 143.0, 1.0, 1.0], 'O': [128.0, 8, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [64, 8200192, 8200192], 'I': [64, 8192, 8192], 'O': [8, 8008, 8008], 'O_partial': [8, 0, 0], 'O_final': [0, 8008, 8008]}<actual_mem_utilization_individual />{'W': [0.12, 0.24, 0.0], 'I': [0.12, 0.0, 0.0], 'O': [0.02, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.12, 0.24, 0.0], 'I': [0.12, 0.24, 0.0], 'O': [0.02, 0.24, 0.0]}<effective_mem_size_bit />{'W': [32, 57344, 8200192], 'I': [64, 8192, 8192], 'O': [8, 56, 8008], 'O_partial': [8, 0, 0], 'O_final': [0, 56, 8008]}<total_unit_count />{'W': [896, 896, 1, 1], 'I': [896, 128, 1, 1], 'O': [896, 7, 1, 1]}<unique_unit_count />{'W': [896, 896, 1, 1], 'I': [128, 128, 1, 1], 'O': [7, 7, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [7.0, 1.0, 1.0, 1.0], 'O': [128.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1025024, 1025024], [1025024, 1025024], [1025024, 0]]<I />[[146432, 1024], [1024, 1024], [1024, 0]]<O />[[(7007, 8008), (1001, 0)], [(0, 1001), (1001, 0)], [(0, 1001), (0, 0)]]<O_partial />[[(7007, 8008), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (1001, 0)], [(0, 1001), (1001, 0)], [(0, 1001), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[128128, 128128], [16016, 16016], [4004, 0]]<I />[[18304, 128], [16, 16], [4, 0]]<O />[[(876, 1001), (125, 0)], [(0, 16), (16, 0)], [(0, 4), (0, 0)]]<O_partial />[([876, 1001], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [125, 0]), ([0, 16], [16, 0]), ([0, 4], [0, 0])]</mem_access_count_word><mac_count><active />1025024<idle />146432</mac_count></basic_info><energy><total_energy />2256644.4<mem_energy_breakdown><W />[89.8, 3174.2, 5332.7]<I />[6.2, 3.2, 5.3]<O />[0.7, 3.1, 5.2]</mem_energy_breakdown><MAC_energy><active_MAC />2240702.5<idle_MAC />7321.6<total />2248024.1</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0313<utilization_without_data_loading />0.0629<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.0358<mac_utilize_temporal_without_data_loading />0.0719</mac_array_utilization><latency><latency_cycle_with_data_loading />31960<latency_cycle_without_data_loading />15912<ideal_computing_cycle />1144<data_loading><load_cycle_total />16048<load_cycle_individual />{'W': [112, 16016, 0], 'I': [16, 16, 0]}<load_cycle_combined />{'W': 16016, 'I': 17}</data_loading><mem_stalling><mem_stall_cycle_total />14768<mem_stall_cycle_individual />{'W': [[-1143], [-994, 14768], [-1144, -1144]], 'I': [[-1143], [-1144, -1144], [-1144, -1144]], 'O': [[-1144], [-1144, -1144], [-1128, -1140]]}<mem_stall_cycle_shared />{'W': [[-1143], [-994, 14768], [0, 0]], 'I': [[-1143], [-1144, 14768], [0, 0]], 'O': [[-1144], [-1144, -1144], [-1128, -1140]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [64, 8200192, 8200192], 'I': [64, 8192, 8192], 'O': [8, 8008, 8008], 'O_partial': [8, 0, 0], 'O_final': [0, 8008, 8008]}<data_size_each_level_total />{'W': [57344, 8200192, 8200192], 'I': [8192, 8192, 8192], 'O': [56, 8008, 8008]}<loop_cycles_each_level />{'W': [8, 1144, 1144], 'I': [1144, 1144, 1144], 'O': [8, 1144, 1144]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [143, 1, 1], 'O': [8, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [7168.0, 7168.0], [7168.0, 7168.0]], 'I': [[8.0, 0.1], [7.2, 7.2], [7.2, 7.2]], 'O': [[8.0, 1.0], [7.0, 7.0], [7.0, 7.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [7168.0, 7168.0], [7168.0, 7168.0]], 'I': [[8.0, 8.0], [1024.0, 7.2], [7.2, 7.2]], 'O': [[8.0, 8.0], [56.0, 7.0], [7.0, 7.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [7168.0, 7168.0], [7168.0, 0]], 'I': [[8.0, 0.1], [7.2, 7.2], [7.2, 0]], 'O': [[8.0, 1.0], [7.0, 7.0], [7.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [7182.2, 7182.2], [7175.2, 7.0]], 'I': [[8.0, 0.1], [7182.2, 7182.2], [7175.2, 7.0]], 'O': [[8.0, 1.0], [7182.2, 7182.2], [7175.2, 7.0]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [False, True]], 'I': [[True, True], [False, False], [False, True]], 'O': [[True, True], [False, False], [False, True]]}<trans_time_ideal />{'W': [[1, 1, 1144], [8, 8, 143], [1144, 1144, 1]], 'I': [[1, 1, 1144], [1144, 1144, 1], [1144, 1144, 1]], 'O': [[1, 1, 1144], [8, 8, 143], [1144, 1144, 1]]}<trans_time_real />{'W': [[0, 1, 1144], [[1, 8, 143], [112, 8, 143]], [[16016, 1144, 1], [4004, 1144, 1]]], 'I': [[0, 1, 1144], [[1, 1144, 1], [16, 1144, 1]], [[16, 1144, 1], [4, 1144, 1]]], 'O': [[0, 1, 1144], [[0, 8, 143], [0, 8, 143]], [[16, 1144, 1], [4, 1144, 1]]]}<single_stall_cycle />{'W': [[-1], [-7, 104], [14872, 2860]], 'I': [[-1], [-1143, -1128], [-1128, -1140]], 'O': [[-1], [-8, -8], [-1128, -1140]]}<single_stall_count />{'W': [1143, 142, 0], 'I': [1143, 0, 0], 'O': [1144, 143, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [1136, 0], 'I': [0, 0], 'O': [0, 16]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [16, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-8, -1144], [-1144, -1128]], 1: [[-1144, -1144], [-1128, -1144]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />121.0<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0.282</simulation></root>