[*]
[*] GTKWave Analyzer v3.3.100 (w)1999-2019 BSI
[*] Wed Nov 23 01:50:46 2022
[*]
[dumpfile] "C:\Users\Brandon Local\Desktop\CPP\Fall 2022\CS 3650\Project_1_CS_3650\Project 1 CS 3650\Proj1_CompArch\mips_single_cycle\dump.vcd"
[dumpfile_mtime] "Tue Nov 22 23:33:19 2022"
[dumpfile_size] 34117
[savefile] "C:\Users\Brandon Local\Desktop\CPP\Fall 2022\CS 3650\Project_1_CS_3650\Project 1 CS 3650\Proj1_CompArch\mips_single_cycle\test.gtkw"
[timestart] 0
[size] 1284 701
[pos] -1 -1
*-14.000000 14820 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb.
[treeopen] tb.uut.
[treeopen] tb.uut.mips_inst.
[treeopen] tb.uut.mips_inst.controller_inst.
[treeopen] tb.uut.mips_inst.datapath_inst.
[sst_width] 210
[signals_width] 249
[sst_expanded] 1
[sst_vpaned_height] 197
@22
tb.uut.mips_inst.datapath_inst.pc[31:0]
tb.uut.mips_inst.imem_addr[31:0]
tb.uut.mips_inst.imem_data[31:0]
tb.uut.mips_inst.controller_inst.maindec_inst.opcode[5:0]
tb.uut.mips_inst.controller_inst.maindec_inst.func[5:0]
tb.uut.mips_inst.datapath_inst.regfile_inst.addr1[4:0]
tb.uut.mips_inst.datapath_inst.regfile_inst.data1[31:0]
tb.uut.mips_inst.datapath_inst.src_a[31:0]
tb.uut.mips_inst.datapath_inst.regfile_inst.addr2[4:0]
tb.uut.mips_inst.datapath_inst.regfile_inst.data2[31:0]
tb.uut.mips_inst.datapath_inst.alu_src
tb.uut.mips_inst.datapath_inst.imm_ext[31:0]
tb.uut.mips_inst.datapath_inst.src_b[31:0]
tb.uut.mips_inst.datapath_inst.write_data[31:0]
tb.uut.mips_inst.branch
tb.uut.mips_inst.datapath_inst.zero
tb.uut.mips_inst.datapath_inst.alucontrol[2:0]
tb.uut.mips_inst.datapath_inst.alu_result[31:0]
tb.uut.mips_inst.mem_to_reg
tb.uut.mips_inst.datapath_inst.read_data[31:0]
tb.uut.mips_inst.datapath_inst.result[31:0]
tb.uut.mips_inst.datapath_inst.rt[5:0]
tb.uut.mips_inst.reg_dst
tb.uut.mips_inst.datapath_inst.rd[5:0]
@c00022
tb.uut.mips_inst.datapath_inst.write_reg[4:0]
@28
(0)tb.uut.mips_inst.datapath_inst.write_reg[4:0]
(1)tb.uut.mips_inst.datapath_inst.write_reg[4:0]
(2)tb.uut.mips_inst.datapath_inst.write_reg[4:0]
(3)tb.uut.mips_inst.datapath_inst.write_reg[4:0]
(4)tb.uut.mips_inst.datapath_inst.write_reg[4:0]
@1401200
-group_end
@22
tb.uut.mips_inst.datapath_inst.regfile_inst.wdata[31:0]
tb.uut.mips_inst.reg_write
tb.uut.mips_inst.datapath_inst.pc_plus_4[31:0]
tb.uut.mips_inst.datapath_inst.pc_branch[31:0]
tb.uut.mips_inst.jump
tb.uut.mips_inst.datapath_inst.pc_jump[31:0]
tb.uut.mips_inst.datapath_inst.pc_next[31:0]
tb.uut.mips_inst.dmem_addr[31:0]
tb.uut.mips_inst.dmem_rdata[31:0]
tb.uut.mips_inst.dmem_wdata[31:0]
tb.uut.mips_inst.dmem_we
tb.uut.mips_inst.datapath_inst.regfile_inst.addr3[4:0]
tb.uut.mips_inst.datapath_inst.c_out
tb.uut.mips_inst.datapath_inst.jump
tb.uut.mips_inst.datapath_inst.mem_to_reg
tb.uut.mips_inst.datapath_inst.mem_write
tb.uut.mips_inst.datapath_inst.pc_src
tb.uut.mips_inst.datapath_inst.read_data[31:0]
tb.uut.mips_inst.datapath_inst.reg_data1[31:0]
tb.uut.mips_inst.datapath_inst.reg_data2[31:0]
tb.uut.mips_inst.datapath_inst.reg_dst
tb.uut.mips_inst.datapath_inst.reg_write
tb.uut.mips_inst.datapath_inst.result[31:0]
tb.uut.mips_inst.datapath_inst.rst
tb.uut.mips_inst.datapath_inst.regfile_inst.clk
tb.uut.mips_inst.datapath_inst.regfile_inst.rw
[pattern_trace] 1
[pattern_trace] 0
