$date
	Mon May 23 20:08:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_saturating_counter_2bits $end
$var wire 1 ! predicted_taken $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var reg 1 $ taken_flag $end
$scope module u_saturating_counter_2bits $end
$var wire 1 % add_flag $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 1 & sub_flag $end
$var wire 1 $ taken_flag $end
$var reg 2 ' cnt [1:0] $end
$var reg 1 ! predicted_taken $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
1&
0%
0$
0#
0"
x!
$end
#5000
0!
b0 '
1"
#10000
0&
0"
1%
1$
#15000
1"
#20000
0"
1#
#25000
b1 '
1"
#30000
0"
#35000
1!
b10 '
1"
#40000
0"
#45000
b11 '
1"
#50000
0"
#55000
1"
#60000
0"
#65000
1"
#70000
1&
0"
0%
0$
#75000
b10 '
1"
#80000
0"
#85000
0!
b1 '
1"
#90000
0"
#95000
b0 '
1"
#100000
0"
#105000
1"
#110000
0"
#115000
1"
#120000
0&
0"
1%
1$
#125000
b1 '
1"
#130000
0"
#135000
1!
b10 '
1"
#140000
0"
#145000
b11 '
1"
#150000
0"
#155000
1"
#160000
1&
0"
0%
0$
#165000
b10 '
1"
#170000
0"
#175000
0!
b1 '
1"
#180000
0&
0"
1%
1$
#185000
1!
b10 '
1"
#190000
1&
0"
0%
0$
#195000
0!
b1 '
1"
#200000
0"
