{
  "Top": "L1_Data_Gen",
  "RtlTop": "L1_Data_Gen",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu9eg",
    "Package": "-ffvb1156",
    "Speed": "-2-e"
  },
  "HlsSolution": {"Config": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog",
      "config_export -use_netlist=none",
      "config_export -vivado_optimization_level=2",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_report_level=0"
    ]},
  "Args": {
    "L1_data_out": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "l1_data_axis",
        "portRef": "TDATA",
        "structImpl": "interface",
        "dataPack": true,
        "fields": {
          "payload": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "dst_module": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "l1datagen_stateout": {
      "index": "1",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "8",
        "interfaceRef": "l1datagen_stateout_V"
      }
    },
    "CDATA_COUNTER": {
      "index": "2",
      "type": {
        "dataType": "ap_uint",
        "dataWidth": "8",
        "interfaceRef": "CDATA_COUNTER_V"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "1",
    "Latency": "2",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "L1_Data_Gen",
    "Version": "1.0",
    "DisplayName": "L1_data_gen",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/L1_Data_Gen.cpp"],
    "Vhdl": [
      "impl\/vhdl\/L1_Data_Gen_mux_325_1_1_1.vhd",
      "impl\/vhdl\/L1_Data_Gen_mux_325_5_1_1.vhd",
      "impl\/vhdl\/L1_Data_Gen_mux_325_12_1_1.vhd",
      "impl\/vhdl\/L1_Data_Gen_numBeam.vhd",
      "impl\/vhdl\/L1_Data_Gen.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/L1_Data_Gen_mux_325_1_1_1.v",
      "impl\/verilog\/L1_Data_Gen_mux_325_5_1_1.v",
      "impl\/verilog\/L1_Data_Gen_mux_325_12_1_1.v",
      "impl\/verilog\/L1_Data_Gen_numBeam.v",
      "impl\/verilog\/L1_Data_Gen_numBeam_rom.dat",
      "impl\/verilog\/L1_Data_Gen.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/ssaraswathy\/Documents\/ORAN_Uplane\/Uplane_without_Compression\/Simulation_design\/Looping_design\/ORAN_INTEG_1\/sim_src\/L1_Data_Gen\/solution1\/.autopilot\/db\/L1_Data_Gen.design.xml",
    "DebugDir": "\/home\/ssaraswathy\/Documents\/ORAN_Uplane\/Uplane_without_Compression\/Simulation_design\/Looping_design\/ORAN_INTEG_1\/sim_src\/L1_Data_Gen\/solution1\/.debug",
    "ProtoInst": ["\/home\/ssaraswathy\/Documents\/ORAN_Uplane\/Uplane_without_Compression\/Simulation_design\/Looping_design\/ORAN_INTEG_1\/sim_src\/L1_Data_Gen\/solution1\/.debug\/L1_Data_Gen.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "L1_data_out_V",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "CDATA_COUNTER_V": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "CDATA_COUNTER_V",
      "bundle_role": "default"
    },
    "L1_data_out_V": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "L1_data_out_V",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "struct",
          "Width": "64",
          "Fields": {
            "payload": {
              "Type": "integer unsigned",
              "Width": "54"
            },
            "dst_module": {
              "Type": "integer unsigned",
              "Width": "10"
            }
          }
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {"TDATA": "64"}
    },
    "l1datagen_stateout_V": {
      "type": "data",
      "dir": "out",
      "width": "8",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "8"
        }},
      "bundle_name": "l1datagen_stateout_V",
      "bundle_role": "default"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "L1_data_out_V_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "L1_data_out_V_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "L1_data_out_V_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "l1datagen_stateout_V": {
      "dir": "out",
      "width": "8"
    },
    "CDATA_COUNTER_V": {
      "dir": "out",
      "width": "8"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "L1_Data_Gen"},
    "Info": {"L1_Data_Gen": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"L1_Data_Gen": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "1",
          "PipelineDepth": "3",
          "PipelineType": "function"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "2.202"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "334",
          "LUT": "1169",
          "DSP48E": "0",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "L1_Data_Gen",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-04-07 10:55:16 IST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
