$date
	Sat Mar 30 03:16:09 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module z_inst_mem_tb $end
$var wire 32 ! instruction [31:0] $end
$var reg 1 " clk $end
$var reg 64 # read_adr [63:0] $end
$var reg 1 $ rst $end
$scope module memory_test $end
$var wire 1 " clk $end
$var wire 64 % read_adr [63:0] $end
$var wire 1 $ rst $end
$var reg 32 & instruction [31:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
bx &
b0 %
0$
b0 #
0"
bx !
$end
#5000
1$
b0 '
1"
#10000
bx10101010 !
bx10101010 &
0"
#15000
bx !
bx &
b100 #
b100 %
1"
#20000
b1000 #
b1000 %
0"
#25000
b1100 #
b1100 %
1"
#30000
b1000000 #
b1000000 %
0"
#35000
1"
