digraph "CFG for 'amd_ir_set_vcpu_affinity' function" {
	label="CFG for 'amd_ir_set_vcpu_affinity' function";

	Node0x561b94a15e20 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-0:\l  %retval.i = alloca i1, align 1\l  %key.addr.i = alloca %struct.static_key*, align 8\l  call void @llvm.dbg.declare(metadata %struct.static_key** %key.addr.i,\l... metadata !6069, metadata !DIExpression()), !dbg !6074\l  %branch.addr.i = alloca i8, align 1\l  call void @llvm.dbg.declare(metadata i8* %branch.addr.i, metadata !6083,\l... metadata !DIExpression()), !dbg !6084\l  %retval = alloca i32, align 4\l  %data.addr = alloca %struct.irq_data*, align 8\l  %vcpu_info.addr = alloca i8*, align 8\l  %iommu = alloca %struct.amd_iommu*, align 8\l  %pi_data = alloca %struct.amd_iommu_pi_data*, align 8\l  %vcpu_pi_info = alloca %struct.vcpu_data*, align 8\l  %ir_data = alloca %struct.amd_ir_data*, align 8\l  %irte = alloca %struct.irte_ga*, align 8\l  %irte_info = alloca %struct.irq_2_irte*, align 8\l  %dev_data = alloca %struct.iommu_dev_data*, align 8\l  %branch = alloca i8, align 1\l  %tmp = alloca i8, align 1\l  %cfg = alloca %struct.irq_cfg*, align 8\l  store %struct.irq_data* %data, %struct.irq_data** %data.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.irq_data** %data.addr, metadata\l... !6085, metadata !DIExpression()), !dbg !6086\l  store i8* %vcpu_info, i8** %vcpu_info.addr, align 8\l  call void @llvm.dbg.declare(metadata i8** %vcpu_info.addr, metadata !6087,\l... metadata !DIExpression()), !dbg !6088\l  call void @llvm.dbg.declare(metadata %struct.amd_iommu** %iommu, metadata\l... !6089, metadata !DIExpression()), !dbg !6090\l  call void @llvm.dbg.declare(metadata %struct.amd_iommu_pi_data** %pi_data,\l... metadata !6091, metadata !DIExpression()), !dbg !6108\l  %0 = load i8*, i8** %vcpu_info.addr, align 8, !dbg !6109\l  %1 = bitcast i8* %0 to %struct.amd_iommu_pi_data*, !dbg !6109\l  store %struct.amd_iommu_pi_data* %1, %struct.amd_iommu_pi_data** %pi_data,\l... align 8, !dbg !6108\l  call void @llvm.dbg.declare(metadata %struct.vcpu_data** %vcpu_pi_info,\l... metadata !6110, metadata !DIExpression()), !dbg !6111\l  %2 = load %struct.amd_iommu_pi_data*, %struct.amd_iommu_pi_data** %pi_data,\l... align 8, !dbg !6112\l  %vcpu_data = getelementptr inbounds %struct.amd_iommu_pi_data,\l... %struct.amd_iommu_pi_data* %2, i32 0, i32 4, !dbg !6113\l  %3 = load %struct.vcpu_data*, %struct.vcpu_data** %vcpu_data, align 8, !dbg\l... !6113\l  store %struct.vcpu_data* %3, %struct.vcpu_data** %vcpu_pi_info, align 8,\l... !dbg !6111\l  call void @llvm.dbg.declare(metadata %struct.amd_ir_data** %ir_data,\l... metadata !6114, metadata !DIExpression()), !dbg !6115\l  %4 = load %struct.irq_data*, %struct.irq_data** %data.addr, align 8, !dbg\l... !6116\l  %chip_data = getelementptr inbounds %struct.irq_data, %struct.irq_data* %4,\l... i32 0, i32 7, !dbg !6117\l  %5 = load i8*, i8** %chip_data, align 8, !dbg !6117\l  %6 = bitcast i8* %5 to %struct.amd_ir_data*, !dbg !6116\l  store %struct.amd_ir_data* %6, %struct.amd_ir_data** %ir_data, align 8, !dbg\l... !6115\l  call void @llvm.dbg.declare(metadata %struct.irte_ga** %irte, metadata\l... !6118, metadata !DIExpression()), !dbg !6119\l  %7 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6120\l  %entry1 = getelementptr inbounds %struct.amd_ir_data, %struct.amd_ir_data*\l... %7, i32 0, i32 3, !dbg !6121\l  %8 = load i8*, i8** %entry1, align 8, !dbg !6121\l  %9 = bitcast i8* %8 to %struct.irte_ga*, !dbg !6122\l  store %struct.irte_ga* %9, %struct.irte_ga** %irte, align 8, !dbg !6119\l  call void @llvm.dbg.declare(metadata %struct.irq_2_irte** %irte_info,\l... metadata !6123, metadata !DIExpression()), !dbg !6125\l  %10 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6126\l  %irq_2_irte = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %10, i32 0, i32 1, !dbg !6127\l  store %struct.irq_2_irte* %irq_2_irte, %struct.irq_2_irte** %irte_info,\l... align 8, !dbg !6125\l  call void @llvm.dbg.declare(metadata %struct.iommu_dev_data** %dev_data,\l... metadata !6128, metadata !DIExpression()), !dbg !6129\l  %11 = load %struct.irq_2_irte*, %struct.irq_2_irte** %irte_info, align 8,\l... !dbg !6130\l  %devid = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte* %11,\l... i32 0, i32 0, !dbg !6131\l  %12 = load i16, i16* %devid, align 2, !dbg !6131\l  %call = call %struct.iommu_dev_data* @search_dev_data(i16 zeroext %12) #8,\l... !dbg !6132\l  store %struct.iommu_dev_data* %call, %struct.iommu_dev_data** %dev_data,\l... align 8, !dbg !6129\l  %13 = load %struct.iommu_dev_data*, %struct.iommu_dev_data** %dev_data,\l... align 8, !dbg !6133\l  %tobool = icmp ne %struct.iommu_dev_data* %13, null, !dbg !6133\l  br i1 %tobool, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-1, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-2, !dbg !6135\l|{<s0>T|<s1>F}}"];
	Node0x561b94a15e20:s0 -> Node0x561b94a17150;
	Node0x561b94a15e20:s1 -> Node0x561b94a171a0;
	Node0x561b94a17150 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-1: \l  %14 = load %struct.iommu_dev_data*, %struct.iommu_dev_data** %dev_data,\l... align 8, !dbg !6136\l  %use_vapic = getelementptr inbounds %struct.iommu_dev_data,\l... %struct.iommu_dev_data* %14, i32 0, i32 10, !dbg !6137\l  %15 = load i8, i8* %use_vapic, align 8, !dbg !6137\l  %tobool2 = trunc i8 %15 to i1, !dbg !6137\l  br i1 %tobool2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-3, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-2, !dbg !6138\l|{<s0>T|<s1>F}}"];
	Node0x561b94a17150:s0 -> Node0x561b94a171f0;
	Node0x561b94a17150:s1 -> Node0x561b94a171a0;
	Node0x561b94a171a0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-2: \l  store i32 0, i32* %retval, align 4, !dbg !6139\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-18, !dbg !6139\l}"];
	Node0x561b94a171a0 -> Node0x561b94a176a0;
	Node0x561b94a171f0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-3: \l  %16 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6140\l  %17 = bitcast %struct.amd_ir_data* %16 to i8*, !dbg !6140\l  %18 = load %struct.amd_iommu_pi_data*, %struct.amd_iommu_pi_data** %pi_data,\l... align 8, !dbg !6141\l  %ir_data3 = getelementptr inbounds %struct.amd_iommu_pi_data,\l... %struct.amd_iommu_pi_data* %18, i32 0, i32 5, !dbg !6142\l  store i8* %17, i8** %ir_data3, align 8, !dbg !6143\l  %19 = load i32, i32* @amd_iommu_guest_ir, align 4, !dbg !6144\l  %cmp = icmp eq i32 %19, 2, !dbg !6144\l  br i1 %cmp, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-12, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-4, !dbg !6145\l|{<s0>T|<s1>F}}"];
	Node0x561b94a171f0:s0 -> Node0x561b94a174c0;
	Node0x561b94a171f0:s1 -> Node0x561b94a17240;
	Node0x561b94a17240 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-4: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-5, !dbg !6146\l}"];
	Node0x561b94a17240 -> Node0x561b94a17290;
	Node0x561b94a17290 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-5: \l  call void @llvm.dbg.declare(metadata i8* %branch, metadata !6147, metadata\l... !DIExpression()), !dbg !6148\l  store %struct.static_key* getelementptr inbounds (%struct.static_key_false,\l... %struct.static_key_false* bitcast (%union.anon.75* getelementptr inbounds\l... (%struct._ddebug, %struct._ddebug* bitcast (\{ i8*, i8*, i8*, i8*, i8, i8, i8,\l... i8, \{ \{ \{ %struct.atomic_t, \{ %struct.jump_entry* \} \} \} \} \}*\l... @amd_ir_set_vcpu_affinity.descriptor to %struct._ddebug*), i32 0, i32 5) to\l... %struct.static_key_false*), i32 0, i32 0), %struct.static_key** %key.addr.i,\l... align 8\l  store i8 0, i8* %branch.addr.i, align 1\l  %20 = load %struct.static_key*, %struct.static_key** %key.addr.i, align 8,\l... !dbg !6149\l  %21 = load i8, i8* %branch.addr.i, align 1, !dbg !6149\l  %tobool.i = trunc i8 %21 to i1, !dbg !6149\l  callbr void asm sideeffect \"1:.byte 0x0f,0x1f,0x44,0x00,0\\0A\\09.pushsection\l... __jump_table,  \\22aw\\22 \\0A\\09 .balign 8 \\0A\\09 .quad 1b, $\{2:l\}, $\{0:c\} +\l... $\{1:c\} \\0A\\09.popsection \\0A\\09\",\l... \"i,i,X,~\{dirflag\},~\{fpsr\},~\{flags\}\"(%struct.static_key* %20, i1 %tobool.i,\l... i8* blockaddress(@amd_ir_set_vcpu_affinity,\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-7)) #7\l          to label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-6 [label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-7], !dbg !6149, !srcloc !6151\l}"];
	Node0x561b94a17290 -> Node0x561b94a172e0;
	Node0x561b94a17290 -> Node0x561b94a17330;
	Node0x561b94a172e0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-6: \l  call void asm sideeffect \"\", \"~\{dirflag\},~\{fpsr\},~\{flags\}\"() #7, !dbg !6149,\l... !srcloc !6152\l  store i1 false, i1* %retval.i, align 1, !dbg !6153\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-8, !dbg !6153\l}"];
	Node0x561b94a172e0 -> Node0x561b94a17380;
	Node0x561b94a17330 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-7: \l  call void @llvm.dbg.label(metadata !6154) #7, !dbg !6155\l  store i1 true, i1* %retval.i, align 1, !dbg !6156\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-8, !dbg !6156\l}"];
	Node0x561b94a17330 -> Node0x561b94a17380;
	Node0x561b94a17380 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-8: \l  %22 = load i1, i1* %retval.i, align 1, !dbg !6157\l  %frombool = zext i1 %22 to i8, !dbg !6158\l  store i8 %frombool, i8* %branch, align 1, !dbg !6158\l  %23 = load i8, i8* %branch, align 1, !dbg !6148\l  %tobool6 = trunc i8 %23 to i1, !dbg !6148\l  %frombool7 = zext i1 %tobool6 to i8, !dbg !6159\l  store i8 %frombool7, i8* %tmp, align 1, !dbg !6159\l  %24 = load i8, i8* %tmp, align 1, !dbg !6148\l  %tobool8 = trunc i8 %24 to i1, !dbg !6148\l  br i1 %tobool8, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-9, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-10, !dbg !6160\l|{<s0>T|<s1>F}}"];
	Node0x561b94a17380:s0 -> Node0x561b94a173d0;
	Node0x561b94a17380:s1 -> Node0x561b94a17420;
	Node0x561b94a173d0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-9: \l  call void (%struct._ddebug*, i8*, ...) @__dynamic_pr_debug(%struct._ddebug*\l... bitcast (\{ i8*, i8*, i8*, i8*, i8, i8, i8, i8, \{ \{ \{ %struct.atomic_t, \{\l... %struct.jump_entry* \} \} \} \} \}* @amd_ir_set_vcpu_affinity.descriptor to\l... %struct._ddebug*), i8* getelementptr inbounds ([50 x i8], [50 x i8]*\l... @.str.48, i64 0, i64 0), i8* getelementptr inbounds ([25 x i8], [25 x i8]*\l... @.str.47, i64 0, i64 0)) #8, !dbg !6161\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-10, !dbg !6161\l}"];
	Node0x561b94a173d0 -> Node0x561b94a17420;
	Node0x561b94a17420 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-10: \l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-11, !dbg !6160\l}"];
	Node0x561b94a17420 -> Node0x561b94a17470;
	Node0x561b94a17470 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-11: \l  %25 = load %struct.amd_iommu_pi_data*, %struct.amd_iommu_pi_data** %pi_data,\l... align 8, !dbg !6162\l  %is_guest_mode = getelementptr inbounds %struct.amd_iommu_pi_data,\l... %struct.amd_iommu_pi_data* %25, i32 0, i32 3, !dbg !6163\l  store i8 0, i8* %is_guest_mode, align 8, !dbg !6164\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-12, !dbg !6165\l}"];
	Node0x561b94a17470 -> Node0x561b94a174c0;
	Node0x561b94a174c0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-12: \l  %26 = load %struct.amd_iommu**, %struct.amd_iommu***\l... @amd_iommu_rlookup_table, align 8, !dbg !6166\l  %27 = load %struct.irq_2_irte*, %struct.irq_2_irte** %irte_info, align 8,\l... !dbg !6167\l  %devid12 = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte*\l... %27, i32 0, i32 0, !dbg !6168\l  %28 = load i16, i16* %devid12, align 2, !dbg !6168\l  %idxprom = zext i16 %28 to i64, !dbg !6166\l  %arrayidx = getelementptr %struct.amd_iommu*, %struct.amd_iommu** %26, i64\l... %idxprom, !dbg !6166\l  %29 = load %struct.amd_iommu*, %struct.amd_iommu** %arrayidx, align 8, !dbg\l... !6166\l  store %struct.amd_iommu* %29, %struct.amd_iommu** %iommu, align 8, !dbg !6169\l  %30 = load %struct.amd_iommu*, %struct.amd_iommu** %iommu, align 8, !dbg\l... !6170\l  %cmp13 = icmp eq %struct.amd_iommu* %30, null, !dbg !6172\l  br i1 %cmp13, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-13, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-14, !dbg !6173\l|{<s0>T|<s1>F}}"];
	Node0x561b94a174c0:s0 -> Node0x561b94a17510;
	Node0x561b94a174c0:s1 -> Node0x561b94a17560;
	Node0x561b94a17510 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-13: \l  store i32 -22, i32* %retval, align 4, !dbg !6174\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-18, !dbg !6174\l}"];
	Node0x561b94a17510 -> Node0x561b94a176a0;
	Node0x561b94a17560 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-14: \l  %31 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6175\l  %cached_ga_tag = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %31, i32 0, i32 0, !dbg !6176\l  %32 = load i32, i32* %cached_ga_tag, align 8, !dbg !6176\l  %33 = load %struct.amd_iommu_pi_data*, %struct.amd_iommu_pi_data** %pi_data,\l... align 8, !dbg !6177\l  %prev_ga_tag = getelementptr inbounds %struct.amd_iommu_pi_data,\l... %struct.amd_iommu_pi_data* %33, i32 0, i32 1, !dbg !6178\l  store i32 %32, i32* %prev_ga_tag, align 4, !dbg !6179\l  %34 = load %struct.amd_iommu_pi_data*, %struct.amd_iommu_pi_data** %pi_data,\l... align 8, !dbg !6180\l  %is_guest_mode16 = getelementptr inbounds %struct.amd_iommu_pi_data,\l... %struct.amd_iommu_pi_data* %34, i32 0, i32 3, !dbg !6182\l  %35 = load i8, i8* %is_guest_mode16, align 8, !dbg !6182\l  %tobool17 = trunc i8 %35 to i1, !dbg !6182\l  br i1 %tobool17, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-15, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-16, !dbg !6183\l|{<s0>T|<s1>F}}"];
	Node0x561b94a17560:s0 -> Node0x561b94a175b0;
	Node0x561b94a17560:s1 -> Node0x561b94a17600;
	Node0x561b94a175b0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-15: \l  %36 = load %struct.amd_iommu_pi_data*, %struct.amd_iommu_pi_data** %pi_data,\l... align 8, !dbg !6184\l  %base = getelementptr inbounds %struct.amd_iommu_pi_data,\l... %struct.amd_iommu_pi_data* %36, i32 0, i32 2, !dbg !6186\l  %37 = load i64, i64* %base, align 8, !dbg !6186\l  %shr = lshr i64 %37, 12, !dbg !6187\l  %38 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6188\l  %hi = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %38, i32 0,\l... i32 1, !dbg !6189\l  %fields = bitcast %union.irte_ga_hi* %hi to %struct.anon.74*, !dbg !6190\l  %39 = bitcast %struct.anon.74* %fields to i64*, !dbg !6191\l  %bf.load = load i64, i64* %39, align 8, !dbg !6192\l  %bf.value = and i64 %shr, 1099511627775, !dbg !6192\l  %bf.shl = shl i64 %bf.value, 12, !dbg !6192\l  %bf.clear = and i64 %bf.load, -4503599627366401, !dbg !6192\l  %bf.set = or i64 %bf.clear, %bf.shl, !dbg !6192\l  store i64 %bf.set, i64* %39, align 8, !dbg !6192\l  %40 = load %struct.vcpu_data*, %struct.vcpu_data** %vcpu_pi_info, align 8,\l... !dbg !6193\l  %vector = getelementptr inbounds %struct.vcpu_data, %struct.vcpu_data* %40,\l... i32 0, i32 1, !dbg !6194\l  %41 = load i32, i32* %vector, align 8, !dbg !6194\l  %conv = zext i32 %41 to i64, !dbg !6193\l  %42 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6195\l  %hi19 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %42, i32 0,\l... i32 1, !dbg !6196\l  %fields20 = bitcast %union.irte_ga_hi* %hi19 to %struct.anon.74*, !dbg !6197\l  %43 = bitcast %struct.anon.74* %fields20 to i64*, !dbg !6198\l  %bf.load21 = load i64, i64* %43, align 8, !dbg !6199\l  %bf.value22 = and i64 %conv, 255, !dbg !6199\l  %bf.clear23 = and i64 %bf.load21, -256, !dbg !6199\l  %bf.set24 = or i64 %bf.clear23, %bf.value22, !dbg !6199\l  store i64 %bf.set24, i64* %43, align 8, !dbg !6199\l  %44 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6200\l  %lo = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %44, i32 0,\l... i32 0, !dbg !6201\l  %fields_vapic = bitcast %union.irte_ga_lo* %lo to %struct.anon.73*, !dbg\l... !6202\l  %45 = bitcast %struct.anon.73* %fields_vapic to i64*, !dbg !6203\l  %bf.load25 = load i64, i64* %45, align 8, !dbg !6204\l  %bf.clear26 = and i64 %bf.load25, -5, !dbg !6204\l  %bf.set27 = or i64 %bf.clear26, 4, !dbg !6204\l  store i64 %bf.set27, i64* %45, align 8, !dbg !6204\l  %46 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6205\l  %lo28 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %46, i32 0,\l... i32 0, !dbg !6206\l  %fields_vapic29 = bitcast %union.irte_ga_lo* %lo28 to %struct.anon.73*, !dbg\l... !6207\l  %47 = bitcast %struct.anon.73* %fields_vapic29 to i64*, !dbg !6208\l  %bf.load30 = load i64, i64* %47, align 8, !dbg !6209\l  %bf.clear31 = and i64 %bf.load30, -129, !dbg !6209\l  %bf.set32 = or i64 %bf.clear31, 128, !dbg !6209\l  store i64 %bf.set32, i64* %47, align 8, !dbg !6209\l  %48 = load %struct.amd_iommu_pi_data*, %struct.amd_iommu_pi_data** %pi_data,\l... align 8, !dbg !6210\l  %ga_tag = getelementptr inbounds %struct.amd_iommu_pi_data,\l... %struct.amd_iommu_pi_data* %48, i32 0, i32 0, !dbg !6211\l  %49 = load i32, i32* %ga_tag, align 8, !dbg !6211\l  %conv33 = zext i32 %49 to i64, !dbg !6210\l  %50 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6212\l  %lo34 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %50, i32 0,\l... i32 0, !dbg !6213\l  %fields_vapic35 = bitcast %union.irte_ga_lo* %lo34 to %struct.anon.73*, !dbg\l... !6214\l  %51 = bitcast %struct.anon.73* %fields_vapic35 to i64*, !dbg !6215\l  %bf.load36 = load i64, i64* %51, align 8, !dbg !6216\l  %bf.value37 = and i64 %conv33, 4294967295, !dbg !6216\l  %bf.shl38 = shl i64 %bf.value37, 32, !dbg !6216\l  %bf.clear39 = and i64 %bf.load36, 4294967295, !dbg !6216\l  %bf.set40 = or i64 %bf.clear39, %bf.shl38, !dbg !6216\l  store i64 %bf.set40, i64* %51, align 8, !dbg !6216\l  %52 = load %struct.amd_iommu_pi_data*, %struct.amd_iommu_pi_data** %pi_data,\l... align 8, !dbg !6217\l  %ga_tag41 = getelementptr inbounds %struct.amd_iommu_pi_data,\l... %struct.amd_iommu_pi_data* %52, i32 0, i32 0, !dbg !6218\l  %53 = load i32, i32* %ga_tag41, align 8, !dbg !6218\l  %54 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6219\l  %cached_ga_tag42 = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %54, i32 0, i32 0, !dbg !6220\l  store i32 %53, i32* %cached_ga_tag42, align 8, !dbg !6221\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-17, !dbg !6222\l}"];
	Node0x561b94a175b0 -> Node0x561b94a17650;
	Node0x561b94a17600 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-16: \l  call void @llvm.dbg.declare(metadata %struct.irq_cfg** %cfg, metadata !6223,\l... metadata !DIExpression()), !dbg !6231\l  %55 = load %struct.irq_data*, %struct.irq_data** %data.addr, align 8, !dbg\l... !6232\l  %call43 = call %struct.irq_cfg* @irqd_cfg(%struct.irq_data* %55) #8, !dbg\l... !6233\l  store %struct.irq_cfg* %call43, %struct.irq_cfg** %cfg, align 8, !dbg !6231\l  %56 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6234\l  %hi44 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %56, i32 0,\l... i32 1, !dbg !6235\l  %val = bitcast %union.irte_ga_hi* %hi44 to i64*, !dbg !6236\l  store i64 0, i64* %val, align 8, !dbg !6237\l  %57 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6238\l  %lo45 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %57, i32 0,\l... i32 0, !dbg !6239\l  %val46 = bitcast %union.irte_ga_lo* %lo45 to i64*, !dbg !6240\l  store i64 0, i64* %val46, align 8, !dbg !6241\l  %58 = load %struct.irq_cfg*, %struct.irq_cfg** %cfg, align 8, !dbg !6242\l  %vector47 = getelementptr inbounds %struct.irq_cfg, %struct.irq_cfg* %58,\l... i32 0, i32 1, !dbg !6243\l  %59 = load i8, i8* %vector47, align 4, !dbg !6243\l  %conv48 = zext i8 %59 to i64, !dbg !6242\l  %60 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6244\l  %hi49 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %60, i32 0,\l... i32 1, !dbg !6245\l  %fields50 = bitcast %union.irte_ga_hi* %hi49 to %struct.anon.74*, !dbg !6246\l  %61 = bitcast %struct.anon.74* %fields50 to i64*, !dbg !6247\l  %bf.load51 = load i64, i64* %61, align 8, !dbg !6248\l  %bf.value52 = and i64 %conv48, 255, !dbg !6248\l  %bf.clear53 = and i64 %bf.load51, -256, !dbg !6248\l  %bf.set54 = or i64 %bf.clear53, %bf.value52, !dbg !6248\l  store i64 %bf.set54, i64* %61, align 8, !dbg !6248\l  %62 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6249\l  %lo55 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %62, i32 0,\l... i32 0, !dbg !6250\l  %fields_remap = bitcast %union.irte_ga_lo* %lo55 to %struct.anon.72*, !dbg\l... !6251\l  %63 = bitcast %struct.anon.72* %fields_remap to i64*, !dbg !6252\l  %bf.load56 = load i64, i64* %63, align 8, !dbg !6253\l  %bf.clear57 = and i64 %bf.load56, -129, !dbg !6253\l  store i64 %bf.clear57, i64* %63, align 8, !dbg !6253\l  %64 = load %struct.irq_cfg*, %struct.irq_cfg** %cfg, align 8, !dbg !6254\l  %dest_apicid = getelementptr inbounds %struct.irq_cfg, %struct.irq_cfg* %64,\l... i32 0, i32 0, !dbg !6255\l  %65 = load i32, i32* %dest_apicid, align 4, !dbg !6255\l  %conv58 = zext i32 %65 to i64, !dbg !6254\l  %66 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6256\l  %lo59 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %66, i32 0,\l... i32 0, !dbg !6257\l  %fields_remap60 = bitcast %union.irte_ga_lo* %lo59 to %struct.anon.72*, !dbg\l... !6258\l  %67 = bitcast %struct.anon.72* %fields_remap60 to i64*, !dbg !6259\l  %bf.load61 = load i64, i64* %67, align 8, !dbg !6260\l  %bf.value62 = and i64 %conv58, 255, !dbg !6260\l  %bf.shl63 = shl i64 %bf.value62, 8, !dbg !6260\l  %bf.clear64 = and i64 %bf.load61, -65281, !dbg !6260\l  %bf.set65 = or i64 %bf.clear64, %bf.shl63, !dbg !6260\l  store i64 %bf.set65, i64* %67, align 8, !dbg !6260\l  %68 = load %struct.apic*, %struct.apic** @apic, align 8, !dbg !6261\l  %irq_delivery_mode = getelementptr inbounds %struct.apic, %struct.apic* %68,\l... i32 0, i32 5, !dbg !6262\l  %69 = load i32, i32* %irq_delivery_mode, align 8, !dbg !6262\l  %conv66 = zext i32 %69 to i64, !dbg !6261\l  %70 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6263\l  %lo67 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %70, i32 0,\l... i32 0, !dbg !6264\l  %fields_remap68 = bitcast %union.irte_ga_lo* %lo67 to %struct.anon.72*, !dbg\l... !6265\l  %71 = bitcast %struct.anon.72* %fields_remap68 to i64*, !dbg !6266\l  %bf.load69 = load i64, i64* %71, align 8, !dbg !6267\l  %bf.value70 = and i64 %conv66, 7, !dbg !6267\l  %bf.shl71 = shl i64 %bf.value70, 2, !dbg !6267\l  %bf.clear72 = and i64 %bf.load69, -29, !dbg !6267\l  %bf.set73 = or i64 %bf.clear72, %bf.shl71, !dbg !6267\l  store i64 %bf.set73, i64* %71, align 8, !dbg !6267\l  %72 = load %struct.apic*, %struct.apic** @apic, align 8, !dbg !6268\l  %irq_dest_mode = getelementptr inbounds %struct.apic, %struct.apic* %72, i32\l... 0, i32 6, !dbg !6269\l  %73 = load i32, i32* %irq_dest_mode, align 4, !dbg !6269\l  %conv74 = zext i32 %73 to i64, !dbg !6268\l  %74 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6270\l  %lo75 = getelementptr inbounds %struct.irte_ga, %struct.irte_ga* %74, i32 0,\l... i32 0, !dbg !6271\l  %fields_remap76 = bitcast %union.irte_ga_lo* %lo75 to %struct.anon.72*, !dbg\l... !6272\l  %75 = bitcast %struct.anon.72* %fields_remap76 to i64*, !dbg !6273\l  %bf.load77 = load i64, i64* %75, align 8, !dbg !6274\l  %bf.value78 = and i64 %conv74, 1, !dbg !6274\l  %bf.shl79 = shl i64 %bf.value78, 6, !dbg !6274\l  %bf.clear80 = and i64 %bf.load77, -65, !dbg !6274\l  %bf.set81 = or i64 %bf.clear80, %bf.shl79, !dbg !6274\l  store i64 %bf.set81, i64* %75, align 8, !dbg !6274\l  %76 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6275\l  %cached_ga_tag82 = getelementptr inbounds %struct.amd_ir_data,\l... %struct.amd_ir_data* %76, i32 0, i32 0, !dbg !6276\l  store i32 0, i32* %cached_ga_tag82, align 8, !dbg !6277\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-17\l}"];
	Node0x561b94a17600 -> Node0x561b94a17650;
	Node0x561b94a17650 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-17: \l  %77 = load %struct.irq_2_irte*, %struct.irq_2_irte** %irte_info, align 8,\l... !dbg !6278\l  %devid84 = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte*\l... %77, i32 0, i32 0, !dbg !6279\l  %78 = load i16, i16* %devid84, align 2, !dbg !6279\l  %79 = load %struct.irq_2_irte*, %struct.irq_2_irte** %irte_info, align 8,\l... !dbg !6280\l  %index = getelementptr inbounds %struct.irq_2_irte, %struct.irq_2_irte* %79,\l... i32 0, i32 1, !dbg !6281\l  %80 = load i16, i16* %index, align 2, !dbg !6281\l  %conv85 = zext i16 %80 to i32, !dbg !6280\l  %81 = load %struct.irte_ga*, %struct.irte_ga** %irte, align 8, !dbg !6282\l  %82 = load %struct.amd_ir_data*, %struct.amd_ir_data** %ir_data, align 8,\l... !dbg !6283\l  %call86 = call i32 @modify_irte_ga(i16 zeroext %78, i32 %conv85,\l... %struct.irte_ga* %81, %struct.amd_ir_data* %82) #8, !dbg !6284\l  store i32 %call86, i32* %retval, align 4, !dbg !6285\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-amd_ir_set_vcpu_affinity-18, !dbg !6285\l}"];
	Node0x561b94a17650 -> Node0x561b94a176a0;
	Node0x561b94a176a0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-a\l...md_ir_set_vcpu_affinity-18: \l  %83 = load i32, i32* %retval, align 4, !dbg !6286\l  ret i32 %83, !dbg !6286\l}"];
}
