Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 20:41:59 2025
| Host         : Freddie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     62.264        0.000                      0                 1049        0.139        0.000                      0                 1049       48.750        0.000                       0                   362  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              62.264        0.000                      0                 1049        0.139        0.000                      0                 1049       48.750        0.000                       0                   362  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       62.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.264ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.571ns  (logic 7.928ns (21.102%)  route 29.643ns (78.898%))
  Logic Levels:           36  (LUT4=12 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 104.833 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           0.887    36.248    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.332    36.580 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.889    37.469    game_data_path/game_regfile/game_alu/multiplier/p_105_in
    SLICE_X53Y74         LUT4 (Prop_lut4_I0_O)        0.152    37.621 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_9/O
                         net (fo=2, routed)           0.998    38.619    game_data_path/game_regfile/game_alu/multiplier/p_117_in
    SLICE_X53Y73         LUT4 (Prop_lut4_I1_O)        0.354    38.973 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_16/O
                         net (fo=2, routed)           0.842    39.816    game_data_path/game_regfile/game_alu/multiplier/p_115_in
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.326    40.142 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_11/O
                         net (fo=2, routed)           0.621    40.762    game_data_path/game_regfile/D_check_boundary_q[30]_i_11_n_0
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.886 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_13/O
                         net (fo=1, routed)           0.658    41.545    game_data_path/game_regfile/D_check_boundary_q[31]_i_13_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.124    41.669 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_6/O
                         net (fo=1, routed)           0.577    42.246    game_data_path/game_cu/p_1_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.370 r  game_data_path/game_cu/D_check_boundary_q[31]_i_2/O
                         net (fo=2, routed)           0.391    42.761    game_data_path/game_regfile/M_game_regfile_regfile_data[31]
    SLICE_X56Y72         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.429   104.833    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[31]/C
                         clock pessimism              0.258   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X56Y72         FDRE (Setup_fdre_C_D)       -0.031   105.025    game_data_path/game_regfile/D_bullet_active_q_reg[31]
  -------------------------------------------------------------------
                         required time                        105.025    
                         arrival time                         -42.761    
  -------------------------------------------------------------------
                         slack                                 62.264    

Slack (MET) :             62.275ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        37.529ns  (logic 7.928ns (21.125%)  route 29.601ns (78.875%))
  Logic Levels:           36  (LUT4=12 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           0.887    36.248    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.332    36.580 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.889    37.469    game_data_path/game_regfile/game_alu/multiplier/p_105_in
    SLICE_X53Y74         LUT4 (Prop_lut4_I0_O)        0.152    37.621 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_9/O
                         net (fo=2, routed)           0.998    38.619    game_data_path/game_regfile/game_alu/multiplier/p_117_in
    SLICE_X53Y73         LUT4 (Prop_lut4_I1_O)        0.354    38.973 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_16/O
                         net (fo=2, routed)           0.842    39.816    game_data_path/game_regfile/game_alu/multiplier/p_115_in
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.326    40.142 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_11/O
                         net (fo=2, routed)           0.621    40.762    game_data_path/game_regfile/D_check_boundary_q[30]_i_11_n_0
    SLICE_X56Y73         LUT4 (Prop_lut4_I0_O)        0.124    40.886 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_13/O
                         net (fo=1, routed)           0.658    41.545    game_data_path/game_regfile/D_check_boundary_q[31]_i_13_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.124    41.669 r  game_data_path/game_regfile/D_check_boundary_q[31]_i_6/O
                         net (fo=1, routed)           0.577    42.246    game_data_path/game_cu/p_1_in
    SLICE_X56Y72         LUT6 (Prop_lut6_I3_O)        0.124    42.370 r  game_data_path/game_cu/D_check_boundary_q[31]_i_2/O
                         net (fo=2, routed)           0.349    42.719    game_data_path/game_regfile/M_game_regfile_regfile_data[31]
    SLICE_X55Y72         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.428   104.832    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[31]/C
                         clock pessimism              0.258   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)       -0.061   104.994    game_data_path/game_regfile/D_check_boundary_q_reg[31]
  -------------------------------------------------------------------
                         required time                        104.994    
                         arrival time                         -42.719    
  -------------------------------------------------------------------
                         slack                                 62.275    

Slack (MET) :             62.916ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.868ns  (logic 7.804ns (21.167%)  route 29.064ns (78.833%))
  Logic Levels:           35  (LUT4=11 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           0.887    36.248    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.332    36.580 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.889    37.469    game_data_path/game_regfile/game_alu/multiplier/p_105_in
    SLICE_X53Y74         LUT4 (Prop_lut4_I0_O)        0.152    37.621 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_9/O
                         net (fo=2, routed)           0.998    38.619    game_data_path/game_regfile/game_alu/multiplier/p_117_in
    SLICE_X53Y73         LUT4 (Prop_lut4_I1_O)        0.354    38.973 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_16/O
                         net (fo=2, routed)           0.842    39.816    game_data_path/game_regfile/game_alu/multiplier/p_115_in
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.326    40.142 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_11/O
                         net (fo=2, routed)           0.632    40.773    game_data_path/game_regfile/D_check_boundary_q[30]_i_11_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.124    40.897 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_5/O
                         net (fo=2, routed)           0.464    41.362    game_data_path/game_cu/D_check_boundary_q_reg[30]
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.124    41.486 r  game_data_path/game_cu/D_check_boundary_q[30]_i_1/O
                         net (fo=2, routed)           0.572    42.058    game_data_path/game_regfile/M_game_regfile_regfile_data[30]
    SLICE_X55Y72         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.428   104.832    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[30]/C
                         clock pessimism              0.258   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)       -0.081   104.974    game_data_path/game_regfile/D_check_boundary_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.974    
                         arrival time                         -42.058    
  -------------------------------------------------------------------
                         slack                                 62.916    

Slack (MET) :             63.149ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        36.637ns  (logic 7.804ns (21.301%)  route 28.833ns (78.699%))
  Logic Levels:           35  (LUT4=11 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           0.887    36.248    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.332    36.580 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.889    37.469    game_data_path/game_regfile/game_alu/multiplier/p_105_in
    SLICE_X53Y74         LUT4 (Prop_lut4_I0_O)        0.152    37.621 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_9/O
                         net (fo=2, routed)           0.998    38.619    game_data_path/game_regfile/game_alu/multiplier/p_117_in
    SLICE_X53Y73         LUT4 (Prop_lut4_I1_O)        0.354    38.973 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_16/O
                         net (fo=2, routed)           0.842    39.816    game_data_path/game_regfile/game_alu/multiplier/p_115_in
    SLICE_X54Y73         LUT6 (Prop_lut6_I3_O)        0.326    40.142 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_11/O
                         net (fo=2, routed)           0.632    40.773    game_data_path/game_regfile/D_check_boundary_q[30]_i_11_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I3_O)        0.124    40.897 r  game_data_path/game_regfile/D_check_boundary_q[30]_i_5/O
                         net (fo=2, routed)           0.464    41.362    game_data_path/game_cu/D_check_boundary_q_reg[30]
    SLICE_X55Y72         LUT6 (Prop_lut6_I4_O)        0.124    41.486 r  game_data_path/game_cu/D_check_boundary_q[30]_i_1/O
                         net (fo=2, routed)           0.341    41.827    game_data_path/game_regfile/M_game_regfile_regfile_data[30]
    SLICE_X55Y71         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.430   104.834    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[30]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.081   104.976    game_data_path/game_regfile/D_bullet_active_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.976    
                         arrival time                         -41.827    
  -------------------------------------------------------------------
                         slack                                 63.149    

Slack (MET) :             64.764ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        35.034ns  (logic 7.706ns (21.996%)  route 27.328ns (78.004%))
  Logic Levels:           34  (LUT4=11 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           1.031    36.392    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT4 (Prop_lut4_I1_O)        0.360    36.752 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_11/O
                         net (fo=2, routed)           0.592    37.344    game_data_path/game_regfile/game_alu/multiplier/p_196_in
    SLICE_X53Y74         LUT4 (Prop_lut4_I0_O)        0.374    37.718 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_11/O
                         net (fo=2, routed)           0.416    38.134    game_data_path/game_regfile/game_alu/multiplier/p_153_in
    SLICE_X53Y73         LUT6 (Prop_lut6_I3_O)        0.332    38.466 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_7/O
                         net (fo=4, routed)           0.669    39.134    game_data_path/game_regfile/game_alu/multiplier/p_48_in
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.124    39.258 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_4/O
                         net (fo=1, routed)           0.290    39.548    game_data_path/game_cu/D_check_boundary_q_reg[29]
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    39.672 r  game_data_path/game_cu/D_check_boundary_q[29]_i_1/O
                         net (fo=2, routed)           0.552    40.224    game_data_path/game_regfile/M_game_regfile_regfile_data[29]
    SLICE_X55Y72         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.428   104.832    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[29]/C
                         clock pessimism              0.258   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X55Y72         FDRE (Setup_fdre_C_D)       -0.067   104.988    game_data_path/game_regfile/D_check_boundary_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.988    
                         arrival time                         -40.224    
  -------------------------------------------------------------------
                         slack                                 64.764    

Slack (MET) :             64.974ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.823ns  (logic 7.706ns (22.129%)  route 27.117ns (77.871%))
  Logic Levels:           34  (LUT4=11 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 104.831 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           1.031    36.392    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT4 (Prop_lut4_I1_O)        0.360    36.752 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_11/O
                         net (fo=2, routed)           0.592    37.344    game_data_path/game_regfile/game_alu/multiplier/p_196_in
    SLICE_X53Y74         LUT4 (Prop_lut4_I0_O)        0.374    37.718 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_11/O
                         net (fo=2, routed)           0.416    38.134    game_data_path/game_regfile/game_alu/multiplier/p_153_in
    SLICE_X53Y73         LUT6 (Prop_lut6_I3_O)        0.332    38.466 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_7/O
                         net (fo=4, routed)           0.669    39.134    game_data_path/game_regfile/game_alu/multiplier/p_48_in
    SLICE_X55Y74         LUT6 (Prop_lut6_I2_O)        0.124    39.258 r  game_data_path/game_regfile/D_check_boundary_q[29]_i_4/O
                         net (fo=1, routed)           0.290    39.548    game_data_path/game_cu/D_check_boundary_q_reg[29]
    SLICE_X55Y73         LUT6 (Prop_lut6_I4_O)        0.124    39.672 r  game_data_path/game_cu/D_check_boundary_q[29]_i_1/O
                         net (fo=2, routed)           0.340    40.013    game_data_path/game_regfile/M_game_regfile_regfile_data[29]
    SLICE_X55Y73         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.427   104.831    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X55Y73         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[29]/C
                         clock pessimism              0.258   105.089    
                         clock uncertainty           -0.035   105.054    
    SLICE_X55Y73         FDRE (Setup_fdre_C_D)       -0.067   104.987    game_data_path/game_regfile/D_bullet_active_q_reg[29]
  -------------------------------------------------------------------
                         required time                        104.987    
                         arrival time                         -40.013    
  -------------------------------------------------------------------
                         slack                                 64.974    

Slack (MET) :             65.686ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.118ns  (logic 7.096ns (20.798%)  route 27.022ns (79.202%))
  Logic Levels:           33  (LUT4=9 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           0.887    36.248    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.332    36.580 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.540    37.120    game_data_path/game_regfile/game_alu/multiplier/p_105_in
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    37.244 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.841    38.085    game_data_path/game_regfile/game_alu/multiplier/p_86_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    38.209 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_4/O
                         net (fo=1, routed)           0.471    38.680    game_data_path/game_cu/D_check_boundary_q_reg[28]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    38.804 r  game_data_path/game_cu/D_check_boundary_q[28]_i_1/O
                         net (fo=2, routed)           0.504    39.308    game_data_path/game_regfile/M_game_regfile_regfile_data[28]
    SLICE_X53Y72         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.428   104.832    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X53Y72         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[28]/C
                         clock pessimism              0.258   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X53Y72         FDRE (Setup_fdre_C_D)       -0.061   104.994    game_data_path/game_regfile/D_check_boundary_q_reg[28]
  -------------------------------------------------------------------
                         required time                        104.994    
                         arrival time                         -39.308    
  -------------------------------------------------------------------
                         slack                                 65.686    

Slack (MET) :             65.719ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        34.118ns  (logic 7.096ns (20.798%)  route 27.022ns (79.202%))
  Logic Levels:           33  (LUT4=9 LUT5=4 LUT6=20)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 104.832 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           0.887    36.248    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.332    36.580 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.540    37.120    game_data_path/game_regfile/game_alu/multiplier/p_105_in
    SLICE_X53Y73         LUT6 (Prop_lut6_I2_O)        0.124    37.244 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_5/O
                         net (fo=5, routed)           0.841    38.085    game_data_path/game_regfile/game_alu/multiplier/p_86_in
    SLICE_X54Y74         LUT6 (Prop_lut6_I0_O)        0.124    38.209 r  game_data_path/game_regfile/D_check_boundary_q[28]_i_4/O
                         net (fo=1, routed)           0.471    38.680    game_data_path/game_cu/D_check_boundary_q_reg[28]
    SLICE_X54Y73         LUT6 (Prop_lut6_I4_O)        0.124    38.804 r  game_data_path/game_cu/D_check_boundary_q[28]_i_1/O
                         net (fo=2, routed)           0.504    39.308    game_data_path/game_regfile/M_game_regfile_regfile_data[28]
    SLICE_X52Y72         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.428   104.832    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X52Y72         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[28]/C
                         clock pessimism              0.258   105.090    
                         clock uncertainty           -0.035   105.055    
    SLICE_X52Y72         FDRE (Setup_fdre_C_D)       -0.028   105.027    game_data_path/game_regfile/D_bullet_active_q_reg[28]
  -------------------------------------------------------------------
                         required time                        105.027    
                         arrival time                         -39.308    
  -------------------------------------------------------------------
                         slack                                 65.719    

Slack (MET) :             65.985ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_bullet_active_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.815ns  (logic 6.972ns (20.618%)  route 26.843ns (79.382%))
  Logic Levels:           32  (LUT4=9 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           0.887    36.248    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.332    36.580 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.840    37.420    game_data_path/game_regfile/game_alu/multiplier/p_105_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    37.544 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_4/O
                         net (fo=1, routed)           0.340    37.884    game_data_path/game_cu/p_52_in
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.124    38.008 r  game_data_path/game_cu/D_check_boundary_q[27]_i_1/O
                         net (fo=2, routed)           0.996    39.005    game_data_path/game_regfile/M_game_regfile_regfile_data[27]
    SLICE_X55Y71         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.430   104.834    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  game_data_path/game_regfile/D_bullet_active_q_reg[27]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X55Y71         FDRE (Setup_fdre_C_D)       -0.067   104.990    game_data_path/game_regfile/D_bullet_active_q_reg[27]
  -------------------------------------------------------------------
                         required time                        104.990    
                         arrival time                         -39.005    
  -------------------------------------------------------------------
                         slack                                 65.985    

Slack (MET) :             66.393ns  (required time - arrival time)
  Source:                 btn_cond_left/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/game_regfile/D_check_boundary_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        33.443ns  (logic 6.972ns (20.848%)  route 26.471ns (79.152%))
  Logic Levels:           32  (LUT4=9 LUT5=4 LUT6=19)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 104.834 - 100.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.606     5.190    btn_cond_left/clk_IBUF_BUFG
    SLICE_X62Y74         FDRE                                         r  btn_cond_left/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y74         FDRE (Prop_fdre_C_Q)         0.456     5.646 r  btn_cond_left/D_ctr_q_reg[2]/Q
                         net (fo=2, routed)           1.347     6.993    btn_cond_left/D_ctr_q_reg[2]
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     7.117 f  btn_cond_left/D_ctr_q[0]_i_4/O
                         net (fo=3, routed)           0.993     8.110    btn_cond_left/D_ctr_q[0]_i_4_n_0
    SLICE_X63Y74         LUT6 (Prop_lut6_I0_O)        0.124     8.234 f  btn_cond_left/D_ctr_q[0]_i_2/O
                         net (fo=21, routed)          0.751     8.984    game_data_path/game_cu/sel
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.124     9.108 r  game_data_path/game_cu/D_game_fsm_q[4]_i_16/O
                         net (fo=32, routed)          0.956    10.064    game_data_path/game_regfile/D_player_x_pos_q[3]_i_5
    SLICE_X56Y65         LUT5 (Prop_lut5_I2_O)        0.124    10.188 f  game_data_path/game_regfile/D_player_x_pos_q[2]_i_10/O
                         net (fo=1, routed)           0.548    10.736    game_data_path/game_cu/D_player_x_pos_q[1]_i_5
    SLICE_X57Y67         LUT5 (Prop_lut5_I3_O)        0.124    10.860 r  game_data_path/game_cu/D_player_x_pos_q[2]_i_7/O
                         net (fo=8, routed)           1.073    11.933    game_data_path/game_regfile/M_game_alu_b[1]
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.124    12.057 r  game_data_path/game_regfile/D_player_x_pos_q[3]_i_18/O
                         net (fo=5, routed)           0.574    12.631    game_data_path/game_regfile/game_alu/multiplier/p_2200_in
    SLICE_X57Y68         LUT5 (Prop_lut5_I4_O)        0.118    12.749 r  game_data_path/game_regfile/D_check_boundary_q[4]_i_7/O
                         net (fo=4, routed)           0.762    13.511    game_data_path/game_regfile/game_alu/multiplier/p_2112_in
    SLICE_X56Y67         LUT5 (Prop_lut5_I2_O)        0.352    13.863 r  game_data_path/game_regfile/D_check_boundary_q[5]_i_8/O
                         net (fo=3, routed)           0.714    14.577    game_data_path/game_regfile/game_alu/multiplier/p_1969_in
    SLICE_X54Y68         LUT6 (Prop_lut6_I2_O)        0.348    14.925 r  game_data_path/game_regfile/D_check_boundary_q[6]_i_8/O
                         net (fo=3, routed)           0.625    15.551    game_data_path/game_regfile/game_alu/multiplier/p_1831_in
    SLICE_X54Y66         LUT6 (Prop_lut6_I3_O)        0.124    15.675 r  game_data_path/game_regfile/D_check_boundary_q[7]_i_9/O
                         net (fo=6, routed)           0.655    16.330    game_data_path/game_regfile/game_alu/multiplier/p_1829_in
    SLICE_X55Y65         LUT4 (Prop_lut4_I1_O)        0.150    16.480 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_9/O
                         net (fo=2, routed)           0.702    17.182    game_data_path/game_regfile/game_alu/multiplier/p_1827_in
    SLICE_X55Y65         LUT6 (Prop_lut6_I1_O)        0.326    17.508 r  game_data_path/game_regfile/D_check_boundary_q[9]_i_7/O
                         net (fo=4, routed)           0.988    18.496    game_data_path/game_regfile/game_alu/multiplier/p_1518_in
    SLICE_X53Y66         LUT6 (Prop_lut6_I3_O)        0.124    18.620 r  game_data_path/game_regfile/D_check_boundary_q[10]_i_8/O
                         net (fo=3, routed)           0.633    19.253    game_data_path/game_regfile/game_alu/multiplier/p_1329_in
    SLICE_X50Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.377 r  game_data_path/game_regfile/D_check_boundary_q[11]_i_9/O
                         net (fo=6, routed)           0.980    20.356    game_data_path/game_regfile/game_alu/multiplier/p_1327_in
    SLICE_X48Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.480 r  game_data_path/game_regfile/D_check_boundary_q[12]_i_5/O
                         net (fo=6, routed)           0.850    21.331    game_data_path/game_regfile/game_alu/multiplier/p_1214_in
    SLICE_X48Y66         LUT6 (Prop_lut6_I0_O)        0.124    21.455 r  game_data_path/game_regfile/D_check_boundary_q[13]_i_5/O
                         net (fo=6, routed)           0.618    22.073    game_data_path/game_regfile/game_alu/multiplier/p_1106_in
    SLICE_X48Y67         LUT6 (Prop_lut6_I0_O)        0.124    22.197 r  game_data_path/game_regfile/D_check_boundary_q[14]_i_5/O
                         net (fo=6, routed)           0.596    22.793    game_data_path/game_regfile/game_alu/multiplier/p_1003_in
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.124    22.917 r  game_data_path/game_regfile/D_check_boundary_q[15]_i_9/O
                         net (fo=6, routed)           0.870    23.787    game_data_path/game_regfile/game_alu/multiplier/p_905_in
    SLICE_X48Y69         LUT4 (Prop_lut4_I1_O)        0.152    23.939 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_9/O
                         net (fo=2, routed)           0.833    24.771    game_data_path/game_regfile/game_alu/multiplier/p_903_in
    SLICE_X48Y69         LUT6 (Prop_lut6_I1_O)        0.326    25.097 r  game_data_path/game_regfile/D_check_boundary_q[17]_i_7/O
                         net (fo=4, routed)           1.015    26.113    game_data_path/game_regfile/game_alu/multiplier/p_690_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.152    26.265 r  game_data_path/game_regfile/D_check_boundary_q[19]_i_10/O
                         net (fo=2, routed)           0.666    26.931    game_data_path/game_regfile/game_alu/multiplier/p_722_in
    SLICE_X49Y70         LUT4 (Prop_lut4_I1_O)        0.354    27.285 r  game_data_path/game_regfile/D_check_boundary_q[20]_i_11/O
                         net (fo=2, routed)           0.821    28.106    game_data_path/game_regfile/game_alu/multiplier/p_720_in
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.360    28.466 r  game_data_path/game_regfile/D_check_boundary_q[21]_i_14/O
                         net (fo=2, routed)           0.821    29.287    game_data_path/game_regfile/game_alu/multiplier/p_637_in
    SLICE_X49Y72         LUT4 (Prop_lut4_I0_O)        0.360    29.647 r  game_data_path/game_regfile/D_check_boundary_q[22]_i_12/O
                         net (fo=2, routed)           0.729    30.376    game_data_path/game_regfile/game_alu/multiplier/p_559_in
    SLICE_X48Y73         LUT4 (Prop_lut4_I0_O)        0.358    30.734 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_11/O
                         net (fo=2, routed)           0.890    31.623    game_data_path/game_regfile/game_alu/multiplier/p_486_in
    SLICE_X48Y75         LUT6 (Prop_lut6_I3_O)        0.332    31.955 r  game_data_path/game_regfile/D_check_boundary_q[23]_i_7/O
                         net (fo=4, routed)           0.666    32.621    game_data_path/game_regfile/game_alu/multiplier/p_279_in
    SLICE_X49Y75         LUT4 (Prop_lut4_I0_O)        0.152    32.773 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_10/O
                         net (fo=2, routed)           1.045    33.819    game_data_path/game_regfile/game_alu/multiplier/p_299_in
    SLICE_X49Y74         LUT6 (Prop_lut6_I1_O)        0.332    34.151 r  game_data_path/game_regfile/D_check_boundary_q[25]_i_7/O
                         net (fo=4, routed)           1.058    35.209    game_data_path/game_regfile/game_alu/multiplier/p_182_in
    SLICE_X51Y74         LUT4 (Prop_lut4_I0_O)        0.152    35.361 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_10/O
                         net (fo=2, routed)           0.887    36.248    game_data_path/game_regfile/game_alu/multiplier/p_198_in
    SLICE_X52Y74         LUT6 (Prop_lut6_I1_O)        0.332    36.580 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_7/O
                         net (fo=4, routed)           0.840    37.420    game_data_path/game_regfile/game_alu/multiplier/p_105_in
    SLICE_X52Y73         LUT6 (Prop_lut6_I2_O)        0.124    37.544 r  game_data_path/game_regfile/D_check_boundary_q[27]_i_4/O
                         net (fo=1, routed)           0.340    37.884    game_data_path/game_cu/p_52_in
    SLICE_X53Y73         LUT6 (Prop_lut6_I4_O)        0.124    38.008 r  game_data_path/game_cu/D_check_boundary_q[27]_i_1/O
                         net (fo=2, routed)           0.625    38.633    game_data_path/game_regfile/M_game_regfile_regfile_data[27]
    SLICE_X54Y71         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.430   104.834    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  game_data_path/game_regfile/D_check_boundary_q_reg[27]/C
                         clock pessimism              0.258   105.092    
                         clock uncertainty           -0.035   105.057    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)       -0.031   105.026    game_data_path/game_regfile/D_check_boundary_q_reg[27]
  -------------------------------------------------------------------
                         required time                        105.026    
                         arrival time                         -38.633    
  -------------------------------------------------------------------
                         slack                                 66.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.588     1.532    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/Q
                         net (fo=1, routed)           0.058     1.731    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][1]
    SLICE_X58Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[1]
    SLICE_X58Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.855     2.045    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X58Y65         FDRE (Hold_fdre_C_D)         0.092     1.637    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.396%)  route 0.065ns (31.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.588     1.532    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X58Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[1]/Q
                         net (fo=2, routed)           0.065     1.738    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[1]
    SLICE_X59Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.855     2.045    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.047     1.592    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.684%)  route 0.097ns (34.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.588     1.532    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/Q
                         net (fo=1, routed)           0.097     1.770    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][3]
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.815 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[3]
    SLICE_X60Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.855     2.045    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121     1.667    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.184%)  route 0.099ns (34.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.583     1.527    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game_data_path/ram_mode/driver/D_ctr_q_reg[5]/Q
                         net (fo=8, routed)           0.099     1.767    game_data_path/ram_mode/driver/D_ctr_q[5]
    SLICE_X64Y78         LUT6 (Prop_lut6_I2_O)        0.045     1.812 r  game_data_path/ram_mode/driver/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    game_data_path/ram_mode/driver/D_ctr_q[1]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.851     2.041    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[1]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.121     1.661    game_data_path/ram_mode/driver/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_C_y_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.524%)  route 0.113ns (44.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.588     1.532    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X63Y66         FDRE                                         r  game_data_path/game_regfile/D_enemy_C_y_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/game_regfile/D_enemy_C_y_q_reg[3]/Q
                         net (fo=1, routed)           0.113     1.786    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]_0[7]
    SLICE_X62Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.857     2.047    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X62Y65         FDRE (Hold_fdre_C_D)         0.072     1.619    game_data_path/ram_mode/ram/D_enemy_C_writer_pointer_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game_data_path/game_regfile/D_enemy_A_active_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/enemy_A_active_edge/D_last_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.586     1.530    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_active_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game_data_path/game_regfile/D_enemy_A_active_q_reg[0]/Q
                         net (fo=3, routed)           0.130     1.801    game_data_path/ram_mode/enemy_A_active_edge/M_game_regfile_enemy_A_active_out[0]
    SLICE_X59Y66         FDRE                                         r  game_data_path/ram_mode/enemy_A_active_edge/D_last_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.855     2.044    game_data_path/ram_mode/enemy_A_active_edge/clk_IBUF_BUFG
    SLICE_X59Y66         FDRE                                         r  game_data_path/ram_mode/enemy_A_active_edge/D_last_q_reg/C
                         clock pessimism             -0.500     1.545    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.070     1.615    game_data_path/ram_mode/enemy_A_active_edge/D_last_q_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.913%)  route 0.135ns (42.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.588     1.532    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[2]/Q
                         net (fo=1, routed)           0.135     1.808    game_data_path/game_regfile/D_bullet_writer_pointer_q_reg[7][2]
    SLICE_X60Y65         LUT4 (Prop_lut4_I3_O)        0.045     1.853 r  game_data_path/game_regfile/D_bullet_writer_pointer_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.853    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[7]_0[2]
    SLICE_X60Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.855     2.045    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X60Y65         FDRE (Hold_fdre_C_D)         0.121     1.667    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.702%)  route 0.136ns (42.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.583     1.527    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X65Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game_data_path/ram_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.136     1.804    game_data_path/ram_mode/driver/D_ctr_q[0]
    SLICE_X64Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.849 r  game_data_path/ram_mode/driver/D_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    game_data_path/ram_mode/driver/D_ctr_q[4]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.851     2.041    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y78         FDRE                                         r  game_data_path/ram_mode/driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.502     1.540    
    SLICE_X64Y78         FDRE (Hold_fdre_C_D)         0.121     1.661    game_data_path/ram_mode/driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.640%)  route 0.145ns (43.360%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.581     1.525    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X65Y73         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[0]/Q
                         net (fo=8, routed)           0.145     1.810    game_data_path/ram_mode/driver/D_pixel_address_ctr_q[0]
    SLICE_X64Y73         LUT5 (Prop_lut5_I3_O)        0.048     1.858 r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.858    game_data_path/ram_mode/driver/D_pixel_address_ctr_d0_in[2]
    SLICE_X64Y73         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.848     2.038    game_data_path/ram_mode/driver/clk_IBUF_BUFG
    SLICE_X64Y73         FDRE                                         r  game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         FDRE (Hold_fdre_C_D)         0.131     1.669    game_data_path/ram_mode/driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.588     1.532    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X60Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y65         FDRE (Prop_fdre_C_Q)         0.164     1.696 r  game_data_path/ram_mode/ram/D_bullet_writer_pointer_q_reg[3]/Q
                         net (fo=2, routed)           0.112     1.808    game_data_path/ram_mode/ram/D_bullet_writer_pointer_q[3]
    SLICE_X59Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.855     2.045    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y65         FDRE                                         r  game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]/C
                         clock pessimism             -0.500     1.546    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.072     1.618    game_data_path/ram_mode/ram/D_bullet_last_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y78   btn_cond_greenshoot/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y80   btn_cond_greenshoot/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y80   btn_cond_greenshoot/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y81   btn_cond_greenshoot/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y81   btn_cond_greenshoot/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y78   btn_cond_greenshoot/D_ctr_q_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y78   btn_cond_greenshoot/D_ctr_q_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y78   btn_cond_greenshoot/D_ctr_q_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         100.000     99.000     SLICE_X57Y79   btn_cond_greenshoot/D_ctr_q_reg[4]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y71   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y71   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y68   game_data_path/ram_mode/ram/ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y71   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         50.000      48.750     SLICE_X64Y71   game_data_path/ram_mode/ram/ram/mem_reg_128_191_0_2/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.278ns  (logic 4.360ns (38.661%)  route 6.918ns (61.339%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.620     5.204    game_data_path/ram_mode/ram/clk_IBUF_BUFG
    SLICE_X59Y63         FDRE                                         r  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.456     5.660 f  game_data_path/ram_mode/ram/FSM_sequential_D_fsm_q_reg[3]/Q
                         net (fo=47, routed)          2.159     7.819    game_data_path/ram_mode/ram/ram/D_update_flag_q_reg[3]
    SLICE_X65Y68         LUT5 (Prop_lut5_I4_O)        0.124     7.943 r  game_data_path/ram_mode/ram/ram/D_enemy_A_writer_pointer_q[7]_i_2/O
                         net (fo=13, routed)          0.949     8.892    game_data_path/ram_mode/driver/data_OBUF_inst_i_1_0
    SLICE_X65Y75         LUT5 (Prop_lut5_I4_O)        0.124     9.016 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.946     9.962    game_data_path/ram_mode/driver/data_OBUF_inst_i_2_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I0_O)        0.124    10.086 r  game_data_path/ram_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.864    12.950    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    16.482 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    16.482    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.882ns  (logic 4.005ns (58.204%)  route 2.876ns (41.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.614     5.198    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDRE (Prop_fdre_C_Q)         0.456     5.654 r  game_data_path/game_regfile/D_player_x_pos_q_reg[3]/Q
                         net (fo=5, routed)           2.876     8.530    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    12.080 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    12.080    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.715ns  (logic 4.002ns (59.594%)  route 2.713ns (40.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.614     5.198    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y68         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDSE (Prop_fdse_C_Q)         0.456     5.654 r  game_data_path/game_regfile/D_player_x_pos_q_reg[0]/Q
                         net (fo=6, routed)           2.713     8.367    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.913 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    11.913    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.569ns  (logic 4.002ns (60.916%)  route 2.568ns (39.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.614     5.198    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y68         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDSE (Prop_fdse_C_Q)         0.456     5.654 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/Q
                         net (fo=5, routed)           2.568     8.222    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    11.767 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    11.767    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 4.007ns (61.089%)  route 2.552ns (38.911%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.614     5.198    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y68         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDSE (Prop_fdse_C_Q)         0.456     5.654 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/Q
                         net (fo=5, routed)           2.552     8.206    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    11.757 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    11.757    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 4.144ns (64.364%)  route 2.294ns (35.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.613     5.197    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y69         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.419     5.616 r  game_data_path/game_regfile/D_bullet_y_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.294     7.910    lopt_1
    B2                   OBUF (Prop_obuf_I_O)         3.725    11.635 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    11.635    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.304ns  (logic 4.151ns (65.843%)  route 2.153ns (34.157%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.613     5.197    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y69         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.419     5.616 r  game_data_path/game_regfile/D_bullet_y_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.153     7.769    lopt_2
    A2                   OBUF (Prop_obuf_I_O)         3.732    11.501 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    11.501    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.984ns  (logic 4.116ns (68.789%)  route 1.868ns (31.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.622     5.206    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.419     5.625 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.868     7.493    lopt_6
    H1                   OBUF (Prop_obuf_I_O)         3.697    11.190 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    11.190    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.820ns  (logic 3.981ns (68.397%)  route 1.839ns (31.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.621     5.205    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.839     7.500    lopt_3
    G2                   OBUF (Prop_obuf_I_O)         3.525    11.025 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000    11.025    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.779ns  (logic 3.982ns (68.903%)  route 1.797ns (31.097%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.621     5.205    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.456     5.661 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.797     7.458    lopt_4
    G1                   OBUF (Prop_obuf_I_O)         3.526    10.984 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000    10.984    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.714ns  (logic 1.389ns (81.055%)  route 0.325ns (18.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.584     1.528    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y69         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.141     1.669 r  game_data_path/game_regfile/D_bullet_y_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.325     1.993    lopt
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.242 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.242    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.363ns (79.438%)  route 0.353ns (20.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.590     1.534    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.353     2.028    lopt_5
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.250 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.250    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.391ns (79.717%)  route 0.354ns (20.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.584     1.528    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y69         FDRE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game_data_path/game_regfile/D_bullet_y_q_reg[1]/Q
                         net (fo=3, routed)           0.354     2.023    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.272 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.272    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.368ns (78.211%)  route 0.381ns (21.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.381     2.055    lopt_4
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.281 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.281    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.770ns  (logic 1.367ns (77.213%)  route 0.403ns (22.787%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.589     1.533    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y64         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.403     2.077    lopt_3
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.303 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     3.303    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_enemy_A_y_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.405ns (77.730%)  route 0.403ns (22.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.590     1.534    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X62Y62         FDRE                                         r  game_data_path/game_regfile/D_enemy_A_y_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  game_data_path/game_regfile/D_enemy_A_y_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.403     2.064    lopt_6
    H1                   OBUF (Prop_obuf_I_O)         1.277     3.342 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.342    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.007ns  (logic 1.440ns (71.746%)  route 0.567ns (28.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.584     1.528    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y69         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.128     1.656 r  game_data_path/game_regfile/D_bullet_y_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.567     2.223    lopt_2
    A2                   OBUF (Prop_obuf_I_O)         1.312     3.535 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.535    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_bullet_y_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.432ns (70.402%)  route 0.602ns (29.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.584     1.528    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y69         FDSE                                         r  game_data_path/game_regfile/D_bullet_y_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDSE (Prop_fdse_C_Q)         0.128     1.656 r  game_data_path/game_regfile/D_bullet_y_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.602     2.258    lopt_1
    B2                   OBUF (Prop_obuf_I_O)         1.304     3.562 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.562    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.126ns  (logic 1.392ns (65.510%)  route 0.733ns (34.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.585     1.529    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y68         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  game_data_path/game_regfile/D_player_x_pos_q_reg[2]/Q
                         net (fo=5, routed)           0.733     2.403    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     3.654 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     3.654    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.387ns (65.107%)  route 0.744ns (34.893%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.585     1.529    game_data_path/game_regfile/clk_IBUF_BUFG
    SLICE_X58Y68         FDSE                                         r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y68         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  game_data_path/game_regfile/D_player_x_pos_q_reg[1]/Q
                         net (fo=5, routed)           0.744     2.413    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         1.246     3.660 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000     3.660    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.835ns  (logic 1.634ns (23.904%)  route 5.201ns (76.096%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.183     5.693    reset_cond/rst_n_IBUF
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.817 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.018     6.835    reset_cond/M_reset_cond_in
    SLICE_X59Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.498     4.902    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.684ns  (logic 1.634ns (24.445%)  route 5.050ns (75.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.183     5.693    reset_cond/rst_n_IBUF
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.817 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.867     6.684    reset_cond/M_reset_cond_in
    SLICE_X61Y65         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y65         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.684ns  (logic 1.634ns (24.445%)  route 5.050ns (75.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.183     5.693    reset_cond/rst_n_IBUF
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.817 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.867     6.684    reset_cond/M_reset_cond_in
    SLICE_X61Y65         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y65         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.684ns  (logic 1.634ns (24.445%)  route 5.050ns (75.555%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.183     5.693    reset_cond/rst_n_IBUF
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.817 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.867     6.684    reset_cond/M_reset_cond_in
    SLICE_X61Y65         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y65         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.700ns  (logic 1.529ns (26.827%)  route 4.171ns (73.173%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           4.171     5.700    btn_cond_right/sync/D[0]
    SLICE_X59Y76         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.493     4.897    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.068ns  (logic 1.501ns (48.920%)  route 1.567ns (51.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           1.567     3.068    btn_cond_start_btn/sync/D[0]
    SLICE_X58Y81         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.498     4.902    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.048ns  (logic 1.502ns (49.272%)  route 1.546ns (50.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           1.546     3.048    btn_cond_left/sync/D[0]
    SLICE_X60Y79         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.497     4.901    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.774ns  (logic 1.492ns (53.796%)  route 1.282ns (46.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         1.492     1.492 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           1.282     2.774    btn_cond_greenshoot/sync/D[0]
    SLICE_X59Y81         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.498     4.902    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.636ns  (logic 1.489ns (56.475%)  route 1.148ns (43.525%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.148     2.636    btn_cond_redshoot/sync/D[0]
    SLICE_X58Y81         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         1.498     4.902    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.257ns (36.500%)  route 0.447ns (63.500%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           0.447     0.703    btn_cond_redshoot/sync/D[0]
    SLICE_X58Y81         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.853     2.042    btn_cond_redshoot/sync/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  btn_cond_redshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.260ns (34.444%)  route 0.495ns (65.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.495     0.754    btn_cond_greenshoot/sync/D[0]
    SLICE_X59Y81         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.853     2.042    btn_cond_greenshoot/sync/clk_IBUF_BUFG
    SLICE_X59Y81         FDRE                                         r  btn_cond_greenshoot/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.268ns (30.075%)  route 0.624ns (69.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  io_button_IBUF[2]_inst/O
                         net (fo=1, routed)           0.624     0.892    btn_cond_start_btn/sync/D[0]
    SLICE_X58Y81         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.853     2.042    btn_cond_start_btn/sync/clk_IBUF_BUFG
    SLICE_X58Y81         FDRE                                         r  btn_cond_start_btn/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[3]
                            (input port)
  Destination:            btn_cond_left/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.895ns  (logic 0.270ns (30.122%)  route 0.625ns (69.878%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  io_button[3] (IN)
                         net (fo=0)                   0.000     0.000    io_button[3]
    B7                   IBUF (Prop_ibuf_I_O)         0.270     0.270 r  io_button_IBUF[3]_inst/O
                         net (fo=1, routed)           0.625     0.895    btn_cond_left/sync/D[0]
    SLICE_X60Y79         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.850     2.040    btn_cond_left/sync/clk_IBUF_BUFG
    SLICE_X60Y79         FDRE                                         r  btn_cond_left/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[4]
                            (input port)
  Destination:            btn_cond_right/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.313ns  (logic 0.296ns (12.814%)  route 2.017ns (87.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 r  io_button[4] (IN)
                         net (fo=0)                   0.000     0.000    io_button[4]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  io_button_IBUF[4]_inst/O
                         net (fo=1, routed)           2.017     2.313    btn_cond_right/sync/D[0]
    SLICE_X59Y76         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.846     2.036    btn_cond_right/sync/clk_IBUF_BUFG
    SLICE_X59Y76         FDRE                                         r  btn_cond_right/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.506ns  (logic 0.322ns (12.863%)  route 2.184ns (87.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.872     2.150    reset_cond/rst_n_IBUF
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.195 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.312     2.506    reset_cond/M_reset_cond_in
    SLICE_X61Y65         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y65         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.506ns  (logic 0.322ns (12.863%)  route 2.184ns (87.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.872     2.150    reset_cond/rst_n_IBUF
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.195 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.312     2.506    reset_cond/M_reset_cond_in
    SLICE_X61Y65         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y65         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.506ns  (logic 0.322ns (12.863%)  route 2.184ns (87.137%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.872     2.150    reset_cond/rst_n_IBUF
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.195 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.312     2.506    reset_cond/M_reset_cond_in
    SLICE_X61Y65         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.855     2.045    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y65         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.575ns  (logic 0.322ns (12.518%)  route 2.253ns (87.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.872     2.150    reset_cond/rst_n_IBUF
    SLICE_X58Y59         LUT1 (Prop_lut1_I0_O)        0.045     2.195 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.381     2.575    reset_cond/M_reset_cond_in
    SLICE_X59Y68         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=361, routed)         0.853     2.042    reset_cond/clk_IBUF_BUFG
    SLICE_X59Y68         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





