{% set fname = "project_benches/{{name}}/sim/tbx.config" %}

{% block description %}

{% endblock %}

{% block contents %}

{% if veloceReady %}

comp -questa
velsyn -D1S
rtlc -allow_4ST

{% else %}

This file intentionally left blank. 
It is needed for UVMF testbench acceleration using the Veloce emulator (legacy TBX flow),
and so it may be deleted as long as you are just using only pure simulation with Questa alone.

{% endif %}

{% endblock %}

