# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../../PE_STRAIT.v" \
"../../../../../../Systolic_array.v" \

sv xil_defaultlib  \
"../../../../../../tb_Systolic_array.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
