Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jan 25 12:44:00 2019
| Host         : a-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              25 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              11 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------+-----------------------+------------------+----------------+
|    Clock Signal   |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------+-----------------------+-----------------------+------------------+----------------+
|  U1/inst/clk_out1 | U2/one_sec[3]_i_1_n_0 | U2/counter_2_reg[0]_0 |                1 |              4 |
|  U1/inst/clk_out1 | U2/CF_reg             | U2/counter_2_reg[0]_0 |                1 |              7 |
|  U1/inst/clk_out1 |                       | U2/counter_2_reg[0]_0 |               11 |             25 |
+-------------------+-----------------------+-----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 7      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


