###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Wed Mar 11 01:25:39 2020
#  Design:            allocation_buffer
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin buffer_reg[2][2]/CP 
Endpoint:   buffer_reg[2][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.864
- Arrival Time                  1.162
= Slack Time                    8.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.702 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.744 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.908 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    8.996 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.067 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.200 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.386 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.464 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   1.162 |    9.864 | 
     | buffer_reg[2][2] | E ^          | EDFD1   | 0.000 |   1.162 |    9.864 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.702 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.660 | 
     | buffer_reg[2][2] | CP ^       | EDFD1  | 0.000 |   0.043 |   -8.659 | 
     +---------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin buffer_reg[2][4]/CP 
Endpoint:   buffer_reg[2][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.864
- Arrival Time                  1.162
= Slack Time                    8.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.702 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.745 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.908 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    8.996 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.067 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.200 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.386 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.464 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   1.162 |    9.864 | 
     | buffer_reg[2][4] | E ^          | EDFD1   | 0.000 |   1.162 |    9.864 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.702 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.660 | 
     | buffer_reg[2][4] | CP ^       | EDFD1  | 0.001 |   0.043 |   -8.659 | 
     +---------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin buffer_reg[2][5]/CP 
Endpoint:   buffer_reg[2][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  1.162
= Slack Time                    8.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.702 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.745 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.908 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    8.996 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.067 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.200 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.386 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.464 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   1.162 |    9.864 | 
     | buffer_reg[2][5] | E ^          | EDFD1   | 0.001 |   1.162 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.702 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.660 | 
     | buffer_reg[2][5] | CP ^       | EDFD1  | 0.001 |   0.043 |   -8.659 | 
     +---------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin buffer_reg[2][0]/CP 
Endpoint:   buffer_reg[2][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  1.162
= Slack Time                    8.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.703 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.745 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.908 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    8.997 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   1.162 |    9.864 | 
     | buffer_reg[2][0] | E ^          | EDFD1   | 0.001 |   1.162 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.703 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.660 | 
     | buffer_reg[2][0] | CP ^       | EDFD1  | 0.001 |   0.044 |   -8.659 | 
     +---------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin buffer_reg[2][1]/CP 
Endpoint:   buffer_reg[2][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  1.162
= Slack Time                    8.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.703 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.745 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.908 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    8.997 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   1.162 |    9.864 | 
     | buffer_reg[2][1] | E ^          | EDFD1   | 0.001 |   1.162 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.703 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.660 | 
     | buffer_reg[2][1] | CP ^       | EDFD1  | 0.001 |   0.044 |   -8.659 | 
     +---------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin buffer_reg[2][3]/CP 
Endpoint:   buffer_reg[2][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  1.162
= Slack Time                    8.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.703 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.745 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.908 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    8.997 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.310 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   1.162 |    9.864 | 
     | buffer_reg[2][3] | E ^          | EDFD1   | 0.001 |   1.162 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.703 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.660 | 
     | buffer_reg[2][3] | CP ^       | EDFD1  | 0.001 |   0.044 |   -8.659 | 
     +---------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin buffer_reg[2][6]/CP 
Endpoint:   buffer_reg[2][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  1.162
= Slack Time                    8.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.703 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.745 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.909 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    8.997 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.311 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   1.162 |    9.865 | 
     | buffer_reg[2][6] | E ^          | EDFD1   | 0.001 |   1.162 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.703 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.661 | 
     | buffer_reg[2][6] | CP ^       | EDFD1  | 0.002 |   0.044 |   -8.659 | 
     +---------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin buffer_reg[2][7]/CP 
Endpoint:   buffer_reg[2][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.179
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  1.162
= Slack Time                    8.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.703 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.745 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.909 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    8.997 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.068 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.201 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.311 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.387 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.465 | 
     | U153             | A2 v -> ZN ^ | NR2D0   | 0.400 |   1.162 |    9.865 | 
     | buffer_reg[2][7] | E ^          | EDFD1   | 0.001 |   1.162 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.703 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.661 | 
     | buffer_reg[2][7] | CP ^       | EDFD1  | 0.002 |   0.044 |   -8.659 | 
     +---------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin buffer_reg[4][1]/CP 
Endpoint:   buffer_reg[4][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  1.123
= Slack Time                    8.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.758 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.800 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.964 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.052 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.123 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.256 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.442 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.525 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   1.123 |    9.881 | 
     | buffer_reg[4][1] | E ^          | EDFQD1  | 0.001 |   1.123 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.758 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.716 | 
     | buffer_reg[4][1] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.715 | 
     +---------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin buffer_reg[4][6]/CP 
Endpoint:   buffer_reg[4][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  1.123
= Slack Time                    8.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.758 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.801 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.964 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.052 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.123 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.256 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.442 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.525 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   1.123 |    9.881 | 
     | buffer_reg[4][6] | E ^          | EDFQD1  | 0.001 |   1.123 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.758 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.716 | 
     | buffer_reg[4][6] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.715 | 
     +---------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin buffer_reg[4][7]/CP 
Endpoint:   buffer_reg[4][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  1.123
= Slack Time                    8.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.758 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.801 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.964 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.053 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.123 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.256 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.442 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   1.123 |    9.881 | 
     | buffer_reg[4][7] | E ^          | EDFQD1  | 0.001 |   1.123 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.758 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.716 | 
     | buffer_reg[4][7] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.715 | 
     +---------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin buffer_reg[4][3]/CP 
Endpoint:   buffer_reg[4][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  1.124
= Slack Time                    8.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.759 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.801 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.964 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.053 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.123 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.256 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.442 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   1.123 |    9.881 | 
     | buffer_reg[4][3] | E ^          | EDFQD1  | 0.001 |   1.124 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.759 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.717 | 
     | buffer_reg[4][3] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.714 | 
     +---------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin buffer_reg[4][0]/CP 
Endpoint:   buffer_reg[4][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  1.124
= Slack Time                    8.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.759 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.801 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.964 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.053 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.124 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.257 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.443 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   1.123 |    9.882 | 
     | buffer_reg[4][0] | E ^          | EDFQD1  | 0.001 |   1.124 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.759 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.717 | 
     | buffer_reg[4][0] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.714 | 
     +---------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin buffer_reg[4][4]/CP 
Endpoint:   buffer_reg[4][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  1.124
= Slack Time                    8.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.759 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.801 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.964 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.053 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.124 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.257 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.443 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   1.123 |    9.882 | 
     | buffer_reg[4][4] | E ^          | EDFQD1  | 0.001 |   1.124 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.759 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.717 | 
     | buffer_reg[4][4] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.714 | 
     +---------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin buffer_reg[4][2]/CP 
Endpoint:   buffer_reg[4][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.882
- Arrival Time                  1.124
= Slack Time                    8.759
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.759 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.801 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.965 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.053 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.124 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.257 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.366 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.443 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.526 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   1.123 |    9.882 | 
     | buffer_reg[4][2] | E ^          | EDFQD1  | 0.001 |   1.124 |    9.882 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.759 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.717 | 
     | buffer_reg[4][2] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.715 | 
     +---------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin buffer_reg[4][5]/CP 
Endpoint:   buffer_reg[4][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.162
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  1.123
= Slack Time                    8.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.760 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.802 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.965 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.054 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.124 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.257 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.367 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.443 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.527 | 
     | U155             | A3 v -> ZN ^ | NR3D0   | 0.356 |   1.123 |    9.882 | 
     | buffer_reg[4][5] | E ^          | EDFQD1  | 0.000 |   1.123 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.760 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.718 | 
     | buffer_reg[4][5] | CP ^       | EDFQD1 | 0.003 |   0.045 |   -8.715 | 
     +---------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin buffer_reg[5][1]/CP 
Endpoint:   buffer_reg[5][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  1.117
= Slack Time                    8.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.766 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.808 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.971 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.060 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.131 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.264 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.373 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.450 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.533 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   1.116 |    9.882 | 
     | buffer_reg[5][1] | E ^          | EDFQD1  | 0.001 |   1.117 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.766 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.724 | 
     | buffer_reg[5][1] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.723 | 
     +---------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin buffer_reg[5][7]/CP 
Endpoint:   buffer_reg[5][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  1.117
= Slack Time                    8.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.766 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.808 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.972 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.060 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.131 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.264 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.450 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.533 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   1.116 |    9.882 | 
     | buffer_reg[5][7] | E ^          | EDFQD1  | 0.001 |   1.117 |    9.883 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.766 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.724 | 
     | buffer_reg[5][7] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.723 | 
     +---------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin buffer_reg[5][6]/CP 
Endpoint:   buffer_reg[5][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  1.117
= Slack Time                    8.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.767 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.809 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.972 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.061 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.131 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.264 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.450 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   1.116 |    9.883 | 
     | buffer_reg[5][6] | E ^          | EDFQD1  | 0.001 |   1.117 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.767 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.725 | 
     | buffer_reg[5][6] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.723 | 
     +---------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin buffer_reg[5][3]/CP 
Endpoint:   buffer_reg[5][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  1.117
= Slack Time                    8.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.767 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.809 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.973 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.061 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.132 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.265 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.451 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   1.116 |    9.883 | 
     | buffer_reg[5][3] | E ^          | EDFQD1  | 0.001 |   1.117 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.767 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.725 | 
     | buffer_reg[5][3] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.723 | 
     +---------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin buffer_reg[5][0]/CP 
Endpoint:   buffer_reg[5][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  1.117
= Slack Time                    8.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.767 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.809 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.973 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.061 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.132 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.265 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.451 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   1.116 |    9.883 | 
     | buffer_reg[5][0] | E ^          | EDFQD1  | 0.001 |   1.117 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.767 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.725 | 
     | buffer_reg[5][0] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.723 | 
     +---------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin buffer_reg[5][2]/CP 
Endpoint:   buffer_reg[5][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  1.117
= Slack Time                    8.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.767 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.809 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.973 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.061 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.132 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.265 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.451 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   1.116 |    9.883 | 
     | buffer_reg[5][2] | E ^          | EDFQD1  | 0.001 |   1.117 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.767 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.725 | 
     | buffer_reg[5][2] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.723 | 
     +---------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin buffer_reg[5][4]/CP 
Endpoint:   buffer_reg[5][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  1.117
= Slack Time                    8.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.767 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.809 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.973 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.061 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.132 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.265 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.374 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.451 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.534 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   1.116 |    9.883 | 
     | buffer_reg[5][4] | E ^          | EDFQD1  | 0.001 |   1.117 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.767 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.725 | 
     | buffer_reg[5][4] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.723 | 
     +---------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin buffer_reg[5][5]/CP 
Endpoint:   buffer_reg[5][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.160
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  1.117
= Slack Time                    8.768
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.768 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.810 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    8.974 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.062 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.133 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.266 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.375 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.452 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.535 | 
     | U154             | A3 v -> ZN ^ | NR3D0   | 0.349 |   1.116 |    9.884 | 
     | buffer_reg[5][5] | E ^          | EDFQD1  | 0.000 |   1.117 |    9.884 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.768 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.726 | 
     | buffer_reg[5][5] | CP ^       | EDFQD1 | 0.003 |   0.045 |   -8.723 | 
     +---------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin buffer_reg[0][4]/CP 
Endpoint:   buffer_reg[0][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.887
- Arrival Time                  1.089
= Slack Time                    8.798
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.798 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.840 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.004 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.092 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.163 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.296 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.406 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.482 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.565 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   1.088 |    9.886 | 
     | buffer_reg[0][4] | E ^          | EDFQD1  | 0.000 |   1.089 |    9.887 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.798 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.756 | 
     | buffer_reg[0][4] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.755 | 
     +---------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin buffer_reg[0][7]/CP 
Endpoint:   buffer_reg[0][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  1.089
= Slack Time                    8.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.799 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.842 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.005 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.093 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.164 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.407 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.483 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.566 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   1.088 |    9.888 | 
     | buffer_reg[0][7] | E ^          | EDFQD1  | 0.000 |   1.089 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.799 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.757 | 
     | buffer_reg[0][7] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.755 | 
     +---------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin buffer_reg[0][6]/CP 
Endpoint:   buffer_reg[0][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  1.089
= Slack Time                    8.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.799 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.842 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.005 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.094 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.164 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.297 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.407 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.483 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.566 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   1.088 |    9.888 | 
     | buffer_reg[0][6] | E ^          | EDFQD1  | 0.000 |   1.089 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.799 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.757 | 
     | buffer_reg[0][6] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.755 | 
     +---------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin buffer_reg[0][2]/CP 
Endpoint:   buffer_reg[0][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  1.089
= Slack Time                    8.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.800 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.842 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.006 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.094 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.407 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   1.088 |    9.888 | 
     | buffer_reg[0][2] | E ^          | EDFQD1  | 0.000 |   1.089 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.800 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.757 | 
     | buffer_reg[0][2] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.755 | 
     +---------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin buffer_reg[0][5]/CP 
Endpoint:   buffer_reg[0][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  1.089
= Slack Time                    8.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.800 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.842 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.006 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.094 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.407 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   1.088 |    9.888 | 
     | buffer_reg[0][5] | E ^          | EDFQD1  | 0.000 |   1.089 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.800 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.757 | 
     | buffer_reg[0][5] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.755 | 
     +---------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin buffer_reg[0][1]/CP 
Endpoint:   buffer_reg[0][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  1.088
= Slack Time                    8.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.800 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.842 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.006 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.094 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.408 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   1.088 |    9.888 | 
     | buffer_reg[0][1] | E ^          | EDFQD1  | 0.000 |   1.088 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.800 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.758 | 
     | buffer_reg[0][1] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.755 | 
     +---------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin buffer_reg[0][3]/CP 
Endpoint:   buffer_reg[0][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.888
- Arrival Time                  1.088
= Slack Time                    8.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.800 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.842 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.006 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.094 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.408 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   1.088 |    9.888 | 
     | buffer_reg[0][3] | E ^          | EDFQD1  | 0.000 |   1.088 |    9.888 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.800 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.758 | 
     | buffer_reg[0][3] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.755 | 
     +---------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin buffer_reg[0][0]/CP 
Endpoint:   buffer_reg[0][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.156
+ Phase Shift                  10.000
= Required Time                 9.889
- Arrival Time                  1.088
= Slack Time                    8.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.800 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.843 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.006 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.094 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.165 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.298 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.408 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.484 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.567 | 
     | U287             | A1 v -> ZN ^ | NR3D0   | 0.321 |   1.088 |    9.888 | 
     | buffer_reg[0][0] | E ^          | EDFQD1  | 0.000 |   1.088 |    9.889 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.800 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.758 | 
     | buffer_reg[0][0] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.755 | 
     +---------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin buffer_reg[1][4]/CP 
Endpoint:   buffer_reg[1][4]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.889
- Arrival Time                  1.080
= Slack Time                    8.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.809 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.851 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.015 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.103 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.174 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.307 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.416 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.493 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.576 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   1.080 |    9.889 | 
     | buffer_reg[1][4] | E ^          | EDFQD1  | 0.000 |   1.080 |    9.889 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.809 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.766 | 
     | buffer_reg[1][4] | CP ^       | EDFQD1 | 0.001 |   0.043 |   -8.766 | 
     +---------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin buffer_reg[1][6]/CP 
Endpoint:   buffer_reg[1][6]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  1.080
= Slack Time                    8.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.810 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.852 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.016 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.104 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.577 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   1.080 |    9.890 | 
     | buffer_reg[1][6] | E ^          | EDFQD1  | 0.000 |   1.080 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.810 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.768 | 
     | buffer_reg[1][6] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.766 | 
     +---------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin buffer_reg[1][7]/CP 
Endpoint:   buffer_reg[1][7]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  1.080
= Slack Time                    8.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.810 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.853 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.016 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.104 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.577 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   1.080 |    9.890 | 
     | buffer_reg[1][7] | E ^          | EDFQD1  | 0.000 |   1.080 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.810 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.768 | 
     | buffer_reg[1][7] | CP ^       | EDFQD1 | 0.002 |   0.044 |   -8.766 | 
     +---------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin buffer_reg[1][3]/CP 
Endpoint:   buffer_reg[1][3]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  1.080
= Slack Time                    8.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.810 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.853 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.016 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.104 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.577 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   1.080 |    9.890 | 
     | buffer_reg[1][3] | E ^          | EDFQD1  | 0.000 |   1.080 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.810 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.768 | 
     | buffer_reg[1][3] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.766 | 
     +---------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin buffer_reg[1][1]/CP 
Endpoint:   buffer_reg[1][1]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.891
- Arrival Time                  1.080
= Slack Time                    8.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.811 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.853 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.016 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.105 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.578 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   1.080 |    9.890 | 
     | buffer_reg[1][1] | E ^          | EDFQD1  | 0.000 |   1.080 |    9.891 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.811 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.768 | 
     | buffer_reg[1][1] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.766 | 
     +---------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin buffer_reg[1][2]/CP 
Endpoint:   buffer_reg[1][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  1.080
= Slack Time                    8.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.811 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.853 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.016 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.105 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.578 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   1.080 |    9.890 | 
     | buffer_reg[1][2] | E ^          | EDFQD1  | 0.000 |   1.080 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.811 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.768 | 
     | buffer_reg[1][2] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.766 | 
     +---------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin buffer_reg[1][5]/CP 
Endpoint:   buffer_reg[1][5]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  1.080
= Slack Time                    8.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.811 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.853 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.016 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.105 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.175 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.308 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.494 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.578 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   1.080 |    9.890 | 
     | buffer_reg[1][5] | E ^          | EDFQD1  | 0.000 |   1.080 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.811 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.768 | 
     | buffer_reg[1][5] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.766 | 
     +---------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin buffer_reg[1][0]/CP 
Endpoint:   buffer_reg[1][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.045
- Setup                         0.154
+ Phase Shift                  10.000
= Required Time                 9.891
- Arrival Time                  1.080
= Slack Time                    8.811
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.811 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.853 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.016 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.105 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.176 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.309 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.418 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.495 | 
     | U288             | A1 ^ -> ZN v | CKND2D0 | 0.083 |   0.767 |    9.578 | 
     | U156             | A1 v -> ZN ^ | NR3D0   | 0.313 |   1.080 |    9.890 | 
     | buffer_reg[1][0] | E ^          | EDFQD1  | 0.000 |   1.080 |    9.891 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.811 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.768 | 
     | buffer_reg[1][0] | CP ^       | EDFQD1 | 0.002 |   0.045 |   -8.766 | 
     +---------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin buffer_reg[7][2]/CP 
Endpoint:   buffer_reg[7][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.044
- Setup                         0.026
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.159
= Slack Time                    8.859
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.859 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.901 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.065 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.153 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.224 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.357 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.466 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.984 |    9.843 | 
     | U202             | S ^ -> ZN v  | MUX2ND0 | 0.175 |   1.159 |   10.018 | 
     | buffer_reg[7][2] | D v          | DFD1    | 0.000 |   1.159 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.859 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.817 | 
     | buffer_reg[7][2] | CP ^       | DFD1   | 0.002 |   0.044 |   -8.815 | 
     +---------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin buffer_reg[7][1]/CP 
Endpoint:   buffer_reg[7][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.025
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.155
= Slack Time                    8.863
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.863 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.906 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.069 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.157 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.228 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.361 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.471 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.984 |    9.847 | 
     | U203             | S ^ -> ZN v  | MUX2ND0 | 0.170 |   1.155 |   10.018 | 
     | buffer_reg[7][1] | D v          | DFD1    | 0.000 |   1.155 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.863 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.821 | 
     | buffer_reg[7][1] | CP ^       | DFD1   | 0.000 |   0.042 |   -8.821 | 
     +---------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin buffer_reg[7][5]/CP 
Endpoint:   buffer_reg[7][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.153
= Slack Time                    8.865
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.865 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.907 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.071 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.159 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.230 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.363 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.472 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.984 |    9.849 | 
     | U199             | S ^ -> ZN v  | MUX2ND0 | 0.169 |   1.153 |   10.018 | 
     | buffer_reg[7][5] | D v          | DFD1    | 0.000 |   1.153 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.865 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.823 | 
     | buffer_reg[7][5] | CP ^       | DFD1   | 0.001 |   0.042 |   -8.822 | 
     +---------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin buffer_reg[7][0]/CP 
Endpoint:   buffer_reg[7][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.042
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.152
= Slack Time                    8.866
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.866 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.908 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.071 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.160 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.231 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.364 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.473 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.984 |    9.850 | 
     | U204             | S ^ -> ZN v  | MUX2ND0 | 0.168 |   1.152 |   10.018 | 
     | buffer_reg[7][0] | D v          | DFD1    | 0.000 |   1.152 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.866 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.824 | 
     | buffer_reg[7][0] | CP ^       | DFD1   | 0.000 |   0.042 |   -8.823 | 
     +---------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin buffer_reg[7][3]/CP 
Endpoint:   buffer_reg[7][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.018
- Arrival Time                  1.152
= Slack Time                    8.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.867 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.909 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.161 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.231 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.364 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.474 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.984 |    9.851 | 
     | U201             | S ^ -> ZN v  | MUX2ND0 | 0.168 |   1.152 |   10.018 | 
     | buffer_reg[7][3] | D v          | DFD1    | 0.000 |   1.152 |   10.018 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.867 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.825 | 
     | buffer_reg[7][3] | CP ^       | DFD1   | 0.001 |   0.042 |   -8.824 | 
     +---------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin buffer_reg[7][6]/CP 
Endpoint:   buffer_reg[7][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.019
- Arrival Time                  1.152
= Slack Time                    8.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.867 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.909 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.072 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.161 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.231 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.365 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.474 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.984 |    9.851 | 
     | U198             | S ^ -> ZN v  | MUX2ND0 | 0.168 |   1.152 |   10.019 | 
     | buffer_reg[7][6] | D v          | DFD1    | 0.000 |   1.152 |   10.019 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.867 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.824 | 
     | buffer_reg[7][6] | CP ^       | DFD1   | 0.001 |   0.043 |   -8.824 | 
     +---------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin buffer_reg[7][4]/CP 
Endpoint:   buffer_reg[7][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.019
- Arrival Time                  1.152
= Slack Time                    8.867
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.867 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.909 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.073 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.161 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.232 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.365 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.474 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.984 |    9.851 | 
     | U200             | S ^ -> ZN v  | MUX2ND0 | 0.168 |   1.152 |   10.019 | 
     | buffer_reg[7][4] | D v          | DFD1    | 0.000 |   1.152 |   10.019 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.867 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.825 | 
     | buffer_reg[7][4] | CP ^       | DFD1   | 0.001 |   0.043 |   -8.824 | 
     +---------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin buffer_reg[7][7]/CP 
Endpoint:   buffer_reg[7][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.024
+ Phase Shift                  10.000
= Required Time                10.019
- Arrival Time                  1.150
= Slack Time                    8.869
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.869 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.912 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.075 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.164 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.234 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.367 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.477 | 
     | U205             | B1 v -> ZN ^ | INR2D0  | 0.377 |   0.984 |    9.854 | 
     | U197             | S ^ -> ZN v  | MUX2ND0 | 0.166 |   1.150 |   10.019 | 
     | buffer_reg[7][7] | D v          | DFD1    | 0.000 |   1.150 |   10.019 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.869 | 
     | clk__L1_I0       | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.827 | 
     | buffer_reg[7][7] | CP ^       | DFD1   | 0.001 |   0.043 |   -8.827 | 
     +---------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin buffer_reg[6][0]/CP 
Endpoint:   buffer_reg[6][0]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.941
- Arrival Time                  1.004
= Slack Time                    8.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.937 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.980 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.143 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.231 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.302 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.435 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.545 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.621 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.699 | 
     | U285             | A1 v -> ZN ^ | NR2D0   | 0.143 |   0.905 |    9.842 | 
     | FE_OFCC0_n123    | I ^ -> Z ^   | BUFFD2  | 0.099 |   1.004 |    9.941 | 
     | buffer_reg[6][0] | E ^          | EDFD1   | 0.000 |   1.004 |    9.941 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.937 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.895 | 
     | buffer_reg[6][0] | CP ^       | EDFD1  | 0.001 |   0.042 |   -8.895 | 
     +---------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin buffer_reg[6][2]/CP 
Endpoint:   buffer_reg[6][2]/E (^) checked with  leading edge of 'clk'
Beginpoint: wr_ptr_reg[0]/Q    (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.043
- Setup                         0.101
+ Phase Shift                  10.000
= Required Time                 9.941
- Arrival Time                  1.004
= Slack Time                    8.937
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                  |              |         |       |  Time   |   Time   | 
     |------------------+--------------+---------+-------+---------+----------| 
     |                  | clk ^        |         |       |   0.000 |    8.937 | 
     | clk__L1_I0       | I ^ -> Z ^   | CKBD24  | 0.042 |   0.042 |    8.980 | 
     | wr_ptr_reg[0]    | CP ^ -> Q v  | DFQD1   | 0.163 |   0.206 |    9.143 | 
     | U298             | I v -> ZN ^  | CKND0   | 0.088 |   0.294 |    9.231 | 
     | U292             | A3 ^ -> ZN v | NR3D0   | 0.071 |   0.365 |    9.302 | 
     | U291             | A1 v -> ZN ^ | AOI21D0 | 0.133 |   0.498 |    9.435 | 
     | U290             | A1 ^ -> ZN v | CKND2D0 | 0.110 |   0.608 |    9.545 | 
     | U289             | I v -> ZN ^  | CKND0   | 0.076 |   0.684 |    9.621 | 
     | U286             | A1 ^ -> ZN v | ND3D0   | 0.078 |   0.762 |    9.699 | 
     | U285             | A1 v -> ZN ^ | NR2D0   | 0.143 |   0.905 |    9.842 | 
     | FE_OFCC0_n123    | I ^ -> Z ^   | BUFFD2  | 0.099 |   1.004 |    9.941 | 
     | buffer_reg[6][2] | E ^          | EDFD1   | 0.000 |   1.004 |    9.941 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------+ 
     |     Instance     |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                  |            |        |       |  Time   |   Time   | 
     |------------------+------------+--------+-------+---------+----------| 
     |                  | clk ^      |        |       |   0.000 |   -8.937 | 
     | clk__I0          | I ^ -> Z ^ | CKBD24 | 0.042 |   0.042 |   -8.895 | 
     | buffer_reg[6][2] | CP ^       | EDFD1  | 0.001 |   0.042 |   -8.895 | 
     +---------------------------------------------------------------------+ 

