command	key	type	code	location	functionId	childNum	isCFGNode	operator	baseType	completeType	identifier
ANR	4251570	File	/home/p4ultr4n/workplace/ReVeal/raw_code/gen_op_arith_subf_01_1.c								
ANR	4251571	Function	gen_op_arith_subf	1:0:0:2329							
ANR	4251572	FunctionDef	"gen_op_arith_subf (DisasContext * ctx , TCGv ret , TCGv arg1 , TCGv arg2 , bool add_ca , bool compute_ca , bool compute_ov , bool compute_rc0)"		4251571	0					
ANR	4251573	CompoundStatement		7:0:230:2329	4251571	0					
ANR	4251574	IdentifierDeclStatement	TCGv t0 = ret ;	9:4:237:250	4251571	0	True				
ANR	4251575	IdentifierDecl	t0 = ret		4251571	0					
ANR	4251576	IdentifierDeclType	TCGv		4251571	0					
ANR	4251577	Identifier	t0		4251571	1					
ANR	4251578	AssignmentExpression	t0 = ret		4251571	2		=			
ANR	4251579	Identifier	ret		4251571	0					
ANR	4251580	Identifier	ret		4251571	1					
ANR	4251581	IfStatement	if ( compute_ca || compute_ov )		4251571	1					
ANR	4251582	Condition	compute_ca || compute_ov	13:8:263:286	4251571	0	True				
ANR	4251583	OrExpression	compute_ca || compute_ov		4251571	0		||			
ANR	4251584	Identifier	compute_ca		4251571	0					
ANR	4251585	Identifier	compute_ov		4251571	1					
ANR	4251586	CompoundStatement		7:34:58:58	4251571	1					
ANR	4251587	ExpressionStatement	t0 = tcg_temp_new ( )	15:8:300:319	4251571	0	True				
ANR	4251588	AssignmentExpression	t0 = tcg_temp_new ( )		4251571	0		=			
ANR	4251589	Identifier	t0		4251571	0					
ANR	4251590	CallExpression	tcg_temp_new ( )		4251571	1					
ANR	4251591	Callee	tcg_temp_new		4251571	0					
ANR	4251592	Identifier	tcg_temp_new		4251571	0					
ANR	4251593	ArgumentList			4251571	1					
ANR	4251594	IfStatement	if ( compute_ca )		4251571	2					
ANR	4251595	Condition	compute_ca	21:8:339:348	4251571	0	True				
ANR	4251596	Identifier	compute_ca		4251571	0					
ANR	4251597	CompoundStatement		15:20:120:120	4251571	1					
ANR	4251598	IfStatement	if ( NARROW_MODE ( ctx ) )		4251571	0					
ANR	4251599	Condition	NARROW_MODE ( ctx )	25:12:410:425	4251571	0	True				
ANR	4251600	CallExpression	NARROW_MODE ( ctx )		4251571	0					
ANR	4251601	Callee	NARROW_MODE		4251571	0					
ANR	4251602	Identifier	NARROW_MODE		4251571	0					
ANR	4251603	ArgumentList	ctx		4251571	1					
ANR	4251604	Argument	ctx		4251571	0					
ANR	4251605	Identifier	ctx		4251571	0					
ANR	4251606	CompoundStatement		29:12:441:465	4251571	1					
ANR	4251607	IdentifierDeclStatement	TCGv inv1 = tcg_temp_new ( ) ;	33:12:631:657	4251571	0	True				
ANR	4251608	IdentifierDecl	inv1 = tcg_temp_new ( )		4251571	0					
ANR	4251609	IdentifierDeclType	TCGv		4251571	0					
ANR	4251610	Identifier	inv1		4251571	1					
ANR	4251611	AssignmentExpression	inv1 = tcg_temp_new ( )		4251571	2		=			
ANR	4251612	Identifier	inv1		4251571	0					
ANR	4251613	CallExpression	tcg_temp_new ( )		4251571	1					
ANR	4251614	Callee	tcg_temp_new		4251571	0					
ANR	4251615	Identifier	tcg_temp_new		4251571	0					
ANR	4251616	ArgumentList			4251571	1					
ANR	4251617	IdentifierDeclStatement	TCGv t1 = tcg_temp_new ( ) ;	35:12:672:696	4251571	1	True				
ANR	4251618	IdentifierDecl	t1 = tcg_temp_new ( )		4251571	0					
ANR	4251619	IdentifierDeclType	TCGv		4251571	0					
ANR	4251620	Identifier	t1		4251571	1					
ANR	4251621	AssignmentExpression	t1 = tcg_temp_new ( )		4251571	2		=			
ANR	4251622	Identifier	t1		4251571	0					
ANR	4251623	CallExpression	tcg_temp_new ( )		4251571	1					
ANR	4251624	Callee	tcg_temp_new		4251571	0					
ANR	4251625	Identifier	tcg_temp_new		4251571	0					
ANR	4251626	ArgumentList			4251571	1					
ANR	4251627	ExpressionStatement	"tcg_gen_not_tl ( inv1 , arg1 )"	37:12:711:737	4251571	2	True				
ANR	4251628	CallExpression	"tcg_gen_not_tl ( inv1 , arg1 )"		4251571	0					
ANR	4251629	Callee	tcg_gen_not_tl		4251571	0					
ANR	4251630	Identifier	tcg_gen_not_tl		4251571	0					
ANR	4251631	ArgumentList	inv1		4251571	1					
ANR	4251632	Argument	inv1		4251571	0					
ANR	4251633	Identifier	inv1		4251571	0					
ANR	4251634	Argument	arg1		4251571	1					
ANR	4251635	Identifier	arg1		4251571	0					
ANR	4251636	IfStatement	if ( add_ca )		4251571	3					
ANR	4251637	Condition	add_ca	39:16:756:761	4251571	0	True				
ANR	4251638	Identifier	add_ca		4251571	0					
ANR	4251639	CompoundStatement		33:24:533:533	4251571	1					
ANR	4251640	ExpressionStatement	"tcg_gen_add_tl ( t0 , arg2 , cpu_ca )"	41:16:783:815	4251571	0	True				
ANR	4251641	CallExpression	"tcg_gen_add_tl ( t0 , arg2 , cpu_ca )"		4251571	0					
ANR	4251642	Callee	tcg_gen_add_tl		4251571	0					
ANR	4251643	Identifier	tcg_gen_add_tl		4251571	0					
ANR	4251644	ArgumentList	t0		4251571	1					
ANR	4251645	Argument	t0		4251571	0					
ANR	4251646	Identifier	t0		4251571	0					
ANR	4251647	Argument	arg2		4251571	1					
ANR	4251648	Identifier	arg2		4251571	0					
ANR	4251649	Argument	cpu_ca		4251571	2					
ANR	4251650	Identifier	cpu_ca		4251571	0					
ANR	4251651	ElseStatement	else		4251571	0					
ANR	4251652	CompoundStatement		37:19:606:606	4251571	0					
ANR	4251653	ExpressionStatement	"tcg_gen_addi_tl ( t0 , arg2 , 1 )"	45:16:856:884	4251571	0	True				
ANR	4251654	CallExpression	"tcg_gen_addi_tl ( t0 , arg2 , 1 )"		4251571	0					
ANR	4251655	Callee	tcg_gen_addi_tl		4251571	0					
ANR	4251656	Identifier	tcg_gen_addi_tl		4251571	0					
ANR	4251657	ArgumentList	t0		4251571	1					
ANR	4251658	Argument	t0		4251571	0					
ANR	4251659	Identifier	t0		4251571	0					
ANR	4251660	Argument	arg2		4251571	1					
ANR	4251661	Identifier	arg2		4251571	0					
ANR	4251662	Argument	1		4251571	2					
ANR	4251663	PrimaryExpression	1		4251571	0					
ANR	4251664	ExpressionStatement	"tcg_gen_xor_tl ( t1 , arg2 , inv1 )"	49:12:914:944	4251571	4	True				
ANR	4251665	CallExpression	"tcg_gen_xor_tl ( t1 , arg2 , inv1 )"		4251571	0					
ANR	4251666	Callee	tcg_gen_xor_tl		4251571	0					
ANR	4251667	Identifier	tcg_gen_xor_tl		4251571	0					
ANR	4251668	ArgumentList	t1		4251571	1					
ANR	4251669	Argument	t1		4251571	0					
ANR	4251670	Identifier	t1		4251571	0					
ANR	4251671	Argument	arg2		4251571	1					
ANR	4251672	Identifier	arg2		4251571	0					
ANR	4251673	Argument	inv1		4251571	2					
ANR	4251674	Identifier	inv1		4251571	0					
ANR	4251675	ExpressionStatement	"tcg_gen_add_tl ( t0 , t0 , inv1 )"	51:12:991:1019	4251571	5	True				
ANR	4251676	CallExpression	"tcg_gen_add_tl ( t0 , t0 , inv1 )"		4251571	0					
ANR	4251677	Callee	tcg_gen_add_tl		4251571	0					
ANR	4251678	Identifier	tcg_gen_add_tl		4251571	0					
ANR	4251679	ArgumentList	t0		4251571	1					
ANR	4251680	Argument	t0		4251571	0					
ANR	4251681	Identifier	t0		4251571	0					
ANR	4251682	Argument	t0		4251571	1					
ANR	4251683	Identifier	t0		4251571	0					
ANR	4251684	Argument	inv1		4251571	2					
ANR	4251685	Identifier	inv1		4251571	0					
ANR	4251686	ExpressionStatement	"tcg_gen_xor_tl ( cpu_ca , t0 , t1 )"	54:12:1035:1065	4251571	6	True				
ANR	4251687	CallExpression	"tcg_gen_xor_tl ( cpu_ca , t0 , t1 )"		4251571	0					
ANR	4251688	Callee	tcg_gen_xor_tl		4251571	0					
ANR	4251689	Identifier	tcg_gen_xor_tl		4251571	0					
ANR	4251690	ArgumentList	cpu_ca		4251571	1					
ANR	4251691	Argument	cpu_ca		4251571	0					
ANR	4251692	Identifier	cpu_ca		4251571	0					
ANR	4251693	Argument	t0		4251571	1					
ANR	4251694	Identifier	t0		4251571	0					
ANR	4251695	Argument	t1		4251571	2					
ANR	4251696	Identifier	t1		4251571	0					
ANR	4251697	ExpressionStatement	tcg_temp_free ( t1 )	56:12:1116:1133	4251571	7	True				
ANR	4251698	CallExpression	tcg_temp_free ( t1 )		4251571	0					
ANR	4251699	Callee	tcg_temp_free		4251571	0					
ANR	4251700	Identifier	tcg_temp_free		4251571	0					
ANR	4251701	ArgumentList	t1		4251571	1					
ANR	4251702	Argument	t1		4251571	0					
ANR	4251703	Identifier	t1		4251571	0					
ANR	4251704	ExpressionStatement	"tcg_gen_shri_tl ( cpu_ca , cpu_ca , 32 )"	58:12:1148:1183	4251571	8	True				
ANR	4251705	CallExpression	"tcg_gen_shri_tl ( cpu_ca , cpu_ca , 32 )"		4251571	0					
ANR	4251706	Callee	tcg_gen_shri_tl		4251571	0					
ANR	4251707	Identifier	tcg_gen_shri_tl		4251571	0					
ANR	4251708	ArgumentList	cpu_ca		4251571	1					
ANR	4251709	Argument	cpu_ca		4251571	0					
ANR	4251710	Identifier	cpu_ca		4251571	0					
ANR	4251711	Argument	cpu_ca		4251571	1					
ANR	4251712	Identifier	cpu_ca		4251571	0					
ANR	4251713	Argument	32		4251571	2					
ANR	4251714	PrimaryExpression	32		4251571	0					
ANR	4251715	ExpressionStatement	"tcg_gen_andi_tl ( cpu_ca , cpu_ca , 1 )"	60:12:1222:1256	4251571	9	True				
ANR	4251716	CallExpression	"tcg_gen_andi_tl ( cpu_ca , cpu_ca , 1 )"		4251571	0					
ANR	4251717	Callee	tcg_gen_andi_tl		4251571	0					
ANR	4251718	Identifier	tcg_gen_andi_tl		4251571	0					
ANR	4251719	ArgumentList	cpu_ca		4251571	1					
ANR	4251720	Argument	cpu_ca		4251571	0					
ANR	4251721	Identifier	cpu_ca		4251571	0					
ANR	4251722	Argument	cpu_ca		4251571	1					
ANR	4251723	Identifier	cpu_ca		4251571	0					
ANR	4251724	Argument	1		4251571	2					
ANR	4251725	PrimaryExpression	1		4251571	0					
ANR	4251726	ElseStatement	else		4251571	0					
ANR	4251727	IfStatement	if ( add_ca )		4251571	0					
ANR	4251728	Condition	add_ca	62:19:1278:1283	4251571	0	True				
ANR	4251729	Identifier	add_ca		4251571	0					
ANR	4251730	CompoundStatement		58:12:1070:1102	4251571	1					
ANR	4251731	IdentifierDeclStatement	"TCGv zero , inv1 = tcg_temp_new ( ) ;"	64:12:1301:1333	4251571	0	True				
ANR	4251732	IdentifierDecl	zero		4251571	0					
ANR	4251733	IdentifierDeclType	TCGv		4251571	0					
ANR	4251734	Identifier	zero		4251571	1					
ANR	4251735	IdentifierDecl	inv1 = tcg_temp_new ( )		4251571	1					
ANR	4251736	IdentifierDeclType	TCGv		4251571	0					
ANR	4251737	Identifier	inv1		4251571	1					
ANR	4251738	AssignmentExpression	inv1 = tcg_temp_new ( )		4251571	2		=			
ANR	4251739	Identifier	inv1		4251571	0					
ANR	4251740	CallExpression	tcg_temp_new ( )		4251571	1					
ANR	4251741	Callee	tcg_temp_new		4251571	0					
ANR	4251742	Identifier	tcg_temp_new		4251571	0					
ANR	4251743	ArgumentList			4251571	1					
ANR	4251744	ExpressionStatement	"tcg_gen_not_tl ( inv1 , arg1 )"	66:12:1348:1374	4251571	1	True				
ANR	4251745	CallExpression	"tcg_gen_not_tl ( inv1 , arg1 )"		4251571	0					
ANR	4251746	Callee	tcg_gen_not_tl		4251571	0					
ANR	4251747	Identifier	tcg_gen_not_tl		4251571	0					
ANR	4251748	ArgumentList	inv1		4251571	1					
ANR	4251749	Argument	inv1		4251571	0					
ANR	4251750	Identifier	inv1		4251571	0					
ANR	4251751	Argument	arg1		4251571	1					
ANR	4251752	Identifier	arg1		4251571	0					
ANR	4251753	ExpressionStatement	zero = tcg_const_tl ( 0 )	68:12:1389:1411	4251571	2	True				
ANR	4251754	AssignmentExpression	zero = tcg_const_tl ( 0 )		4251571	0		=			
ANR	4251755	Identifier	zero		4251571	0					
ANR	4251756	CallExpression	tcg_const_tl ( 0 )		4251571	1					
ANR	4251757	Callee	tcg_const_tl		4251571	0					
ANR	4251758	Identifier	tcg_const_tl		4251571	0					
ANR	4251759	ArgumentList	0		4251571	1					
ANR	4251760	Argument	0		4251571	0					
ANR	4251761	PrimaryExpression	0		4251571	0					
ANR	4251762	ExpressionStatement	"tcg_gen_add2_tl ( t0 , cpu_ca , arg2 , zero , cpu_ca , zero )"	70:12:1426:1479	4251571	3	True				
ANR	4251763	CallExpression	"tcg_gen_add2_tl ( t0 , cpu_ca , arg2 , zero , cpu_ca , zero )"		4251571	0					
ANR	4251764	Callee	tcg_gen_add2_tl		4251571	0					
ANR	4251765	Identifier	tcg_gen_add2_tl		4251571	0					
ANR	4251766	ArgumentList	t0		4251571	1					
ANR	4251767	Argument	t0		4251571	0					
ANR	4251768	Identifier	t0		4251571	0					
ANR	4251769	Argument	cpu_ca		4251571	1					
ANR	4251770	Identifier	cpu_ca		4251571	0					
ANR	4251771	Argument	arg2		4251571	2					
ANR	4251772	Identifier	arg2		4251571	0					
ANR	4251773	Argument	zero		4251571	3					
ANR	4251774	Identifier	zero		4251571	0					
ANR	4251775	Argument	cpu_ca		4251571	4					
ANR	4251776	Identifier	cpu_ca		4251571	0					
ANR	4251777	Argument	zero		4251571	5					
ANR	4251778	Identifier	zero		4251571	0					
ANR	4251779	ExpressionStatement	"tcg_gen_add2_tl ( t0 , cpu_ca , t0 , cpu_ca , inv1 , zero )"	72:12:1494:1545	4251571	4	True				
ANR	4251780	CallExpression	"tcg_gen_add2_tl ( t0 , cpu_ca , t0 , cpu_ca , inv1 , zero )"		4251571	0					
ANR	4251781	Callee	tcg_gen_add2_tl		4251571	0					
ANR	4251782	Identifier	tcg_gen_add2_tl		4251571	0					
ANR	4251783	ArgumentList	t0		4251571	1					
ANR	4251784	Argument	t0		4251571	0					
ANR	4251785	Identifier	t0		4251571	0					
ANR	4251786	Argument	cpu_ca		4251571	1					
ANR	4251787	Identifier	cpu_ca		4251571	0					
ANR	4251788	Argument	t0		4251571	2					
ANR	4251789	Identifier	t0		4251571	0					
ANR	4251790	Argument	cpu_ca		4251571	3					
ANR	4251791	Identifier	cpu_ca		4251571	0					
ANR	4251792	Argument	inv1		4251571	4					
ANR	4251793	Identifier	inv1		4251571	0					
ANR	4251794	Argument	zero		4251571	5					
ANR	4251795	Identifier	zero		4251571	0					
ANR	4251796	ExpressionStatement	tcg_temp_free ( zero )	74:12:1560:1579	4251571	5	True				
ANR	4251797	CallExpression	tcg_temp_free ( zero )		4251571	0					
ANR	4251798	Callee	tcg_temp_free		4251571	0					
ANR	4251799	Identifier	tcg_temp_free		4251571	0					
ANR	4251800	ArgumentList	zero		4251571	1					
ANR	4251801	Argument	zero		4251571	0					
ANR	4251802	Identifier	zero		4251571	0					
ANR	4251803	ElseStatement	else		4251571	0					
ANR	4251804	CompoundStatement		71:15:1367:1367	4251571	0					
ANR	4251805	ExpressionStatement	"tcg_gen_setcond_tl ( TCG_COND_GEU , cpu_ca , arg2 , arg1 )"	79:12:1613:1665	4251571	0	True				
ANR	4251806	CallExpression	"tcg_gen_setcond_tl ( TCG_COND_GEU , cpu_ca , arg2 , arg1 )"		4251571	0					
ANR	4251807	Callee	tcg_gen_setcond_tl		4251571	0					
ANR	4251808	Identifier	tcg_gen_setcond_tl		4251571	0					
ANR	4251809	ArgumentList	TCG_COND_GEU		4251571	1					
ANR	4251810	Argument	TCG_COND_GEU		4251571	0					
ANR	4251811	Identifier	TCG_COND_GEU		4251571	0					
ANR	4251812	Argument	cpu_ca		4251571	1					
ANR	4251813	Identifier	cpu_ca		4251571	0					
ANR	4251814	Argument	arg2		4251571	2					
ANR	4251815	Identifier	arg2		4251571	0					
ANR	4251816	Argument	arg1		4251571	3					
ANR	4251817	Identifier	arg1		4251571	0					
ANR	4251818	ExpressionStatement	"tcg_gen_sub_tl ( t0 , arg2 , arg1 )"	81:12:1680:1710	4251571	1	True				
ANR	4251819	CallExpression	"tcg_gen_sub_tl ( t0 , arg2 , arg1 )"		4251571	0					
ANR	4251820	Callee	tcg_gen_sub_tl		4251571	0					
ANR	4251821	Identifier	tcg_gen_sub_tl		4251571	0					
ANR	4251822	ArgumentList	t0		4251571	1					
ANR	4251823	Argument	t0		4251571	0					
ANR	4251824	Identifier	t0		4251571	0					
ANR	4251825	Argument	arg2		4251571	1					
ANR	4251826	Identifier	arg2		4251571	0					
ANR	4251827	Argument	arg1		4251571	2					
ANR	4251828	Identifier	arg1		4251571	0					
ANR	4251829	ElseStatement	else		4251571	0					
ANR	4251830	IfStatement	if ( add_ca )		4251571	0					
ANR	4251831	Condition	add_ca	85:15:1739:1744	4251571	0	True				
ANR	4251832	Identifier	add_ca		4251571	0					
ANR	4251833	CompoundStatement		79:23:1516:1516	4251571	1					
ANR	4251834	ExpressionStatement	"tcg_gen_sub_tl ( t0 , arg2 , arg1 )"	91:8:1890:1920	4251571	0	True				
ANR	4251835	CallExpression	"tcg_gen_sub_tl ( t0 , arg2 , arg1 )"		4251571	0					
ANR	4251836	Callee	tcg_gen_sub_tl		4251571	0					
ANR	4251837	Identifier	tcg_gen_sub_tl		4251571	0					
ANR	4251838	ArgumentList	t0		4251571	1					
ANR	4251839	Argument	t0		4251571	0					
ANR	4251840	Identifier	t0		4251571	0					
ANR	4251841	Argument	arg2		4251571	1					
ANR	4251842	Identifier	arg2		4251571	0					
ANR	4251843	Argument	arg1		4251571	2					
ANR	4251844	Identifier	arg1		4251571	0					
ANR	4251845	ExpressionStatement	"tcg_gen_add_tl ( t0 , t0 , cpu_ca )"	93:8:1931:1961	4251571	1	True				
ANR	4251846	CallExpression	"tcg_gen_add_tl ( t0 , t0 , cpu_ca )"		4251571	0					
ANR	4251847	Callee	tcg_gen_add_tl		4251571	0					
ANR	4251848	Identifier	tcg_gen_add_tl		4251571	0					
ANR	4251849	ArgumentList	t0		4251571	1					
ANR	4251850	Argument	t0		4251571	0					
ANR	4251851	Identifier	t0		4251571	0					
ANR	4251852	Argument	t0		4251571	1					
ANR	4251853	Identifier	t0		4251571	0					
ANR	4251854	Argument	cpu_ca		4251571	2					
ANR	4251855	Identifier	cpu_ca		4251571	0					
ANR	4251856	ExpressionStatement	"tcg_gen_subi_tl ( t0 , t0 , 1 )"	95:8:1972:1998	4251571	2	True				
ANR	4251857	CallExpression	"tcg_gen_subi_tl ( t0 , t0 , 1 )"		4251571	0					
ANR	4251858	Callee	tcg_gen_subi_tl		4251571	0					
ANR	4251859	Identifier	tcg_gen_subi_tl		4251571	0					
ANR	4251860	ArgumentList	t0		4251571	1					
ANR	4251861	Argument	t0		4251571	0					
ANR	4251862	Identifier	t0		4251571	0					
ANR	4251863	Argument	t0		4251571	1					
ANR	4251864	Identifier	t0		4251571	0					
ANR	4251865	Argument	1		4251571	2					
ANR	4251866	PrimaryExpression	1		4251571	0					
ANR	4251867	ElseStatement	else		4251571	0					
ANR	4251868	CompoundStatement		91:11:1781:1781	4251571	0					
ANR	4251869	ExpressionStatement	"tcg_gen_sub_tl ( t0 , arg2 , arg1 )"	99:8:2023:2053	4251571	0	True				
ANR	4251870	CallExpression	"tcg_gen_sub_tl ( t0 , arg2 , arg1 )"		4251571	0					
ANR	4251871	Callee	tcg_gen_sub_tl		4251571	0					
ANR	4251872	Identifier	tcg_gen_sub_tl		4251571	0					
ANR	4251873	ArgumentList	t0		4251571	1					
ANR	4251874	Argument	t0		4251571	0					
ANR	4251875	Identifier	t0		4251571	0					
ANR	4251876	Argument	arg2		4251571	1					
ANR	4251877	Identifier	arg2		4251571	0					
ANR	4251878	Argument	arg1		4251571	2					
ANR	4251879	Identifier	arg1		4251571	0					
ANR	4251880	IfStatement	if ( compute_ov )		4251571	3					
ANR	4251881	Condition	compute_ov	105:8:2073:2082	4251571	0	True				
ANR	4251882	Identifier	compute_ov		4251571	0					
ANR	4251883	CompoundStatement		99:20:1854:1854	4251571	1					
ANR	4251884	ExpressionStatement	"gen_op_arith_compute_ov ( ctx , t0 , arg1 , arg2 , 1 )"	107:8:2096:2143	4251571	0	True				
ANR	4251885	CallExpression	"gen_op_arith_compute_ov ( ctx , t0 , arg1 , arg2 , 1 )"		4251571	0					
ANR	4251886	Callee	gen_op_arith_compute_ov		4251571	0					
ANR	4251887	Identifier	gen_op_arith_compute_ov		4251571	0					
ANR	4251888	ArgumentList	ctx		4251571	1					
ANR	4251889	Argument	ctx		4251571	0					
ANR	4251890	Identifier	ctx		4251571	0					
ANR	4251891	Argument	t0		4251571	1					
ANR	4251892	Identifier	t0		4251571	0					
ANR	4251893	Argument	arg1		4251571	2					
ANR	4251894	Identifier	arg1		4251571	0					
ANR	4251895	Argument	arg2		4251571	3					
ANR	4251896	Identifier	arg2		4251571	0					
ANR	4251897	Argument	1		4251571	4					
ANR	4251898	PrimaryExpression	1		4251571	0					
ANR	4251899	IfStatement	if ( unlikely ( compute_rc0 ) )		4251571	4					
ANR	4251900	Condition	unlikely ( compute_rc0 )	111:8:2161:2181	4251571	0	True				
ANR	4251901	CallExpression	unlikely ( compute_rc0 )		4251571	0					
ANR	4251902	Callee	unlikely		4251571	0					
ANR	4251903	Identifier	unlikely		4251571	0					
ANR	4251904	ArgumentList	compute_rc0		4251571	1					
ANR	4251905	Argument	compute_rc0		4251571	0					
ANR	4251906	Identifier	compute_rc0		4251571	0					
ANR	4251907	CompoundStatement		105:31:1953:1953	4251571	1					
ANR	4251908	ExpressionStatement	"gen_set_Rc0 ( ctx , t0 )"	113:8:2195:2215	4251571	0	True				
ANR	4251909	CallExpression	"gen_set_Rc0 ( ctx , t0 )"		4251571	0					
ANR	4251910	Callee	gen_set_Rc0		4251571	0					
ANR	4251911	Identifier	gen_set_Rc0		4251571	0					
ANR	4251912	ArgumentList	ctx		4251571	1					
ANR	4251913	Argument	ctx		4251571	0					
ANR	4251914	Identifier	ctx		4251571	0					
ANR	4251915	Argument	t0		4251571	1					
ANR	4251916	Identifier	t0		4251571	0					
ANR	4251917	IfStatement	"if ( ! TCGV_EQUAL ( t0 , ret ) )"		4251571	5					
ANR	4251918	Condition	"! TCGV_EQUAL ( t0 , ret )"	119:8:2235:2254	4251571	0	True				
ANR	4251919	UnaryOperationExpression	"! TCGV_EQUAL ( t0 , ret )"		4251571	0					
ANR	4251920	UnaryOperator	!		4251571	0					
ANR	4251921	CallExpression	"TCGV_EQUAL ( t0 , ret )"		4251571	1					
ANR	4251922	Callee	TCGV_EQUAL		4251571	0					
ANR	4251923	Identifier	TCGV_EQUAL		4251571	0					
ANR	4251924	ArgumentList	t0		4251571	1					
ANR	4251925	Argument	t0		4251571	0					
ANR	4251926	Identifier	t0		4251571	0					
ANR	4251927	Argument	ret		4251571	1					
ANR	4251928	Identifier	ret		4251571	0					
ANR	4251929	CompoundStatement		113:30:2026:2026	4251571	1					
ANR	4251930	ExpressionStatement	"tcg_gen_mov_tl ( ret , t0 )"	121:8:2268:2291	4251571	0	True				
ANR	4251931	CallExpression	"tcg_gen_mov_tl ( ret , t0 )"		4251571	0					
ANR	4251932	Callee	tcg_gen_mov_tl		4251571	0					
ANR	4251933	Identifier	tcg_gen_mov_tl		4251571	0					
ANR	4251934	ArgumentList	ret		4251571	1					
ANR	4251935	Argument	ret		4251571	0					
ANR	4251936	Identifier	ret		4251571	0					
ANR	4251937	Argument	t0		4251571	1					
ANR	4251938	Identifier	t0		4251571	0					
ANR	4251939	ExpressionStatement	tcg_temp_free ( t0 )	123:8:2302:2319	4251571	1	True				
ANR	4251940	CallExpression	tcg_temp_free ( t0 )		4251571	0					
ANR	4251941	Callee	tcg_temp_free		4251571	0					
ANR	4251942	Identifier	tcg_temp_free		4251571	0					
ANR	4251943	ArgumentList	t0		4251571	1					
ANR	4251944	Argument	t0		4251571	0					
ANR	4251945	Identifier	t0		4251571	0					
ANR	4251946	ReturnType	static inline void		4251571	1					
ANR	4251947	Identifier	gen_op_arith_subf		4251571	2					
ANR	4251948	ParameterList	"DisasContext * ctx , TCGv ret , TCGv arg1 , TCGv arg2 , bool add_ca , bool compute_ca , bool compute_ov , bool compute_rc0"		4251571	3					
ANR	4251949	Parameter	DisasContext * ctx	1:37:37:53	4251571	0	True				
ANR	4251950	ParameterType	DisasContext *		4251571	0					
ANR	4251951	Identifier	ctx		4251571	1					
ANR	4251952	Parameter	TCGv ret	1:56:56:63	4251571	1	True				
ANR	4251953	ParameterType	TCGv		4251571	0					
ANR	4251954	Identifier	ret		4251571	1					
ANR	4251955	Parameter	TCGv arg1	1:66:66:74	4251571	2	True				
ANR	4251956	ParameterType	TCGv		4251571	0					
ANR	4251957	Identifier	arg1		4251571	1					
ANR	4251958	Parameter	TCGv arg2	3:37:115:123	4251571	3	True				
ANR	4251959	ParameterType	TCGv		4251571	0					
ANR	4251960	Identifier	arg2		4251571	1					
ANR	4251961	Parameter	bool add_ca	3:48:126:136	4251571	4	True				
ANR	4251962	ParameterType	bool		4251571	0					
ANR	4251963	Identifier	add_ca		4251571	1					
ANR	4251964	Parameter	bool compute_ca	3:61:139:153	4251571	5	True				
ANR	4251965	ParameterType	bool		4251571	0					
ANR	4251966	Identifier	compute_ca		4251571	1					
ANR	4251967	Parameter	bool compute_ov	5:37:194:208	4251571	6	True				
ANR	4251968	ParameterType	bool		4251571	0					
ANR	4251969	Identifier	compute_ov		4251571	1					
ANR	4251970	Parameter	bool compute_rc0	5:54:211:226	4251571	7	True				
ANR	4251971	ParameterType	bool		4251571	0					
ANR	4251972	Identifier	compute_rc0		4251571	1					
ANR	4251973	CFGEntryNode	ENTRY		4251571		True				
ANR	4251974	CFGExitNode	EXIT		4251571		True				
ANR	4251975	Symbol	ret		4251571						
ANR	4251976	Symbol	compute_rc0		4251571						
ANR	4251977	Symbol	unlikely		4251571						
ANR	4251978	Symbol	compute_ca		4251571						
ANR	4251979	Symbol	cpu_ca		4251571						
ANR	4251980	Symbol	ctx		4251571						
ANR	4251981	Symbol	NARROW_MODE		4251571						
ANR	4251982	Symbol	TCG_COND_GEU		4251571						
ANR	4251983	Symbol	add_ca		4251571						
ANR	4251984	Symbol	compute_ov		4251571						
ANR	4251985	Symbol	tcg_temp_new		4251571						
ANR	4251986	Symbol	TCGV_EQUAL		4251571						
ANR	4251987	Symbol	zero		4251571						
ANR	4251988	Symbol	arg2		4251571						
ANR	4251989	Symbol	inv1		4251571						
ANR	4251990	Symbol	tcg_const_tl		4251571						
ANR	4251991	Symbol	arg1		4251571						
ANR	4251992	Symbol	t0		4251571						
ANR	4251993	Symbol	t1		4251571						
