---
title :  "[ì „ìê³„ì‚°ê¸°êµ¬ì¡°] Computer Architecture TA_Week7"
date :   2021-04-15 10:00 +0900
categories: [ComputerArchitecture, TA]
tags: [ComputerArchitecture]
---
# ì¤‘ê°„ê³ ì‚¬ ëŒ€ë¹„ ê°œë… ì •ë¦¬ 
## ğŸ“Œ Negative Numbers
1. Signed Magnitude  
   ![SignedMag](/assets/img/data/SignedMag.png)
	* Most Significant Bit(MSB)ëŠ” sign bitë¡œ ì‚¬ìš©ëœë‹¤.  
        â†’ 0ì€ positive, 1ì€ negative
	* 0ì„ í‘œí˜„í•˜ëŠ” ë°©ë²•ì´ 2ê°€ì§€ ì¡´ì¬í•œë‹¤.  
		â†’ +0ì€ 0000, -0ì€ 1000
	* -7 ~ +7ê¹Œì§€ 15ê°œì˜ ìˆ«ìë§Œ í‘œí˜„ ê°€ëŠ¥í•˜ë‹¤.

2. Signed-1â€™s complement  
   ![Signed-1's](/assets/img/data/Signed_1.png)
    * 2  - 1 - Nìœ¼ë¡œ ì •ì˜ëœë‹¤.
	* Arithmetic works  
	6 â€” 1 = 6 + ( -1 ) = 0110 + 1110 = (1)0100 + â€œ1â€ = 0101(5)  
	ëìë¦¬ ì˜¬ë¦¼(end carry)ê°€ ë°œìƒí•  ê²½ìš°, ì—°ì‚° ê²°ê³¼ì— 1ì„ ë”í•´ real answerì„ ë„ì¶œí•œë‹¤.  
	ì—¬ê¸°ì„œ ë”í•´ì§„ â€œ1â€ì„ ìˆœí™˜ ìë¦¬ ì˜¬ë¦¼(end around carry)ë¼ê³  í•œë‹¤.
	* ì—¬ì „íˆ 0ì„ í‘œí˜„í•˜ëŠ” ë°©ë²•ì€ 2ê°€ì§€ì´ë‹¤. 
  
3. Signed-2's complement  
   ![Signed-1's](/assets/img/data/Signed_2.png)
    * 2 - Nìœ¼ë¡œ ì •ì˜ë˜ë©°, 1â€™s complementì— 1ì„ ë”í•œ ê°’ê³¼ ê°™ë‹¤.
    * ë¶€í˜¸í™” 2ì˜ ë³´ìˆ˜ì—ì„œëŠ” 0ì´ 1ê°œë§Œ ì¡´ì¬í•œë‹¤.
	* -8 ë¶€í„° +7 ê¹Œì§€ 16ê°œì˜ ìˆ«ìë¥¼ í‘œí˜„ ê°€ëŠ¥í•˜ë‹¤.

## ğŸ“Œ IEEE 754 Standard
![IEEE754](/assets/img/data/IEEE754.png)
* Sign(ë¶€í˜¸) : 1 bit
* Fraction(ì†Œìˆ˜) : 23 bits 
* Exponent(ì§€ìˆ˜) : 8 bits  
	-> Exponentì—ì„œëŠ” Biased Notation ì‚¬ìš©  
	-> biasëŠ” 127ì´ë‹¤. 

## ğŸ“Œ Floating Point Addition
![FloatingPointAdd](/assets/img/data/FloatingPointAdd.png)
0. F1, F2ì˜ hidden bit ë³µêµ¬ 
1. ì‘ì€ ì§€ìˆ˜ë¥¼ ê°€ìëŠ” ìˆ˜ì˜ ì†Œìˆ˜ì  ì •ë ¬
2. ìœ íš¨ìë¦¬ ë§ì…ˆ
3. ë§ì…ˆ ê²°ê³¼ Normalize
4. Normalizeëœ ê°’ì„ rounding(ìë¦¬ ë§ì¶¤)
5. Bit hiddenì‹œì¼œì„œ ì €ì¥

## ğŸ“Œ Instruction Format
![InstructionFormat](/assets/img/data/RIJFormat.png)
* op : ëª…ë ¹ì–´ê°€ ì‹¤í–‰ í•  ì—°ì‚°ì˜ ì¢…ë¥˜ -> ì—°ì‚°ì(opcode)ë¼ê³  ë¶€ë¦„
* rs : ì²« ë²ˆì§¸ ê·¼ì›ì§€(source) í”¼ì—°ì‚°ì ë ˆì§€ìŠ¤í„°
* rt : ë‘ ë²ˆì§¸ ê·¼ì›ì§€ í”¼ì—°ì‚°ì ë ˆì§€ìŠ¤í„°
* rd : ëª©ì ì§€ (destination) ë ˆì§€ìŠ¤í„°. ì—°ì‚°ì˜ ê²°ê³¼ë¥¼ ì €ì¥
* shamt : ìë¦¬ ì´ë™ëŸ‰(shift amount)
* funct : ê¸°ëŠ¥ (function). opí•„ë“œì—ì„œ ì—°ì‚°ì˜ ì¢…ë¥˜ë¥¼ í‘œì‹œí•˜ê³ , funct í•„ë“œì—ì„œ ê·¸ ì¤‘ì˜ í•œ ì—°ì‚°ì„ êµ¬ì²´ì ìœ¼ë¡œ ì§€ì •
* immediate : ìƒìˆ˜ ë˜ëŠ” ì£¼ì†Œ
* jump target : ì´ë™ í•  ëª©ì ì§€ì˜ ì£¼ì†Œ

## ğŸ“Œ MIPS Instruction
1. Arithmetic
   * add  
    ```console
    add $s1, $s2, $s3
    ``` 
    Instruction Format : R  
    Opcode & Function : 0 & 32  
  

   * subtract  
    ```console
    sub $s1, $s2, $s3
    ```
    Instruction Format : R  
    Opcode & Function : 0 & 34  
  

   * add immediate  
    ```console
    addi $s3, $s3, 4
    ```
    Instruction Format : I  
    Opcode : 8 
  

2. Data Transfer
   * load
    ```console
    lw $t0, 24($s2)
    ```
    Instruction Format : I  
    Opcode : 35  
  

   * store
    ```console
    sw $t0, 24($s2)
    ```
    Instruction Format : I  
    Opcode : 43  
  

3. Conditional branch
   * beq(branch if equal)  
    ```console
    beq $s1, $s2, Lb1
    ```
    Instruction Format : I  
    Opcode : 4  
  

   * bne(branch if not equal)  
    ```console
    bne $s1, $s2, Lb1
    ```
    Instruction Format : I  
    Opcode : 5
  

4. Unconditional jump
   * jump  
    ```console
    j Lb1
    ```
    Instruction Format : J  
    Opcode : 2
  

## ğŸ“Œ Naming Conventions for  Register 
![NamingConventions](/assets/img/data/NamingReg.png)