{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436105852615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436105852615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 05 17:17:30 2015 " "Processing started: Sun Jul 05 17:17:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436105852615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436105852615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_synthesis -c top_synthesis " "Command: quartus_sta top_synthesis -c top_synthesis" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436105852615 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1436105852735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1436105854045 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1436105854075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1436105854075 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7kl1 " "Entity dcfifo_7kl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854615 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1436105854615 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854615 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1436105854615 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1436105854615 ""}
{ "Info" "ISTA_SDC_FOUND" "../../VHDL/synthesis/top_synthesis_impl_2/SDC1.sdc " "Reading SDC File: '../../VHDL/synthesis/top_synthesis_impl_2/SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1436105854645 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854645 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854645 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\} \{global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854645 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854645 ""}
{ "Warning" "WSTA_FAMILY_DOESNT_HAVE_JITTER_SUPPORT" "" "Family doesn't support jitter analysis." {  } {  } 0 332153 "Family doesn't support jitter analysis." 0 0 "Quartus II" 0 -1 1436105854645 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vsync_dup_0 " "Node: vsync_dup_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1436105854675 "|top_synthesis|vsync_dup_0"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1436105854695 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1436105854775 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1436105854855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.175 " "Worst-case setup slack is -1.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.175        -6.418 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "   -1.175        -6.418 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.153         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.260         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    3.260         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.887         0.000 fpga_clk  " "   15.887         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105854865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 fpga_clk  " "    0.391         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105854895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.152 " "Worst-case recovery slack is -1.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.152        -2.304 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "   -1.152        -2.304 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.749        -0.749 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "   -0.749        -0.749 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.896         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    0.896         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.360         0.000 fpga_clk  " "   17.360         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105854915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.032 " "Worst-case removal slack is 1.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.032         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    1.032         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    1.040         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.147         0.000 fpga_clk  " "    2.147         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.995         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    2.995         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105854925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.623 " "Worst-case minimum pulse width slack is 1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 fpga_clk  " "    7.620         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "   10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105854935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105854935 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1436105855560 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1436105855560 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "vsync_dup_0 " "Node: vsync_dup_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1436105855730 "|top_synthesis|vsync_dup_0"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.925 " "Worst-case setup slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    0.925         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.862         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    1.862         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.183         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    4.183         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.540         0.000 fpga_clk  " "   17.540         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105855781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 fpga_clk  " "    0.215         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105855812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.190 " "Worst-case recovery slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    0.190         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.491         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    2.491         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.691         0.000 fpga_clk  " "   18.691         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105855842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.582 " "Worst-case removal slack is 0.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.582         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    0.582         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "    0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.100         0.000 fpga_clk  " "    1.100         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.773         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    1.773         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105855862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.623 " "Worst-case minimum pulse width slack is 1.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\]  " "    1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\]  " "    2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.620         0.000 fpga_clk  " "    7.620         0.000 fpga_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\]  " "   10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component\|pll\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436105855882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436105855882 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1436105856532 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1436105856632 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1436105856632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436105857272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 05 17:17:37 2015 " "Processing ended: Sun Jul 05 17:17:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436105857272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436105857272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436105857272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436105857272 ""}
