Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 26 13:00:55 2025
| Host         : DESKTOP-SF07F6R running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Stopwatch_control_sets_placed.rpt
| Design       : Stopwatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    47 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            8 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              65 |           27 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              24 |            7 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------+-------------------------------+------------------+----------------+
|      Clock Signal      |   Enable Signal  |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------+------------------+-------------------------------+------------------+----------------+
|  smg_R4/divclk_reg_n_0 |                  | btn_in_IBUF[0]                |                1 |              2 |
|  smg_L2/divclk_reg_n_0 |                  | btn_in_IBUF[0]                |                1 |              2 |
|  smg_R4/divclk_reg_n_0 | smg_L2/btn_in[0] |                               |                1 |              4 |
|  c_ctrl/divclk         | c_ctrl/sec_l     | btn_in_IBUF[0]                |                1 |              4 |
|  c_ctrl/divclk         | c_ctrl/min_h_0   | btn_in_IBUF[0]                |                1 |              4 |
|  c_ctrl/divclk         | c_ctrl/min_l     | btn_in_IBUF[0]                |                1 |              4 |
|  c_ctrl/divclk         | c_ctrl/msec_h    | btn_in_IBUF[0]                |                1 |              4 |
|  c_ctrl/divclk         | c_ctrl/sec_h     | btn_in_IBUF[0]                |                1 |              4 |
|  c_ctrl/divclk         | c_ctrl/state     | btn_in_IBUF[0]                |                2 |              4 |
|  smg_L2/divclk_reg_n_0 | smg_L2/btn_in[0] | smg_L2/disp_dat[3]_i_1__0_n_0 |                1 |              4 |
|  clk_IBUF_BUFG         |                  | btn_in_IBUF[0]                |               25 |             61 |
+------------------------+------------------+-------------------------------+------------------+----------------+


