# Hi there! ğŸ‘‹ I'm Thejas K G 
  
## ğŸ”¬ Senior Design Verification Engineer | RTL Design | SystemVerilog Enthusiast |  coco-tb Enthusiast | Formal Enthusiast| Low power Enthusiast .

> Passionate about ensuring silicon works right the first time through comprehensive verification methodologies and innovative testbench architectures.

### ğŸš€ What I Do
- **Verification Methodologies**: UVM, OVM, Constrained Random Verification
- **Languages**: SystemVerilog, Verilog, VHDL, C/C++, Python
- **Tools**: Cadence (Xcelium, JasperGold), Synopsys (VCS, Verdi), Mentor (QuestaSim)
- **Protocols**: AXI, AHB, APB, PCIe, USB, I2C, SPI, UART
- **Specialties**: CPU/GPU verification, Memory subsystems, Interface protocols

### ğŸ’¼ Current Focus
- ğŸ¯ Advanced UVM testbench development
- ğŸ” Formal verification and property checking
- ğŸ§  AI-assisted verification flows
- ğŸ“Š Coverage-driven verification strategies

### ğŸ“« Let's Connect

- LinkedIn: www.linkedin.com/in/thejas-koneripalli-govindarajulu-1a2980b3
- Email: [thejaskg@yahoo.com]
