// Seed: 3004753702
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input id_3,
    output id_4,
    output id_5,
    output id_6
    , id_8,
    output reg id_7
);
  genvar id_9;
  logic id_10;
  logic id_11;
  always @(negedge 1) begin
    id_7 <= id_3;
    id_9 <= id_8;
    id_6 = 1;
  end
endmodule
