top: MEM_stage

include_all_verilog_files: yes

clocks:
  - name: clk
    period:  1.091
