

================================================================
== Vitis HLS Report for 'addFloat64Sigs'
================================================================
* Date:           Tue Jun 18 22:35:59 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        dfsin_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.519 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        5|  5.000 ns|  25.000 ns|    1|    5|       no|
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 10 6 21 11 12 16 17 23 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 21 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 21 
10 --> 19 
11 --> 18 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 21 
16 --> 21 
17 --> 18 
18 --> 19 
19 --> 20 22 
20 --> 21 
21 --> 
22 --> 21 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zSign_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zSign"   --->   Operation 27 'read' 'zSign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b"   --->   Operation 28 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a"   --->   Operation 29 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty = trunc i64 %b_read"   --->   Operation 30 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_32 = trunc i64 %a_read"   --->   Operation 31 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%empty_33 = trunc i64 %b_read"   --->   Operation 32 'trunc' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_34 = trunc i64 %a_read"   --->   Operation 33 'trunc' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%aExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %a_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:293]   --->   Operation 34 'partselect' 'aExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln288 = zext i11 %aExp" [benchmarks/chstone/dfsin/src/softfloat.c:288]   --->   Operation 35 'zext' 'zext_ln288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%bExp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %b_read, i32 52, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:97->benchmarks/chstone/dfsin/src/softfloat.c:295]   --->   Operation 36 'partselect' 'bExp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln288_1 = zext i11 %bExp" [benchmarks/chstone/dfsin/src/softfloat.c:288]   --->   Operation 37 'zext' 'zext_ln288_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.96ns)   --->   "%expDiff = sub i12 %zext_ln288, i12 %zext_ln288_1" [benchmarks/chstone/dfsin/src/softfloat.c:296]   --->   Operation 38 'sub' 'expDiff' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln290 = trunc i12 %expDiff" [benchmarks/chstone/dfsin/src/softfloat.c:290]   --->   Operation 39 'trunc' 'trunc_ln290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%aSig = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i52.i9, i52 %empty_34, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:297]   --->   Operation 40 'bitconcatenate' 'aSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln289 = zext i61 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 41 'zext' 'zext_ln289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln289_1 = zext i61 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 42 'zext' 'zext_ln289_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%bSig = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i52.i9, i52 %empty_33, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:298]   --->   Operation 43 'bitconcatenate' 'bSig' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln289_2 = zext i61 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 44 'zext' 'zext_ln289_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln289_3 = zext i61 %bSig" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 45 'zext' 'zext_ln289_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.99ns)   --->   "%icmp_ln299 = icmp_sgt  i12 %expDiff, i12 0" [benchmarks/chstone/dfsin/src/softfloat.c:299]   --->   Operation 46 'icmp' 'icmp_ln299' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%float_exception_flags_load = load i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 47 'load' 'float_exception_flags_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln299 = br i1 %icmp_ln299, void %if.else13, void %if.then" [benchmarks/chstone/dfsin/src/softfloat.c:299]   --->   Operation 48 'br' 'br_ln299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %expDiff, i32 11" [benchmarks/chstone/dfsin/src/softfloat.c:314]   --->   Operation 49 'bitselect' 'tmp_47' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %tmp_47, void %if.else30, void %if.then15" [benchmarks/chstone/dfsin/src/softfloat.c:314]   --->   Operation 50 'br' 'br_ln314' <Predicate = (!icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.91ns)   --->   "%switch_ln333 = switch i11 %aExp, void %if.end42, i11 2047, void %if.then32, i11 0, void %if.then40" [benchmarks/chstone/dfsin/src/softfloat.c:333]   --->   Operation 51 'switch' 'switch_ln333' <Predicate = (!icmp_ln299 & !tmp_47)> <Delay = 0.91>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%add_ln340 = add i62 %zext_ln289_3, i62 %zext_ln289_1" [benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 52 'add' 'add_ln340' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 0)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zSig_assign = partselect i53 @_ssdm_op_PartSelect.i53.i62.i32.i32, i62 %add_ln340, i32 9, i32 61" [benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 53 'partselect' 'zSig_assign' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 0)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln335)   --->   "%or_ln335 = or i61 %bSig, i61 %aSig" [benchmarks/chstone/dfsin/src/softfloat.c:335]   --->   Operation 54 'or' 'or_ln335' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.35ns) (out node of the LUT)   --->   "%icmp_ln335 = icmp_eq  i61 %or_ln335, i61 0" [benchmarks/chstone/dfsin/src/softfloat.c:335]   --->   Operation 55 'icmp' 'icmp_ln335' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.75ns)   --->   "%br_ln335 = br i1 %icmp_ln335, void %if.then35, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:335]   --->   Operation 56 'br' 'br_ln335' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047)> <Delay = 0.75>
ST_1 : Operation 57 [1/1] (1.31ns)   --->   "%icmp_ln100_38 = icmp_ne  i51 %empty_32, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 57 'icmp' 'icmp_ln100_38' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047 & !icmp_ln335)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.31ns)   --->   "%icmp_ln100_40 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 58 'icmp' 'icmp_ln100_40' <Predicate = (!icmp_ln299 & !tmp_47 & aExp == 2047 & !icmp_ln335)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.96ns)   --->   "%icmp_ln316 = icmp_eq  i11 %bExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:316]   --->   Operation 59 'icmp' 'icmp_ln316' <Predicate = (!icmp_ln299 & tmp_47)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln316 = br i1 %icmp_ln316, void %if.end23, void %if.then17" [benchmarks/chstone/dfsin/src/softfloat.c:316]   --->   Operation 60 'br' 'br_ln316' <Predicate = (!icmp_ln299 & tmp_47)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.96ns)   --->   "%icmp_ln322 = icmp_eq  i11 %aExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:322]   --->   Operation 61 'icmp' 'icmp_ln322' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.99ns)   --->   "%expDiff_7 = add i12 %expDiff, i12 1" [benchmarks/chstone/dfsin/src/softfloat.c:323]   --->   Operation 62 'add' 'expDiff_7' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%aSig_11 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i1.i52.i9, i1 1, i52 %empty_34, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:326]   --->   Operation 63 'bitconcatenate' 'aSig_11' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.40ns)   --->   "%select_ln322 = select i1 %icmp_ln322, i62 %zext_ln289_1, i62 %aSig_11" [benchmarks/chstone/dfsin/src/softfloat.c:322]   --->   Operation 64 'select' 'select_ln322' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.36ns)   --->   "%expDiff_8 = select i1 %icmp_ln322, i12 %expDiff_7, i12 %expDiff" [benchmarks/chstone/dfsin/src/softfloat.c:322]   --->   Operation 65 'select' 'expDiff_8' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln290_2 = trunc i12 %expDiff_8" [benchmarks/chstone/dfsin/src/softfloat.c:290]   --->   Operation 66 'trunc' 'trunc_ln290_2' <Predicate = (!icmp_ln299 & tmp_47 & !icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.31ns)   --->   "%icmp_ln318 = icmp_eq  i52 %empty_33, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:318]   --->   Operation 67 'icmp' 'icmp_ln318' <Predicate = (!icmp_ln299 & tmp_47 & icmp_ln316)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln318 = br i1 %icmp_ln318, void %if.then19, void %if.end21" [benchmarks/chstone/dfsin/src/softfloat.c:318]   --->   Operation 68 'br' 'br_ln318' <Predicate = (!icmp_ln299 & tmp_47 & icmp_ln316)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.31ns)   --->   "%icmp_ln100_34 = icmp_ne  i51 %empty_32, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 69 'icmp' 'icmp_ln100_34' <Predicate = (!icmp_ln299 & tmp_47 & icmp_ln316 & !icmp_ln318)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.31ns)   --->   "%icmp_ln100_36 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 70 'icmp' 'icmp_ln100_36' <Predicate = (!icmp_ln299 & tmp_47 & icmp_ln316 & !icmp_ln318)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.96ns)   --->   "%icmp_ln301 = icmp_eq  i11 %aExp, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:301]   --->   Operation 71 'icmp' 'icmp_ln301' <Predicate = (icmp_ln299)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln301 = br i1 %icmp_ln301, void %if.end9, void %if.then6" [benchmarks/chstone/dfsin/src/softfloat.c:301]   --->   Operation 72 'br' 'br_ln301' <Predicate = (icmp_ln299)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.96ns)   --->   "%icmp_ln307 = icmp_eq  i11 %bExp, i11 0" [benchmarks/chstone/dfsin/src/softfloat.c:307]   --->   Operation 73 'icmp' 'icmp_ln307' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.96ns)   --->   "%expDiff_5 = add i11 %trunc_ln290, i11 2047" [benchmarks/chstone/dfsin/src/softfloat.c:308]   --->   Operation 74 'add' 'expDiff_5' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%bSig_10 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i1.i52.i9, i1 1, i52 %empty_33, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:310]   --->   Operation 75 'bitconcatenate' 'bSig_10' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.40ns)   --->   "%select_ln307 = select i1 %icmp_ln307, i62 %zext_ln289_3, i62 %bSig_10" [benchmarks/chstone/dfsin/src/softfloat.c:307]   --->   Operation 76 'select' 'select_ln307' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.37ns)   --->   "%expDiff_6 = select i1 %icmp_ln307, i11 %expDiff_5, i11 %trunc_ln290" [benchmarks/chstone/dfsin/src/softfloat.c:307]   --->   Operation 77 'select' 'expDiff_6' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln290_1 = trunc i11 %expDiff_6" [benchmarks/chstone/dfsin/src/softfloat.c:290]   --->   Operation 78 'trunc' 'trunc_ln290_1' <Predicate = (icmp_ln299 & !icmp_ln301)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.31ns)   --->   "%icmp_ln303 = icmp_eq  i52 %empty_34, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:303]   --->   Operation 79 'icmp' 'icmp_ln303' <Predicate = (icmp_ln299 & icmp_ln301)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.75ns)   --->   "%br_ln303 = br i1 %icmp_ln303, void %if.then7, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:303]   --->   Operation 80 'br' 'br_ln303' <Predicate = (icmp_ln299 & icmp_ln301)> <Delay = 0.75>
ST_1 : Operation 81 [1/1] (1.31ns)   --->   "%icmp_ln100_30 = icmp_ne  i51 %empty_32, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 81 'icmp' 'icmp_ln100_30' <Predicate = (icmp_ln299 & icmp_ln301 & !icmp_ln303)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.31ns)   --->   "%icmp_ln100_32 = icmp_ne  i51 %empty, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 82 'icmp' 'icmp_ln100_32' <Predicate = (icmp_ln299 & icmp_ln301 & !icmp_ln303)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.75>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i53 %zSig_assign" [benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 83 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i1.i62, i1 %zSign_read, i1 0, i62 %zext_ln340" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 84 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.75ns)   --->   "%br_ln340 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:340]   --->   Operation 85 'br' 'br_ln340' <Predicate = true> <Delay = 0.75>

State 6 <SV = 1> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.69>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 86 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%and_ln100_9 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_36, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 87 'bitconcatenate' 'and_ln100_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (1.35ns)   --->   "%icmp_ln100_37 = icmp_eq  i63 %and_ln100_9, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 88 'icmp' 'icmp_ln100_37' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.14ns)   --->   "%and_ln100_21 = and i1 %icmp_ln100_37, i1 %icmp_ln100_38" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 89 'and' 'and_ln100_21' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_7)   --->   "%shl_ln87_7 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 90 'shl' 'shl_ln87_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87_7 = icmp_ugt  i64 %shl_ln87_7, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 91 'icmp' 'icmp_ln87_7' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 92 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%and_ln100_1 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_37, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 93 'bitconcatenate' 'and_ln100_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (1.35ns)   --->   "%icmp_ln100_39 = icmp_eq  i63 %and_ln100_1, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 94 'icmp' 'icmp_ln100_39' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.14ns)   --->   "%and_ln100_22 = and i1 %icmp_ln100_39, i1 %icmp_ln100_40" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 95 'and' 'and_ln100_22' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%or_ln119_7 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 96 'or' 'or_ln119_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln120_7 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 97 'or' 'or_ln120_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln69_9 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 98 'or' 'or_ln69_9' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.14ns)   --->   "%or_ln121_7 = or i1 %and_ln100_21, i1 %and_ln100_22" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 99 'or' 'or_ln121_7' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_22, void %cond.false.i78, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 100 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_18)   --->   "%select_ln123_17 = select i1 %icmp_ln87_7, i64 %or_ln120_7, i64 %or_ln119_7" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 101 'select' 'select_ln123_17' <Predicate = (!and_ln100_22)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_18 = select i1 %and_ln100_21, i64 %or_ln119_7, i64 %select_ln123_17" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 102 'select' 'select_ln123_18' <Predicate = (!and_ln100_22)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 103 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:336]   --->   Operation 103 'br' 'br_ln123' <Predicate = (!and_ln100_22)> <Delay = 0.75>

State 10 <SV = 2> <Delay = 1.81>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln341_cast = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i2.i52.i9, i2 2, i52 %empty_34, i9 0" [benchmarks/chstone/dfsin/src/softfloat.c:341]   --->   Operation 104 'bitconcatenate' 'zext_ln341_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i63 %zext_ln341_cast" [benchmarks/chstone/dfsin/src/softfloat.c:341]   --->   Operation 105 'zext' 'zext_ln341' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.35ns)   --->   "%zSig = add i64 %zext_ln341, i64 %zext_ln289_2" [benchmarks/chstone/dfsin/src/softfloat.c:341]   --->   Operation 106 'add' 'zSig' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.46ns)   --->   "%br_ln343 = br void %roundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:343]   --->   Operation 107 'br' 'br_ln343' <Predicate = true> <Delay = 0.46>

State 11 <SV = 1> <Delay = 3.37>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln322 = zext i62 %select_ln322" [benchmarks/chstone/dfsin/src/softfloat.c:322]   --->   Operation 108 'zext' 'zext_ln322' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.99ns)   --->   "%sub_ln328 = sub i12 0, i12 %expDiff_8" [benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 109 'sub' 'sub_ln328' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.99ns)   --->   "%icmp_ln67_3 = icmp_eq  i12 %expDiff_8, i12 0" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 110 'icmp' 'icmp_ln67_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (0.54ns)   --->   "%br_ln67 = br i1 %icmp_ln67_3, void %if.else.i41, void %if.end46" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 111 'br' 'br_ln67' <Predicate = true> <Delay = 0.54>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i6 @_ssdm_op_PartSelect.i6.i12.i32.i32, i12 %sub_ln328, i32 6, i32 11" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 112 'partselect' 'tmp_49' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.84ns)   --->   "%icmp_ln71_3 = icmp_slt  i6 %tmp_49, i6 1" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 113 'icmp' 'icmp_ln71_3' <Predicate = (!icmp_ln67_3)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_3, void %if.else5.i53, void %if.then2.i50" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 114 'br' 'br_ln71' <Predicate = (!icmp_ln67_3)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.35ns)   --->   "%z_20 = icmp_ne  i62 %select_ln322, i62 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 115 'icmp' 'z_20' <Predicate = (!icmp_ln67_3 & !icmp_ln71_3)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln77_3 = zext i1 %z_20" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 116 'zext' 'zext_ln77_3' <Predicate = (!icmp_ln67_3 & !icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.54ns)   --->   "%br_ln0 = br void %if.end46"   --->   Operation 117 'br' 'br_ln0' <Predicate = (!icmp_ln67_3 & !icmp_ln71_3)> <Delay = 0.54>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln73_9 = zext i12 %sub_ln328" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 118 'zext' 'zext_ln73_9' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (1.31ns)   --->   "%lshr_ln73_3 = lshr i64 %zext_ln322, i64 %zext_ln73_9" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 119 'lshr' 'lshr_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln73_10 = zext i6 %trunc_ln290_2" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 120 'zext' 'zext_ln73_10' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 121 [1/1] (1.31ns)   --->   "%shl_ln73_3 = shl i64 %zext_ln322, i64 %zext_ln73_10" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 121 'shl' 'shl_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 122 [1/1] (1.36ns)   --->   "%icmp_ln73_3 = icmp_ne  i64 %shl_ln73_3, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 122 'icmp' 'icmp_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln73_3 = trunc i64 %lshr_ln73_3" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 123 'trunc' 'trunc_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 124 [1/1] (0.14ns)   --->   "%or_ln73_3 = or i1 %trunc_ln73_3, i1 %icmp_ln73_3" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 124 'or' 'or_ln73_3' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_s = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_3, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 125 'partselect' 'tmp_s' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%z_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_s, i1 %or_ln73_3" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 126 'bitconcatenate' 'z_19' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.54ns)   --->   "%br_ln74 = br void %if.end46" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:328]   --->   Operation 127 'br' 'br_ln74' <Predicate = (!icmp_ln67_3 & icmp_ln71_3)> <Delay = 0.54>

State 12 <SV = 1> <Delay = 0.00>

State 13 <SV = 2> <Delay = 0.00>

State 14 <SV = 3> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.69>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 128 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%and_ln100_7 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_34, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 129 'bitconcatenate' 'and_ln100_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (1.35ns)   --->   "%icmp_ln100_33 = icmp_eq  i63 %and_ln100_7, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 130 'icmp' 'icmp_ln100_33' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.14ns)   --->   "%and_ln100_19 = and i1 %icmp_ln100_33, i1 %icmp_ln100_34" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 131 'and' 'and_ln100_19' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87_6)   --->   "%shl_ln87_6 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 132 'shl' 'shl_ln87_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87_6 = icmp_ugt  i64 %shl_ln87_6, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 133 'icmp' 'icmp_ln87_6' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 134 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%and_ln100_8 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_35, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 135 'bitconcatenate' 'and_ln100_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (1.35ns)   --->   "%icmp_ln100_35 = icmp_eq  i63 %and_ln100_8, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 136 'icmp' 'icmp_ln100_35' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 137 [1/1] (0.14ns)   --->   "%and_ln100_20 = and i1 %icmp_ln100_35, i1 %icmp_ln100_36" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 137 'and' 'and_ln100_20' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln119_6 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 138 'or' 'or_ln119_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln120_6 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 139 'or' 'or_ln120_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln69_8 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 140 'or' 'or_ln69_8' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 141 [1/1] (0.14ns)   --->   "%or_ln121_6 = or i1 %and_ln100_19, i1 %and_ln100_20" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 141 'or' 'or_ln121_6' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 142 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_20, void %cond.false.i32, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 142 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_15 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_16)   --->   "%select_ln123_15 = select i1 %icmp_ln87_6, i64 %or_ln120_6, i64 %or_ln119_6" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 143 'select' 'select_ln123_15' <Predicate = (!and_ln100_20)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 144 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_16 = select i1 %and_ln100_19, i64 %or_ln119_6, i64 %select_ln123_15" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 144 'select' 'select_ln123_16' <Predicate = (!and_ln100_20)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 145 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:319]   --->   Operation 145 'br' 'br_ln123' <Predicate = (!and_ln100_20)> <Delay = 0.75>

State 16 <SV = 4> <Delay = 0.75>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign_read, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:320]   --->   Operation 146 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln146 = or i64 %shl_ln, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:320]   --->   Operation 147 'or' 'or_ln146' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.75ns)   --->   "%br_ln320 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:320]   --->   Operation 148 'br' 'br_ln320' <Predicate = true> <Delay = 0.75>

State 17 <SV = 1> <Delay = 3.51>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln307 = zext i62 %select_ln307" [benchmarks/chstone/dfsin/src/softfloat.c:307]   --->   Operation 149 'zext' 'zext_ln307' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 150 [1/1] (0.96ns)   --->   "%icmp_ln67 = icmp_eq  i11 %expDiff_6, i11 0" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 150 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [1/1] (0.54ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %if.else.i, void %if.end46" [benchmarks/chstone/dfsin/src/softfloat-macros:67->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 151 'br' 'br_ln67' <Predicate = true> <Delay = 0.54>
ST_17 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %expDiff_6, i32 6, i32 10" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 152 'partselect' 'tmp_48' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_17 : Operation 153 [1/1] (0.82ns)   --->   "%icmp_ln71 = icmp_eq  i5 %tmp_48, i5 0" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 153 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %if.else5.i, void %if.then2.i" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 154 'br' 'br_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (1.35ns)   --->   "%z_18 = icmp_ne  i62 %select_ln307, i62 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 155 'icmp' 'z_18' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i1 %z_18" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 156 'zext' 'zext_ln77' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 0.00>
ST_17 : Operation 157 [1/1] (0.54ns)   --->   "%br_ln0 = br void %if.end46"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!icmp_ln67 & !icmp_ln71)> <Delay = 0.54>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i11 %expDiff_6" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 158 'zext' 'zext_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (1.31ns)   --->   "%lshr_ln73 = lshr i64 %zext_ln307, i64 %zext_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 159 'lshr' 'lshr_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.84ns)   --->   "%sub_ln73 = sub i6 0, i6 %trunc_ln290_1" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 160 'sub' 'sub_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln73_8 = zext i6 %sub_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 161 'zext' 'zext_ln73_8' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (1.31ns)   --->   "%shl_ln73 = shl i64 %zext_ln307, i64 %zext_ln73_8" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 162 'shl' 'shl_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (1.36ns)   --->   "%icmp_ln73 = icmp_ne  i64 %shl_ln73, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 163 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i64 %lshr_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 164 'trunc' 'trunc_ln73' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 165 'partselect' 'tmp' <Predicate = (!icmp_ln67 & icmp_ln71)> <Delay = 0.00>

State 18 <SV = 2> <Delay = 2.95>
ST_18 : Operation 166 [1/1] (0.14ns)   --->   "%or_ln73 = or i1 %trunc_ln73, i1 %icmp_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 166 'or' 'or_ln73' <Predicate = (icmp_ln299 & !icmp_ln67 & icmp_ln71)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 167 [1/1] (0.00ns)   --->   "%z = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp, i1 %or_ln73" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 167 'bitconcatenate' 'z' <Predicate = (icmp_ln299 & !icmp_ln67 & icmp_ln71)> <Delay = 0.00>
ST_18 : Operation 168 [1/1] (0.54ns)   --->   "%br_ln74 = br void %if.end46" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:311]   --->   Operation 168 'br' 'br_ln74' <Predicate = (icmp_ln299 & !icmp_ln67 & icmp_ln71)> <Delay = 0.54>
ST_18 : Operation 169 [1/1] (0.00ns)   --->   "%bSig_11 = phi i64 %zext_ln289_2, void %if.then2.i50, i64 %zext_ln289_2, void %if.else5.i53, i64 %z, void %if.then2.i, i64 %zext_ln77, void %if.else5.i, i64 %zext_ln307, void %if.end9, i64 %zext_ln289_2, void %if.end23"   --->   Operation 169 'phi' 'bSig_11' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "%aSig_12 = phi i64 %z_19, void %if.then2.i50, i64 %zext_ln77_3, void %if.else5.i53, i64 %zext_ln289, void %if.then2.i, i64 %zext_ln289, void %if.else5.i, i64 %zext_ln289, void %if.end9, i64 %zext_ln322, void %if.end23"   --->   Operation 170 'phi' 'aSig_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "%zExp_4 = phi i11 %bExp, void %if.then2.i50, i11 %bExp, void %if.else5.i53, i11 %aExp, void %if.then2.i, i11 %aExp, void %if.else5.i, i11 %aExp, void %if.end9, i11 %bExp, void %if.end23"   --->   Operation 171 'phi' 'zExp_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln289_4 = zext i11 %zExp_4" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 172 'zext' 'zext_ln289_4' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node zSig_7)   --->   "%aSig_13 = or i64 %aSig_12, i64 2305843009213693952" [benchmarks/chstone/dfsin/src/softfloat.c:345]   --->   Operation 173 'or' 'aSig_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (1.36ns) (out node of the LUT)   --->   "%zSig_7 = add i64 %aSig_13, i64 %bSig_11" [benchmarks/chstone/dfsin/src/softfloat.c:346]   --->   Operation 174 'add' 'zSig_7' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node zSig_8)   --->   "%zSig_6 = shl i64 %zSig_7, i64 1" [benchmarks/chstone/dfsin/src/softfloat.c:346]   --->   Operation 175 'shl' 'zSig_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 176 [1/1] (0.96ns)   --->   "%zExp_6 = add i12 %zext_ln289_4, i12 4095" [benchmarks/chstone/dfsin/src/softfloat.c:347]   --->   Operation 176 'add' 'zExp_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %zSig_7, i32 62" [benchmarks/chstone/dfsin/src/softfloat.c:348]   --->   Operation 177 'bitselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 178 [1/1] (0.36ns)   --->   "%zExp_7 = select i1 %tmp_50, i12 %zext_ln289_4, i12 %zExp_6" [benchmarks/chstone/dfsin/src/softfloat.c:348]   --->   Operation 178 'select' 'zExp_7' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 179 [1/1] (0.43ns) (out node of the LUT)   --->   "%zSig_8 = select i1 %tmp_50, i64 %zSig_7, i64 %zSig_6" [benchmarks/chstone/dfsin/src/softfloat.c:348]   --->   Operation 179 'select' 'zSig_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.46ns)   --->   "%br_ln348 = br void %roundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:348]   --->   Operation 180 'br' 'br_ln348' <Predicate = true> <Delay = 0.46>

State 19 <SV = 3> <Delay = 3.27>
ST_19 : Operation 181 [1/1] (0.00ns)   --->   "%zExp = phi i12 %zExp_7, void %if.end46, i12 %zext_ln288, void %if.end42"   --->   Operation 181 'phi' 'zExp' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 182 [1/1] (0.00ns)   --->   "%zSig_9 = phi i64 %zSig_8, void %if.end46, i64 %zSig, void %if.end42"   --->   Operation 182 'phi' 'zSig_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln289 = trunc i12 %zExp" [benchmarks/chstone/dfsin/src/softfloat.c:289]   --->   Operation 183 'trunc' 'trunc_ln289' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%roundBits = trunc i64 %zSig_9" [benchmarks/chstone/dfsin/src/softfloat.c:203->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 184 'trunc' 'roundBits' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.99ns)   --->   "%icmp_ln204 = icmp_ugt  i12 %zExp, i12 2044" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 185 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 186 [1/1] (0.46ns)   --->   "%br_ln204 = br i1 %icmp_ln204, void %if.end41.i, void %if.then18.i" [benchmarks/chstone/dfsin/src/softfloat.c:204->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 186 'br' 'br_ln204' <Predicate = true> <Delay = 0.46>
ST_19 : Operation 187 [1/1] (0.99ns)   --->   "%icmp_ln206 = icmp_sgt  i12 %zExp, i12 2045" [benchmarks/chstone/dfsin/src/softfloat.c:206->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 187 'icmp' 'icmp_ln206' <Predicate = (icmp_ln204)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln206, void %lor.lhs.false.i, void %if.then26.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 188 'br' 'br_ln207' <Predicate = (icmp_ln204)> <Delay = 0.00>
ST_19 : Operation 189 [1/1] (0.99ns)   --->   "%icmp_ln207 = icmp_eq  i12 %zExp, i12 2045" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 189 'icmp' 'icmp_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 190 [1/1] (1.36ns)   --->   "%add_ln207 = add i64 %zSig_9, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 190 'add' 'add_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln207, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 191 'bitselect' 'tmp_51' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_19 : Operation 192 [1/1] (0.14ns)   --->   "%and_ln207 = and i1 %icmp_ln207, i1 %tmp_51" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 192 'and' 'and_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %and_ln207, void %if.end29.i, void %if.then26.i" [benchmarks/chstone/dfsin/src/softfloat.c:207->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 193 'br' 'br_ln207' <Predicate = (icmp_ln204 & !icmp_ln206)> <Delay = 0.00>
ST_19 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %zExp, i32 11" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 194 'bitselect' 'tmp_52' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.00>
ST_19 : Operation 195 [1/1] (0.46ns)   --->   "%br_ln212 = br i1 %tmp_52, void %if.end41.i, void %if.then31.i" [benchmarks/chstone/dfsin/src/softfloat.c:212->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 195 'br' 'br_ln212' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207)> <Delay = 0.46>
ST_19 : Operation 196 [1/1] (0.99ns)   --->   "%sub_ln217 = sub i12 0, i12 %zExp" [benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 196 'sub' 'sub_ln217' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %sub_ln217, i32 6, i32 7" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 197 'partselect' 'tmp_53' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52)> <Delay = 0.00>
ST_19 : Operation 198 [1/1] (0.62ns)   --->   "%icmp_ln71_4 = icmp_eq  i2 %tmp_53, i2 1" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 198 'icmp' 'icmp_ln71_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71_4, void %if.then2.i.i, void %if.else5.i.i" [benchmarks/chstone/dfsin/src/softfloat-macros:71->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 199 'br' 'br_ln71' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52)> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln73_11 = zext i12 %sub_ln217" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 200 'zext' 'zext_ln73_11' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 201 [1/1] (1.30ns)   --->   "%lshr_ln73_4 = lshr i64 %zSig_9, i64 %zext_ln73_11" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 201 'lshr' 'lshr_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln73_12 = zext i6 %trunc_ln289" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 202 'zext' 'zext_ln73_12' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 203 [1/1] (1.30ns)   --->   "%shl_ln73_4 = shl i64 %zSig_9, i64 %zext_ln73_12" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 203 'shl' 'shl_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 1.30> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 204 [1/1] (1.36ns)   --->   "%icmp_ln73_4 = icmp_ne  i64 %shl_ln73_4, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 204 'icmp' 'icmp_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln73_4 = trunc i64 %lshr_ln73_4" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 205 'trunc' 'trunc_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.14ns)   --->   "%or_ln73_4 = or i1 %trunc_ln73_4, i1 %icmp_ln73_4" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 206 'or' 'or_ln73_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln73_4, i32 1, i32 63" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 207 'partselect' 'tmp_1' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%z_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %tmp_1, i1 %or_ln73_4" [benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 208 'bitconcatenate' 'z_22' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.46ns)   --->   "%br_ln74 = br void %shift64RightJamming.exit.i" [benchmarks/chstone/dfsin/src/softfloat-macros:74->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 209 'br' 'br_ln74' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & !icmp_ln71_4)> <Delay = 0.46>
ST_19 : Operation 210 [1/1] (1.36ns)   --->   "%z_21 = icmp_ne  i64 %zSig_9, i64 0" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 210 'icmp' 'z_21' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & icmp_ln71_4)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln77_4 = zext i1 %z_21" [benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 211 'zext' 'zext_ln77_4' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & icmp_ln71_4)> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.46ns)   --->   "%br_ln0 = br void %shift64RightJamming.exit.i"   --->   Operation 212 'br' 'br_ln0' <Predicate = (icmp_ln204 & !icmp_ln206 & !and_ln207 & tmp_52 & icmp_ln71_4)> <Delay = 0.46>

State 20 <SV = 4> <Delay = 3.41>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%z_23 = phi i64 %z_22, void %if.then2.i.i, i64 %zext_ln77_4, void %if.else5.i.i"   --->   Operation 213 'phi' 'z_23' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%roundBits_7 = trunc i64 %z_23" [benchmarks/chstone/dfsin/src/softfloat.c:219->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 214 'trunc' 'roundBits_7' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.00>
ST_20 : Operation 215 [1/1] (0.93ns)   --->   "%icmp_ln220 = icmp_eq  i10 %roundBits_7, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 215 'icmp' 'icmp_ln220' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node select_ln220)   --->   "%or_ln69_11 = or i32 %float_exception_flags_load, i32 4" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:221->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 216 'or' 'or_ln69_11' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.14ns)   --->   "%xor_ln220 = xor i1 %icmp_ln220, i1 1" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 217 'xor' 'xor_ln220' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln220 = select i1 %icmp_ln220, i32 %float_exception_flags_load, i32 %or_ln69_11" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 218 'select' 'select_ln220' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (0.46ns)   --->   "%br_ln222 = br void %if.end41.i" [benchmarks/chstone/dfsin/src/softfloat.c:222->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 219 'br' 'br_ln222' <Predicate = (icmp_ln204 & tmp_52)> <Delay = 0.46>
ST_20 : Operation 220 [1/1] (0.00ns)   --->   "%empty_35 = phi i64 %z_23, void %shift64RightJamming.exit.i, i64 %zSig_9, void %if.end29.i, i64 %zSig_9, void %roundAndPack"   --->   Operation 220 'phi' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%roundBits_8 = phi i10 %roundBits_7, void %shift64RightJamming.exit.i, i10 %roundBits, void %if.end29.i, i10 %roundBits, void %roundAndPack"   --->   Operation 221 'phi' 'roundBits_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (0.93ns)   --->   "%icmp_ln224 = icmp_ne  i10 %roundBits_8, i10 0" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 222 'icmp' 'icmp_ln224' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [1/1] (1.36ns)   --->   "%add_ln226 = add i64 %empty_35, i64 512" [benchmarks/chstone/dfsin/src/softfloat.c:226->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 223 'add' 'add_ln226' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%trunc_ln = partselect i54 @_ssdm_op_PartSelect.i54.i64.i32.i32, i64 %add_ln226, i32 10, i32 63" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 224 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.93ns)   --->   "%icmp_ln227 = icmp_eq  i10 %roundBits_8, i10 512" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 225 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%zext_ln227 = zext i1 %icmp_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 226 'zext' 'zext_ln227' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%xor_ln227 = xor i2 %zext_ln227, i2 3" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 227 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln227)   --->   "%sext_ln227 = sext i2 %xor_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 228 'sext' 'sext_ln227' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (0.37ns) (out node of the LUT)   --->   "%and_ln227 = and i54 %trunc_ln, i54 %sext_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 229 'and' 'and_ln227' <Predicate = true> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 5> <Delay = 3.44>
ST_21 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node or_ln224)   --->   "%float_exception_flags_flag_4 = phi i1 %xor_ln220, void %shift64RightJamming.exit.i, i1 0, void %if.end29.i, i1 0, void %roundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 230 'phi' 'float_exception_flags_flag_4' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns)   --->   "%float_exception_flags_loc_1 = phi i32 %select_ln220, void %shift64RightJamming.exit.i, i32 %float_exception_flags_load, void %if.end29.i, i32 %float_exception_flags_load, void %roundAndPack" [benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 231 'phi' 'float_exception_flags_loc_1' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%zExp_assign_8 = phi i12 0, void %shift64RightJamming.exit.i, i12 %zExp, void %if.end29.i, i12 %zExp, void %roundAndPack"   --->   Operation 232 'phi' 'zExp_assign_8' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln224 = or i1 %float_exception_flags_flag_4, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 233 'or' 'or_ln224' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln224 = trunc i32 %float_exception_flags_loc_1" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 234 'trunc' 'trunc_ln224' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.14ns)   --->   "%or_ln224_5 = or i1 %trunc_ln224, i1 %icmp_ln224" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 235 'or' 'or_ln224_5' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %float_exception_flags_loc_1, i32 1, i32 31" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 236 'partselect' 'tmp_2' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln224_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_2, i1 %or_ln224_5" [benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 237 'bitconcatenate' 'or_ln224_4' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (1.32ns)   --->   "%icmp_ln228 = icmp_eq  i54 %and_ln227, i54 0" [benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 238 'icmp' 'icmp_ln228' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 1.32> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%select_ln146 = select i1 %icmp_ln228, i12 0, i12 %zExp_assign_8" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 239 'select' 'select_ln146' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%shl_ln146_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i12.i52, i12 %select_ln146, i52 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 240 'bitconcatenate' 'shl_ln146_3' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node add_ln146)   --->   "%or_ln146_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i9.i54, i1 %zSign_read, i9 0, i54 %and_ln227" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 241 'bitconcatenate' 'or_ln146_s' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (1.36ns) (out node of the LUT)   --->   "%add_ln146 = add i64 %shl_ln146_3, i64 %or_ln146_s" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 242 'add' 'add_ln146' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 243 [1/1] (0.75ns)   --->   "%br_ln230 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 243 'br' 'br_ln230' <Predicate = (icmp_ln299 & !icmp_ln301 & !icmp_ln206 & !and_ln207) | (icmp_ln299 & !icmp_ln301 & !icmp_ln204) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & tmp_47 & !icmp_ln316 & !icmp_ln204) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln206 & !and_ln207) | (!icmp_ln299 & !tmp_47 & aExp != 2047 & aExp != 0 & !icmp_ln204)> <Delay = 0.75>
ST_21 : Operation 244 [1/1] (0.00ns)   --->   "%float_exception_flags_flag_6 = phi i1 0, void %if.then6, i1 %or_ln121, void %if.then7, i1 %or_ln121, void %cond.false.i, i1 1, void %if.then26.i, i1 %or_ln224, void %if.end41.i, i1 0, void %if.end21, i1 %or_ln121_6, void %if.then19, i1 %or_ln121_6, void %cond.false.i32, i1 0, void %if.then40, i1 0, void %if.then32, i1 %or_ln121_7, void %if.then35, i1 %or_ln121_7, void %cond.false.i78" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 244 'phi' 'float_exception_flags_flag_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 245 [1/1] (0.00ns)   --->   "%float_exception_flags_new_6 = phi i32 0, void %if.then6, i32 %or_ln69, void %if.then7, i32 %or_ln69, void %cond.false.i, i32 %or_ln69_10, void %if.then26.i, i32 %or_ln224_4, void %if.end41.i, i32 0, void %if.end21, i32 %or_ln69_8, void %if.then19, i32 %or_ln69_8, void %cond.false.i32, i32 0, void %if.then40, i32 0, void %if.then32, i32 %or_ln69_9, void %if.then35, i32 %or_ln69_9, void %cond.false.i78" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 245 'phi' 'float_exception_flags_new_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%retval_0 = phi i64 %a_read, void %if.then6, i64 %or_ln120, void %if.then7, i64 %select_ln123_14, void %cond.false.i, i64 %or_ln146_6, void %if.then26.i, i64 %add_ln146, void %if.end41.i, i64 %or_ln146, void %if.end21, i64 %or_ln120_6, void %if.then19, i64 %select_ln123_16, void %cond.false.i32, i64 %or_ln, void %if.then40, i64 %a_read, void %if.then32, i64 %or_ln120_7, void %if.then35, i64 %select_ln123_18, void %cond.false.i78" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 246 'phi' 'retval_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %float_exception_flags_flag_6, void %cleanup.new, void %mergeST" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 247 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 248 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %float_exception_flags_new_6, i32 %float_exception_flags" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 248 'store' 'store_ln69' <Predicate = (float_exception_flags_flag_6)> <Delay = 0.00>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln0 = br void %cleanup.new"   --->   Operation 249 'br' 'br_ln0' <Predicate = (float_exception_flags_flag_6)> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (0.00ns)   --->   "%ret_ln356 = ret i64 %retval_0" [benchmarks/chstone/dfsin/src/softfloat.c:356]   --->   Operation 250 'ret' 'ret_ln356' <Predicate = true> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.75>
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln69_10 = or i32 %float_exception_flags_load, i32 9" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:209->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 251 'or' 'or_ln69_10' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln146_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %zSign_read, i63 0" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 252 'bitconcatenate' 'shl_ln146_s' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 253 [1/1] (0.00ns)   --->   "%or_ln146_6 = or i64 %shl_ln146_s, i64 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 253 'or' 'or_ln146_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 254 [1/1] (0.75ns)   --->   "%br_ln210 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat.c:210->benchmarks/chstone/dfsin/src/softfloat.c:354]   --->   Operation 254 'br' 'br_ln210' <Predicate = true> <Delay = 0.75>

State 23 <SV = 1> <Delay = 0.00>

State 24 <SV = 2> <Delay = 0.00>

State 25 <SV = 3> <Delay = 0.00>

State 26 <SV = 4> <Delay = 2.69>
ST_26 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %a_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 255 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 256 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_32, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 256 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 257 [1/1] (1.35ns)   --->   "%icmp_ln100 = icmp_eq  i63 %and_ln, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 257 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 258 [1/1] (0.14ns)   --->   "%and_ln100 = and i1 %icmp_ln100, i1 %icmp_ln100_30" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 258 'and' 'and_ln100' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln87)   --->   "%shl_ln87 = shl i64 %b_read, i64 1" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 259 'shl' 'shl_ln87' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 260 [1/1] (1.36ns) (out node of the LUT)   --->   "%icmp_ln87 = icmp_ugt  i64 %shl_ln87, i64 18437736874454810624" [benchmarks/chstone/dfsin/src/softfloat-specialize:87->benchmarks/chstone/dfsin/src/softfloat-specialize:117->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 260 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %b_read, i32 51, i32 62" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 261 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 262 [1/1] (0.00ns)   --->   "%and_ln100_s = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i12.i51, i12 %tmp_33, i51 0" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 262 'bitconcatenate' 'and_ln100_s' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 263 [1/1] (1.35ns)   --->   "%icmp_ln100_31 = icmp_eq  i63 %and_ln100_s, i63 9218868437227405312" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 263 'icmp' 'icmp_ln100_31' <Predicate = true> <Delay = 1.35> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 264 [1/1] (0.14ns)   --->   "%and_ln100_18 = and i1 %icmp_ln100_31, i1 %icmp_ln100_32" [benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:118->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 264 'and' 'and_ln100_18' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%or_ln119 = or i64 %a_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:119->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 265 'or' 'or_ln119' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln120 = or i64 %b_read, i64 2251799813685248" [benchmarks/chstone/dfsin/src/softfloat-specialize:120->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 266 'or' 'or_ln120' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln69 = or i32 %float_exception_flags_load, i32 16" [benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat-specialize:122->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 267 'or' 'or_ln69' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 268 [1/1] (0.14ns)   --->   "%or_ln121 = or i1 %and_ln100, i1 %and_ln100_18" [benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 268 'or' 'or_ln121' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 269 [1/1] (0.75ns)   --->   "%br_ln123 = br i1 %and_ln100_18, void %cond.false.i, void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 269 'br' 'br_ln123' <Predicate = true> <Delay = 0.75>
ST_26 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln123_14)   --->   "%select_ln123 = select i1 %icmp_ln87, i64 %or_ln120, i64 %or_ln119" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 270 'select' 'select_ln123' <Predicate = (!and_ln100_18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 271 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln123_14 = select i1 %and_ln100, i64 %or_ln119, i64 %select_ln123" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 271 'select' 'select_ln123_14' <Predicate = (!and_ln100_18)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 272 [1/1] (0.75ns)   --->   "%br_ln123 = br void %cleanup" [benchmarks/chstone/dfsin/src/softfloat-specialize:123->benchmarks/chstone/dfsin/src/softfloat.c:304]   --->   Operation 272 'br' 'br_ln123' <Predicate = (!and_ln100_18)> <Delay = 0.75>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.330ns
The critical path consists of the following:
	wire read operation ('b') on port 'b' [6]  (0.000 ns)
	'sub' operation 12 bit ('expDiff', benchmarks/chstone/dfsin/src/softfloat.c:296) [16]  (0.965 ns)
	'add' operation 12 bit ('expDiff', benchmarks/chstone/dfsin/src/softfloat.c:323) [74]  (0.996 ns)
	'select' operation 12 bit ('expDiff', benchmarks/chstone/dfsin/src/softfloat.c:322) [78]  (0.369 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) with incoming values : ('or_ln121_7', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336) ('or_ln121_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) [280]  (0.755 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 2.699ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln100_37', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336) [45]  (1.358 ns)
	'and' operation 1 bit ('and_ln100_21', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:336) [47]  (0.148 ns)
	'or' operation 1 bit ('or_ln121_7', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336) [58]  (0.148 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) with incoming values : ('or_ln121_7', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336) ('or_ln121_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) [280]  (0.755 ns)
	blocking operation 0.29 ns on control path)

 <State 10>: 1.818ns
The critical path consists of the following:
	'add' operation 64 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:341) [67]  (1.358 ns)
	blocking operation 0.46 ns on control path)

 <State 11>: 3.371ns
The critical path consists of the following:
	'shl' operation 64 bit ('shl_ln73_3', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328) [95]  (1.317 ns)
	'icmp' operation 1 bit ('icmp_ln73_3', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328) [96]  (1.362 ns)
	'or' operation 1 bit ('or_ln73_3', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:328) [98]  (0.148 ns)
	blocking operation 0.544286 ns on control path)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 2.699ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln100_33', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319) [108]  (1.358 ns)
	'and' operation 1 bit ('and_ln100_19', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:319) [110]  (0.148 ns)
	'or' operation 1 bit ('or_ln121_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319) [121]  (0.148 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) with incoming values : ('or_ln121_7', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336) ('or_ln121_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) [280]  (0.755 ns)
	blocking operation 0.29 ns on control path)

 <State 16>: 0.755ns
The critical path consists of the following:
	'or' operation 64 bit ('or_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:320) [129]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) with incoming values : ('or_ln121_7', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336) ('or_ln121_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) [280]  (0.755 ns)

 <State 17>: 3.519ns
The critical path consists of the following:
	'sub' operation 6 bit ('sub_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311) [155]  (0.840 ns)
	'shl' operation 64 bit ('shl_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311) [157]  (1.317 ns)
	'icmp' operation 1 bit ('icmp_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311) [158]  (1.362 ns)

 <State 18>: 2.952ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln73', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311) [160]  (0.148 ns)
	multiplexor before 'phi' operation 64 bit ('z') with incoming values : ('zext_ln289_2', benchmarks/chstone/dfsin/src/softfloat.c:289) ('zext_ln307', benchmarks/chstone/dfsin/src/softfloat.c:307) ('zext_ln77', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:311) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311) [165]  (0.544 ns)
	'phi' operation 64 bit ('z') with incoming values : ('zext_ln289_2', benchmarks/chstone/dfsin/src/softfloat.c:289) ('zext_ln307', benchmarks/chstone/dfsin/src/softfloat.c:307) ('zext_ln77', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:311) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:311) [165]  (0.000 ns)
	'add' operation 64 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:346) [170]  (1.362 ns)
	'select' operation 64 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:348) [175]  (0.438 ns)
	blocking operation 0.46 ns on control path)

 <State 19>: 3.278ns
The critical path consists of the following:
	'phi' operation 12 bit ('zExp') with incoming values : ('zext_ln288', benchmarks/chstone/dfsin/src/softfloat.c:288) ('zExp', benchmarks/chstone/dfsin/src/softfloat.c:348) [178]  (0.000 ns)
	'shl' operation 64 bit ('shl_ln73_4', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354) [205]  (1.308 ns)
	'icmp' operation 1 bit ('icmp_ln73_4', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354) [206]  (1.362 ns)
	'or' operation 1 bit ('or_ln73_4', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354) [208]  (0.148 ns)
	blocking operation 0.46 ns on control path)

 <State 20>: 3.412ns
The critical path consists of the following:
	'phi' operation 64 bit ('z') with incoming values : ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354) ('zext_ln77_4', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354) [217]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln220', benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354) [219]  (0.933 ns)
	'select' operation 32 bit ('select_ln220', benchmarks/chstone/dfsin/src/softfloat.c:220->benchmarks/chstone/dfsin/src/softfloat.c:354) [222]  (0.286 ns)
	multiplexor before 'phi' operation 64 bit ('zSig') with incoming values : ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:341) ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:348) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354) ('zext_ln77_4', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354) [227]  (0.460 ns)
	'phi' operation 64 bit ('zSig') with incoming values : ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:341) ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:348) ('z', benchmarks/chstone/dfsin/src/softfloat-macros:73->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354) ('zext_ln77_4', benchmarks/chstone/dfsin/src/softfloat-macros:77->benchmarks/chstone/dfsin/src/softfloat.c:217->benchmarks/chstone/dfsin/src/softfloat.c:354) [227]  (0.000 ns)
	'add' operation 64 bit ('add_ln226', benchmarks/chstone/dfsin/src/softfloat.c:226->benchmarks/chstone/dfsin/src/softfloat.c:354) [236]  (1.362 ns)
	'and' operation 54 bit ('zSig', benchmarks/chstone/dfsin/src/softfloat.c:227->benchmarks/chstone/dfsin/src/softfloat.c:354) [242]  (0.370 ns)

 <State 21>: 3.440ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln228', benchmarks/chstone/dfsin/src/softfloat.c:228->benchmarks/chstone/dfsin/src/softfloat.c:354) [243]  (1.323 ns)
	'select' operation 12 bit ('select_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354) [244]  (0.000 ns)
	'add' operation 64 bit ('add_ln146', benchmarks/chstone/dfsin/src/softfloat.c:146->benchmarks/chstone/dfsin/src/softfloat.c:230->benchmarks/chstone/dfsin/src/softfloat.c:354) [247]  (1.362 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) with incoming values : ('or_ln121_7', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336) ('or_ln121_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) [280]  (0.755 ns)
	'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) with incoming values : ('or_ln121_7', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336) ('or_ln121_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) [280]  (0.000 ns)

 <State 22>: 0.755ns
The critical path consists of the following:
	'or' operation 32 bit ('or_ln69_10', benchmarks/chstone/dfsin/src/softfloat-specialize:69->benchmarks/chstone/dfsin/src/softfloat.c:209->benchmarks/chstone/dfsin/src/softfloat.c:354) [250]  (0.000 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) with incoming values : ('or_ln121_7', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336) ('or_ln121_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) [280]  (0.755 ns)

 <State 23>: 0.000ns
The critical path consists of the following:

 <State 24>: 0.000ns
The critical path consists of the following:

 <State 25>: 0.000ns
The critical path consists of the following:

 <State 26>: 2.699ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln100', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304) [260]  (1.358 ns)
	'and' operation 1 bit ('and_ln100', benchmarks/chstone/dfsin/src/softfloat-specialize:100->benchmarks/chstone/dfsin/src/softfloat-specialize:116->benchmarks/chstone/dfsin/src/softfloat.c:304) [262]  (0.148 ns)
	'or' operation 1 bit ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) [273]  (0.148 ns)
	multiplexor before 'phi' operation 1 bit ('float_exception_flags_flag_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) with incoming values : ('or_ln121_7', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:336) ('or_ln121_6', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:319) ('or_ln224', benchmarks/chstone/dfsin/src/softfloat.c:224->benchmarks/chstone/dfsin/src/softfloat.c:354) ('or_ln121', benchmarks/chstone/dfsin/src/softfloat-specialize:121->benchmarks/chstone/dfsin/src/softfloat.c:304) [280]  (0.755 ns)
	blocking operation 0.29 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
