library ieee;
use ieee.std_logic_1164.all;

entity TP1a is
	port(
			A: in std_logic_vector(1 downto 0);
			y: out std_logic);
end TP1a;


architecture arch of TP1a is
begin
	y <= A(0) and A(1);
end arch;
