Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,37
design__inferred_latch__count,0
design__instance__count,23878
design__instance__area,145804
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,46
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,665
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0009063094039447606
power__switching__total,0.0003861389122903347
power__leakage__total,1.678009766692412e-07
power__total,0.001292616012506187
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.183812
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.183812
timing__hold__ws__corner:nom_tt_025C_1v80,0.297174
timing__setup__ws__corner:nom_tt_025C_1v80,56.49649
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.297174
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,61.960358
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,401
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,665
design__max_cap_violation__count__corner:nom_ss_100C_1v60,9
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.30578
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.30578
timing__hold__ws__corner:nom_ss_100C_1v60,0.825793
timing__setup__ws__corner:nom_ss_100C_1v60,22.671457
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.825793
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,22.671457
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,665
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.131003
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.131003
timing__hold__ws__corner:nom_ff_n40C_1v95,0.108571
timing__setup__ws__corner:nom_ff_n40C_1v95,57.778702
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108571
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,76.548859
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,505
design__max_fanout_violation__count,665
design__max_cap_violation__count,16
clock__skew__worst_hold,0.325165
clock__skew__worst_setup,0.123765
timing__hold__ws,0.108483
timing__setup__ws,22.052902
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108483
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,22.052902
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 800.0 400.0
design__core__bbox,5.52 10.88 794.42 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,713
design__die__area,320000
design__core__area,298267
design__instance__count__stdcell,23878
design__instance__area__stdcell,145804
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.488835
design__instance__utilization__stdcell,0.488835
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,711
design__io__hpwl,72217860
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,454594
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1306
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,12666
route__net__special,2
route__drc_errors__iter:1,9433
route__wirelength__iter:1,577817
route__drc_errors__iter:2,3673
route__wirelength__iter:2,573979
route__drc_errors__iter:3,3237
route__wirelength__iter:3,571867
route__drc_errors__iter:4,496
route__wirelength__iter:4,571469
route__drc_errors__iter:5,42
route__wirelength__iter:5,571326
route__drc_errors__iter:6,20
route__wirelength__iter:6,571305
route__drc_errors__iter:7,0
route__wirelength__iter:7,571297
route__drc_errors,0
route__wirelength,571297
route__vias,102866
route__vias__singlecut,102866
route__vias__multicut,0
design__disconnected_pin__count,294
design__critical_disconnected_pin__count,0
route__wirelength__max,941.19
timing__unannotated_net__count__corner:nom_tt_025C_1v80,487
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,487
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,487
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,31
design__max_fanout_violation__count__corner:min_tt_025C_1v80,665
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.173992
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.173992
timing__hold__ws__corner:min_tt_025C_1v80,0.29818
timing__setup__ws__corner:min_tt_025C_1v80,56.548504
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.29818
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,62.334702
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,487
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,291
design__max_fanout_violation__count__corner:min_ss_100C_1v60,665
design__max_cap_violation__count__corner:min_ss_100C_1v60,5
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.286975
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.286975
timing__hold__ws__corner:min_ss_100C_1v60,0.822858
timing__setup__ws__corner:min_ss_100C_1v60,23.296282
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.822858
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,23.296282
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,487
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,3
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,665
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.123765
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.123765
timing__hold__ws__corner:min_ff_n40C_1v95,0.109237
timing__setup__ws__corner:min_ff_n40C_1v95,57.81205
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109237
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,76.789833
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,487
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,65
design__max_fanout_violation__count__corner:max_tt_025C_1v80,665
design__max_cap_violation__count__corner:max_tt_025C_1v80,6
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.194782
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.194782
timing__hold__ws__corner:max_tt_025C_1v80,0.297086
timing__setup__ws__corner:max_tt_025C_1v80,56.422913
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.297086
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,61.589306
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,487
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,505
design__max_fanout_violation__count__corner:max_ss_100C_1v60,665
design__max_cap_violation__count__corner:max_ss_100C_1v60,16
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.325165
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.325165
timing__hold__ws__corner:max_ss_100C_1v60,0.831178
timing__setup__ws__corner:max_ss_100C_1v60,22.052902
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.831178
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,22.052902
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,487
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,665
design__max_cap_violation__count__corner:max_ff_n40C_1v95,6
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.139251
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.139251
timing__hold__ws__corner:max_ff_n40C_1v95,0.108483
timing__setup__ws__corner:max_ff_n40C_1v95,57.730461
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.108483
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,76.302162
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,487
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,487
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000704377
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000715997
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000882617
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000715997
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000008909999999999999395635351395750234360093600116670131683349609375
ir__drop__worst,0.00007040000000000000359053065057679532401380129158496856689453125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
