

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Sun Mar 24 17:32:44 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol1_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  14.00 ns|  12.968 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|      345|  0.350 us|  4.830 us|   26|  346|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_sqrt_fixed_32_32_s_fu_170  |sqrt_fixed_32_32_s  |        3|        3|  42.000 ns|  42.000 ns|    1|    1|      yes|
        +-------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       24|      344|    3 ~ 43|          -|          -|     8|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     235|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    6|    1404|    2078|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     454|    -|
|Register         |        -|    -|     204|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    6|    1608|    2767|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   ~0|      ~0|       2|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |mul_32s_32s_32_1_1_U2          |mul_32s_32s_32_1_1          |        0|   3|    0|    21|    0|
    |mul_32s_32s_32_1_1_U3          |mul_32s_32s_32_1_1          |        0|   3|    0|    21|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U5  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32ns_32ns_32_36_seq_1_U6  |sdiv_32ns_32ns_32_36_seq_1  |        0|   0|  394|   238|    0|
    |sdiv_32s_32ns_32_36_seq_1_U4   |sdiv_32s_32ns_32_36_seq_1   |        0|   0|  394|   238|    0|
    |grp_sqrt_fixed_32_32_s_fu_170  |sqrt_fixed_32_32_s          |        0|   0|  222|  1322|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+
    |Total                          |                            |        0|   6| 1404|  2078|    0|
    +-------------------------------+----------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_196_p2    |         +|   0|  0|  13|           4|           1|
    |grp_fu_270_p0        |         +|   0|  0|  39|          32|          32|
    |grp_fu_281_p0        |         -|   0|  0|  39|          32|          32|
    |sub_ln23_fu_299_p2   |         -|   0|  0|  39|           1|          32|
    |sub_ln32_fu_288_p2   |         -|   0|  0|  39|           1|          32|
    |xf_V_fu_220_p2       |         -|   0|  0|  39|          32|          32|
    |icmp_ln21_fu_239_p2  |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln8_fu_190_p2   |      icmp|   0|  0|   9|           4|           5|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 235|         138|         198|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------+-----+-----------+-----+-----------+
    |     Name    | LUT | Input Size| Bits| Total Bits|
    +-------------+-----+-----------+-----+-----------+
    |X1_address0  |   17|          4|    3|         12|
    |X1_d0        |   17|          4|   32|        128|
    |X2_address0  |   17|          4|    3|         12|
    |X2_d0        |   17|          4|   32|        128|
    |ap_NS_fsm    |  377|         80|    1|         80|
    |i_fu_54      |    9|          2|    4|          8|
    +-------------+-----+-----------+-----+-----------+
    |Total        |  454|         98|   75|        368|
    +-------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln8_reg_328     |   4|   0|    4|          0|
    |ap_CS_fsm           |  79|   0|   79|          0|
    |i_fu_54             |   4|   0|    4|          0|
    |icmp_ln21_reg_369   |   1|   0|    1|          0|
    |p_Val2_s_reg_378    |  16|   0|   16|          0|
    |temp_A_reg_355      |  32|   0|   32|          0|
    |temp_B_reg_348      |  32|   0|   32|          0|
    |tmp_reg_365         |   1|   0|    1|          0|
    |trunc_ln13_reg_360  |  31|   0|   31|          0|
    |zext_ln8_reg_314    |   4|   0|   64|         60|
    +--------------------+----+----+-----+-----------+
    |Total               | 204|   0|  264|         60|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_address0         |  out|    3|   ap_memory|             A|         array|
|A_ce0              |  out|    1|   ap_memory|             A|         array|
|A_q0               |   in|   32|   ap_memory|             A|         array|
|B_address0         |  out|    3|   ap_memory|             B|         array|
|B_ce0              |  out|    1|   ap_memory|             B|         array|
|B_q0               |   in|   32|   ap_memory|             B|         array|
|C_address0         |  out|    3|   ap_memory|             C|         array|
|C_ce0              |  out|    1|   ap_memory|             C|         array|
|C_q0               |   in|   32|   ap_memory|             C|         array|
|X1_address0        |  out|    3|   ap_memory|            X1|         array|
|X1_ce0             |  out|    1|   ap_memory|            X1|         array|
|X1_we0             |  out|    1|   ap_memory|            X1|         array|
|X1_d0              |  out|   32|   ap_memory|            X1|         array|
|X2_address0        |  out|    3|   ap_memory|            X2|         array|
|X2_ce0             |  out|    1|   ap_memory|            X2|         array|
|X2_we0             |  out|    1|   ap_memory|            X2|         array|
|X2_d0              |  out|   32|   ap_memory|            X2|         array|
|D_address0         |  out|    3|   ap_memory|             D|         array|
|D_ce0              |  out|    1|   ap_memory|             D|         array|
|D_we0              |  out|    1|   ap_memory|             D|         array|
|D_d0               |  out|   32|   ap_memory|             D|         array|
+-------------------+-----+-----+------------+--------------+--------------+

