Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-25_23-57-29/06-yosys-synthesis/tt_um_felixfeierabend.nl.v'…
Linking design 'tt_um_felixfeierabend' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _1535_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.006820    0.232445    1.228506    1.228506 v _1535_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[8] (net)
                      0.232445    0.000000    1.228506 v _1353_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172442    0.447906    1.676412 v _1353_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0169_ (net)
                      0.172442    0.000000    1.676412 v _1535_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.676412   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132503    0.382503   library hold time
                                              0.382503   data required time
---------------------------------------------------------------------------------------------
                                              0.382503   data required time
                                             -1.676412   data arrival time
---------------------------------------------------------------------------------------------
                                              1.293908   slack (MET)


Startpoint: _1537_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.006968    0.234765    1.230555    1.230555 v _1537_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[10] (net)
                      0.234765    0.000000    1.230555 v _1355_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172446    0.448609    1.679165 v _1355_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0171_ (net)
                      0.172446    0.000000    1.679165 v _1537_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.679165   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132503    0.382503   library hold time
                                              0.382503   data required time
---------------------------------------------------------------------------------------------
                                              0.382503   data required time
                                             -1.679165   data arrival time
---------------------------------------------------------------------------------------------
                                              1.296662   slack (MET)


Startpoint: _1536_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007089    0.236662    1.232231    1.232231 v _1536_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[9] (net)
                      0.236662    0.000000    1.232231 v _1354_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172449    0.449185    1.681416 v _1354_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.172449    0.000000    1.681416 v _1536_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.681416   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132502    0.382502   library hold time
                                              0.382502   data required time
---------------------------------------------------------------------------------------------
                                              0.382502   data required time
                                             -1.681416   data arrival time
---------------------------------------------------------------------------------------------
                                              1.298914   slack (MET)


Startpoint: _1534_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007120    0.237148    1.232660    1.232660 v _1534_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[7] (net)
                      0.237148    0.000000    1.232660 v _1352_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172450    0.449332    1.681992 v _1352_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0168_ (net)
                      0.172450    0.000000    1.681992 v _1534_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.681992   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132502    0.382502   library hold time
                                              0.382502   data required time
---------------------------------------------------------------------------------------------
                                              0.382502   data required time
                                             -1.681992   data arrival time
---------------------------------------------------------------------------------------------
                                              1.299490   slack (MET)


Startpoint: _1533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007382    0.241256    1.236288    1.236288 v _1533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[6] (net)
                      0.241256    0.000000    1.236288 v _1351_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.172488    0.450683    1.686971 v _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0167_ (net)
                      0.172488    0.000000    1.686971 v _1533_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.686971   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.132495    0.382495   library hold time
                                              0.382495   data required time
---------------------------------------------------------------------------------------------
                                              0.382495   data required time
                                             -1.686971   data arrival time
---------------------------------------------------------------------------------------------
                                              1.304476   slack (MET)


Startpoint: _1529_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.015361    0.359777    1.329956    1.329956 v _1529_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[2] (net)
                      0.359777    0.000000    1.329956 v _0707_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005098    0.262483    0.233201    1.563156 ^ _0707_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0234_ (net)
                      0.262483    0.000000    1.563156 ^ _1341_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002378    0.159098    0.149100    1.712256 v _1341_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0163_ (net)
                      0.159098    0.000000    1.712256 v _1529_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.712256   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.134990    0.384990   library hold time
                                              0.384990   data required time
---------------------------------------------------------------------------------------------
                                              0.384990   data required time
                                             -1.712256   data arrival time
---------------------------------------------------------------------------------------------
                                              1.327266   slack (MET)


Startpoint: _1530_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.015735    0.365274    1.334197    1.334197 v _1530_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[3] (net)
                      0.365274    0.000000    1.334197 v _0706_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.005098    0.263639    0.234562    1.568759 ^ _0706_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0233_ (net)
                      0.263639    0.000000    1.568759 ^ _1344_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002378    0.159350    0.149179    1.717937 v _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0164_ (net)
                      0.159350    0.000000    1.717937 v _1530_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.717937   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.134943    0.384943   library hold time
                                              0.384943   data required time
---------------------------------------------------------------------------------------------
                                              0.384943   data required time
                                             -1.717937   data arrival time
---------------------------------------------------------------------------------------------
                                              1.332994   slack (MET)


Startpoint: _1532_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     3    0.013601    0.333909    1.309998    1.309998 v _1532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[5] (net)
                      0.333909    0.000000    1.309998 v _1349_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004900    0.333428    0.296870    1.606867 ^ _1349_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0207_ (net)
                      0.333428    0.000000    1.606867 ^ _1350_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.206927    0.207128    1.813996 v _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0166_ (net)
                      0.206927    0.000000    1.813996 v _1532_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.813996   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.126077    0.376077   library hold time
                                              0.376077   data required time
---------------------------------------------------------------------------------------------
                                              0.376077   data required time
                                             -1.813996   data arrival time
---------------------------------------------------------------------------------------------
                                              1.437919   slack (MET)


Startpoint: _1527_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.025052    0.503757    1.433777    1.433777 v _1527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[0] (net)
                      0.503757    0.000000    1.433777 v _1335_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.351073    0.377165    1.810941 ^ _1335_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0161_ (net)
                      0.351073    0.000000    1.810941 ^ _1527_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.810941   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.051219    0.301219   library hold time
                                              0.301219   data required time
---------------------------------------------------------------------------------------------
                                              0.301219   data required time
                                             -1.810941   data arrival time
---------------------------------------------------------------------------------------------
                                              1.509722   slack (MET)


Startpoint: _1531_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     4    0.021432    0.449438    1.397104    1.397104 v _1531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[4] (net)
                      0.449438    0.000000    1.397104 v _1345_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004900    0.351719    0.333035    1.730139 ^ _1345_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0204_ (net)
                      0.351719    0.000000    1.730139 ^ _1347_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.211409    0.208596    1.938735 v _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0165_ (net)
                      0.211409    0.000000    1.938735 v _1531_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.938735   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.125242    0.375242   library hold time
                                              0.375242   data required time
---------------------------------------------------------------------------------------------
                                              0.375242   data required time
                                             -1.938735   data arrival time
---------------------------------------------------------------------------------------------
                                              1.563493   slack (MET)


Startpoint: _1528_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     5    0.024275    0.492098    1.425905    1.425905 v _1528_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[1] (net)
                      0.492098    0.000000    1.425905 v _1336_/A2 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     1    0.004900    0.358474    0.346389    1.772295 ^ _1336_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _0198_ (net)
                      0.358474    0.000000    1.772295 ^ _1338_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.213063    0.209138    1.981433 v _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0162_ (net)
                      0.213063    0.000000    1.981433 v _1528_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              1.981433   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.124933    0.374933   library hold time
                                              0.374933   data required time
---------------------------------------------------------------------------------------------
                                              0.374933   data required time
                                             -1.981433   data arrival time
---------------------------------------------------------------------------------------------
                                              1.606500   slack (MET)


Startpoint: _1533_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
     2    0.007382    0.330552    1.415740    1.415740 ^ _1533_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaler.counter[6] (net)
                      0.330552    0.000000    1.415740 ^ _1330_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004657    0.223358    0.205986    1.621726 v _1330_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _0193_ (net)
                      0.223358    0.000000    1.621726 v _1332_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.012586    0.842330    0.573768    2.195494 ^ _1332_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0195_ (net)
                      0.842330    0.000000    2.195494 ^ _1357_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    0.282244    0.183355    2.378849 v _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0172_ (net)
                      0.282244    0.000000    2.378849 v _1538_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              2.378849   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _1538_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                  0.107418    0.357419   library hold time
                                              0.357419   data required time
---------------------------------------------------------------------------------------------
                                              0.357419   data required time
                                             -2.378849   data arrival time
---------------------------------------------------------------------------------------------
                                              2.021430   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1341_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002378    1.320183    0.948055   14.125017 ^ _1341_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0163_ (net)
                      1.320183    0.000000   14.125017 ^ _1529_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.125017   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.555773   19.194229   library setup time
                                             19.194229   data required time
---------------------------------------------------------------------------------------------
                                             19.194229   data required time
                                            -14.125017   data arrival time
---------------------------------------------------------------------------------------------
                                              5.069212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1530_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1344_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002378    1.320183    0.948055   14.125017 ^ _1344_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0164_ (net)
                      1.320183    0.000000   14.125017 ^ _1530_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.125017   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1530_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.555773   19.194229   library setup time
                                             19.194229   data required time
---------------------------------------------------------------------------------------------
                                             19.194229   data required time
                                            -14.125017   data arrival time
---------------------------------------------------------------------------------------------
                                              5.069212   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1528_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1338_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.473267    0.479495   13.656457 ^ _1338_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0162_ (net)
                      0.473267    0.000000   13.656457 ^ _1528_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.656457   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1528_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505269   19.244732   library setup time
                                             19.244732   data required time
---------------------------------------------------------------------------------------------
                                             19.244732   data required time
                                            -13.656457   data arrival time
---------------------------------------------------------------------------------------------
                                              5.588276   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1531_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1347_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.473267    0.479495   13.656457 ^ _1347_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0165_ (net)
                      0.473267    0.000000   13.656457 ^ _1531_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.656457   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505269   19.244732   library setup time
                                             19.244732   data required time
---------------------------------------------------------------------------------------------
                                             19.244732   data required time
                                            -13.656457   data arrival time
---------------------------------------------------------------------------------------------
                                              5.588276   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1532_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1350_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.473267    0.479495   13.656457 ^ _1350_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0166_ (net)
                      0.473267    0.000000   13.656457 ^ _1532_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.656457   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.505269   19.244732   library setup time
                                             19.244732   data required time
---------------------------------------------------------------------------------------------
                                             19.244732   data required time
                                            -13.656457   data arrival time
---------------------------------------------------------------------------------------------
                                              5.588276   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _1527_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1335_/A2 (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.002378    0.482142    0.441346   13.618308 ^ _1335_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _0161_ (net)
                      0.482142    0.000000   13.618308 ^ _1527_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             13.618308   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.506642   19.243359   library setup time
                                             19.243359   data required time
---------------------------------------------------------------------------------------------
                                             19.243359   data required time
                                            -13.618308   data arrival time
---------------------------------------------------------------------------------------------
                                              5.625051   slack (MET)


Startpoint: _1538_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _1538_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _1538_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
   171    0.566500   15.881569   10.109200   10.109200 ^ _1538_/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                                         clk_scaled (net)
                     15.881569    0.000000   10.109200 ^ _1356_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     1    0.004067    2.638350   -0.028280   10.080920 v _1356_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _0208_ (net)
                      2.638350    0.000000   10.080920 v _1357_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.002378    1.434020    0.780056   10.860976 ^ _1357_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _0172_ (net)
                      1.434020    0.000000   10.860976 ^ _1538_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             10.860976   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1538_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.557541   19.192459   library setup time
                                             19.192459   data required time
---------------------------------------------------------------------------------------------
                                             19.192459   data required time
                                            -10.860976   data arrival time
---------------------------------------------------------------------------------------------
                                              8.331483   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1533_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1351_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1351_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0167_ (net)
                      0.189002    0.000000    5.752623 v _1533_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1533_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1534_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1352_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1352_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0168_ (net)
                      0.189002    0.000000    5.752623 v _1534_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1534_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1535_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1353_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1353_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0169_ (net)
                      0.189002    0.000000    5.752623 v _1535_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1535_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1536_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1354_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1354_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0170_ (net)
                      0.189002    0.000000    5.752623 v _1536_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _1537_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     4    0.018739    0.614718    0.295743    4.295743 ^ ena (in)
                                                         ena (net)
                      0.614718    0.000000    4.295743 ^ _0705_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
    10    0.036247    1.070610    0.795112    5.090856 v _0705_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0232_ (net)
                      1.070610    0.000000    5.090856 v _1355_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.002378    0.189002    0.661767    5.752623 v _1355_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _0171_ (net)
                      0.189002    0.000000    5.752623 v _1537_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                              5.752623   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.473966   19.276035   library setup time
                                             19.276035   data required time
---------------------------------------------------------------------------------------------
                                             19.276035   data required time
                                             -5.752623   data arrival time
---------------------------------------------------------------------------------------------
                                             13.523413   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _1529_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    54    0.321794    9.109422    5.014093    9.014092 ^ rst_n (in)
                                                         rst_n (net)
                      9.109422    0.000000    9.014092 ^ _0704_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     9    0.037065    2.805315    1.750096   10.764189 v _0704_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                                                         _0231_ (net)
                      2.805315    0.000000   10.764189 v _1333_/A1 (gf180mcu_fd_sc_mcu7t5v0__or3_1)
     6    0.030295    0.879413    2.412773   13.176962 v _1333_/Z (gf180mcu_fd_sc_mcu7t5v0__or3_1)
                                                         _0196_ (net)
                      0.879413    0.000000   13.176962 v _1341_/A1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.002378    1.320183    0.948055   14.125017 ^ _1341_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                                                         _0163_ (net)
                      1.320183    0.000000   14.125017 ^ _1529_/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                             14.125017   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _1529_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)
                                 -0.555773   19.194229   library setup time
                                             19.194229   data required time
---------------------------------------------------------------------------------------------
                                             19.194229   data required time
                                            -14.125017   data arrival time
---------------------------------------------------------------------------------------------
                                              5.069212   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_1356_/A1                               3.000000   15.881569  -12.881568 (VIOLATED)
_1357_/A1                               3.000000   15.881569  -12.881568 (VIOLATED)
_1364_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1365_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1366_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1367_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1368_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1369_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1370_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1371_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1372_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1373_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1374_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1375_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1376_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1377_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1378_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1379_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1380_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1381_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1382_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1383_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1384_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1385_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1386_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1387_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1388_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1389_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1390_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1391_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1392_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1393_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1394_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1395_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1396_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1397_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1398_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1399_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1400_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1401_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1402_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1403_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1404_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1405_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1406_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1407_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1408_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1409_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1410_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1411_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1412_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1413_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1414_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1415_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1416_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1417_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1418_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1419_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1420_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1421_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1422_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1423_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1424_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1425_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1426_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1427_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1428_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1429_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1430_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1431_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1432_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1433_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1434_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1435_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1436_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1437_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1438_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1439_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1440_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1441_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1442_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1443_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1444_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1445_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1446_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1447_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1448_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1449_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1450_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1451_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1452_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1453_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1454_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1455_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1456_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1457_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1458_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1459_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1460_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1461_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1462_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1463_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1464_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1465_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1466_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1467_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1468_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1469_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1470_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1471_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1472_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1473_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1474_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1475_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1476_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1477_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1478_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1479_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1480_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1481_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1482_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1483_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1484_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1485_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1486_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1487_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1488_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1489_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1490_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1491_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1492_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1493_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1494_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1495_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1496_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1497_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1498_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1499_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1500_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1501_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1502_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1503_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1504_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1505_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1506_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1507_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1508_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1509_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1510_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1511_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1512_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1513_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1514_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1515_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1516_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1517_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1518_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1519_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1520_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1521_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1522_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1523_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1524_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1525_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1526_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1538_/Q                                3.000000   15.881569  -12.881568 (VIOLATED)
_1539_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1540_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1541_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1542_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1543_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
_1544_/CLK                              3.000000   15.881569  -12.881568 (VIOLATED)
rst_n                                   3.000000    9.109422   -6.109422 (VIOLATED)
_0704_/I                                3.000000    9.109422   -6.109422 (VIOLATED)
_0899_/A2                               3.000000    9.109422   -6.109422 (VIOLATED)
_0910_/A1                               3.000000    9.109422   -6.109422 (VIOLATED)
_0945_/A2                               3.000000    9.109422   -6.109422 (VIOLATED)
_0973_/A2                               3.000000    9.109422   -6.109422 (VIOLATED)
_1049_/A1                               3.000000    9.109422   -6.109422 (VIOLATED)
_1118_/A2                               3.000000    9.109422   -6.109422 (VIOLATED)
_1121_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1122_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1124_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1126_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1128_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1131_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1133_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1135_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1136_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1138_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1141_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1143_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1144_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1147_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1200_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1206_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1209_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1212_/B                                3.000000    9.109422   -6.109422 (VIOLATED)
_1215_/A1                               3.000000    9.109422   -6.109422 (VIOLATED)
_1356_/C                                3.000000    9.109422   -6.109422 (VIOLATED)
_1408_/D                                3.000000    9.109422   -6.109422 (VIOLATED)
_1440_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1441_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1442_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1443_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1444_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1445_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1446_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1447_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1448_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1449_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1450_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1451_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1452_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1453_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1454_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1455_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1456_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1457_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1458_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1459_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1460_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1461_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1462_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1463_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1464_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_1477_/RN                               3.000000    9.109422   -6.109422 (VIOLATED)
_0925_/ZN                               3.000000    6.554017   -3.554017 (VIOLATED)
_0926_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_0948_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_0975_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1011_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1026_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1028_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1038_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1051_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1053_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1055_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1057_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1059_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1062_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1064_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1066_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1068_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1070_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1074_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1076_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1103_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1156_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1158_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1160_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_1162_/A2                               3.000000    6.554017   -3.554017 (VIOLATED)
_0735_/ZN                               3.000000    6.380303   -3.380304 (VIOLATED)
_0736_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0737_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0739_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0740_/A1                               3.000000    6.380303   -3.380304 (VIOLATED)
_0743_/S                                3.000000    6.380303   -3.380304 (VIOLATED)
_0745_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0746_/A1                               3.000000    6.380303   -3.380304 (VIOLATED)
_0749_/S                                3.000000    6.380303   -3.380304 (VIOLATED)
_0751_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0752_/A1                               3.000000    6.380303   -3.380304 (VIOLATED)
_0754_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0755_/A1                               3.000000    6.380303   -3.380304 (VIOLATED)
_0758_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0759_/A1                               3.000000    6.380303   -3.380304 (VIOLATED)
_0761_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0762_/A1                               3.000000    6.380303   -3.380304 (VIOLATED)
_0764_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0765_/A1                               3.000000    6.380303   -3.380304 (VIOLATED)
_0768_/S                                3.000000    6.380303   -3.380304 (VIOLATED)
_0769_/A2                               3.000000    6.380303   -3.380304 (VIOLATED)
_0780_/ZN                               3.000000    5.233851   -2.233851 (VIOLATED)
_0781_/I                                3.000000    5.233851   -2.233851 (VIOLATED)
_0784_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0785_/A2                               3.000000    5.233851   -2.233851 (VIOLATED)
_0790_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0791_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0797_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0798_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0805_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0806_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0811_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0812_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0816_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0817_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0821_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0822_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0827_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0828_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0837_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_0841_/A1                               3.000000    5.233851   -2.233851 (VIOLATED)
_1282_/ZN                               3.000000    4.776743   -1.776744 (VIOLATED)
_1283_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1284_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1285_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1286_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1287_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1288_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1289_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1290_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1291_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1292_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1293_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_1294_/S                                3.000000    4.776743   -1.776744 (VIOLATED)
_0899_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1120_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1121_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1122_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1123_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1124_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1125_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1126_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1127_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1128_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1129_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1130_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1131_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1132_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1133_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1134_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1135_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1136_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1137_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1138_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1139_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1140_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1141_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1142_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1143_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1144_/A2                               3.000000    4.332657   -1.332658 (VIOLATED)
_1145_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1146_/A2                               3.000000    4.332657   -1.332658 (VIOLATED)
_1147_/A2                               3.000000    4.332657   -1.332658 (VIOLATED)
_1155_/A1                               3.000000    4.332657   -1.332658 (VIOLATED)
_1262_/I0                               3.000000    4.332657   -1.332658 (VIOLATED)
_1484_/Q                                3.000000    4.332657   -1.332658 (VIOLATED)
_1295_/ZN                               3.000000    3.850853   -0.850853 (VIOLATED)
_1296_/S                                3.000000    3.850853   -0.850853 (VIOLATED)
_1297_/S                                3.000000    3.850853   -0.850853 (VIOLATED)
_1298_/S                                3.000000    3.850853   -0.850853 (VIOLATED)
_1299_/S                                3.000000    3.850853   -0.850853 (VIOLATED)
_1300_/S                                3.000000    3.850853   -0.850853 (VIOLATED)
_1301_/S                                3.000000    3.850853   -0.850853 (VIOLATED)
_1302_/S                                3.000000    3.850853   -0.850853 (VIOLATED)
_1303_/A2                               3.000000    3.850853   -0.850853 (VIOLATED)
_1304_/A2                               3.000000    3.850853   -0.850853 (VIOLATED)
_1305_/A2                               3.000000    3.850853   -0.850853 (VIOLATED)
_1306_/A2                               3.000000    3.850853   -0.850853 (VIOLATED)
_1307_/A2                               3.000000    3.850853   -0.850853 (VIOLATED)
_1308_/A2                               3.000000    3.850853   -0.850853 (VIOLATED)
_1309_/A2                               3.000000    3.850853   -0.850853 (VIOLATED)
_1310_/A2                               3.000000    3.850853   -0.850853 (VIOLATED)
_1311_/S                                3.000000    3.850853   -0.850853 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_1538_/Q                                 10    171   -161 (VIOLATED)
rst_n                                    10     54    -44 (VIOLATED)
_1484_/Q                                 10     31    -21 (VIOLATED)
_0925_/ZN                                10     24    -14 (VIOLATED)
_0735_/ZN                                10     20    -10 (VIOLATED)
_0780_/ZN                                10     19     -9 (VIOLATED)
_1295_/ZN                                10     16     -6 (VIOLATED)
_0944_/ZN                                10     12     -2 (VIOLATED)
_1282_/ZN                                10     12     -2 (VIOLATED)
_1366_/Q                                 10     12     -2 (VIOLATED)
_1367_/Q                                 10     12     -2 (VIOLATED)
_1436_/Q                                 10     11        (VIOLATED)
_1439_/Q                                 10     11        (VIOLATED)
_1523_/Q                                 10     11        (VIOLATED)
_1525_/Q                                 10     11        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
_1538_/Q                                0.200000    0.566500   -0.366500 (VIOLATED)
rst_n                                   0.200000    0.321794   -0.121794 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 906 unannotated drivers.
 clk
 ena
 rst_n
 ui_in[0]
 ui_in[1]
 ui_in[2]
 ui_in[3]
 ui_in[4]
 ui_in[5]
 ui_in[6]
 ui_in[7]
 uio_in[0]
 uio_in[1]
 uio_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
 _0682_/ZN
 _0683_/ZN
 _0684_/ZN
 _0685_/ZN
 _0686_/ZN
 _0687_/ZN
 _0688_/ZN
 _0689_/ZN
 _0690_/ZN
 _0691_/ZN
 _0692_/ZN
 _0693_/ZN
 _0694_/ZN
 _0695_/ZN
 _0696_/ZN
 _0697_/ZN
 _0698_/ZN
 _0699_/ZN
 _0700_/ZN
 _0701_/ZN
 _0702_/ZN
 _0703_/ZN
 _0704_/ZN
 _0705_/ZN
 _0706_/ZN
 _0707_/ZN
 _0708_/ZN
 _0709_/ZN
 _0710_/ZN
 _0711_/ZN
 _0712_/ZN
 _0713_/ZN
 _0714_/ZN
 _0715_/ZN
 _0716_/ZN
 _0717_/ZN
 _0718_/ZN
 _0719_/ZN
 _0720_/ZN
 _0721_/ZN
 _0722_/ZN
 _0723_/ZN
 _0724_/ZN
 _0725_/ZN
 _0726_/ZN
 _0727_/ZN
 _0728_/Z
 _0729_/Z
 _0730_/ZN
 _0731_/Z
 _0732_/Z
 _0733_/Z
 _0734_/ZN
 _0735_/ZN
 _0736_/ZN
 _0737_/ZN
 _0738_/Z
 _0739_/ZN
 _0740_/ZN
 _0741_/ZN
 _0742_/ZN
 _0743_/Z
 _0744_/Z
 _0745_/ZN
 _0746_/ZN
 _0747_/ZN
 _0748_/ZN
 _0749_/Z
 _0750_/Z
 _0751_/ZN
 _0752_/ZN
 _0753_/ZN
 _0754_/ZN
 _0755_/ZN
 _0756_/ZN
 _0757_/Z
 _0758_/ZN
 _0759_/ZN
 _0760_/Z
 _0761_/ZN
 _0762_/ZN
 _0763_/Z
 _0764_/ZN
 _0765_/ZN
 _0766_/ZN
 _0767_/ZN
 _0768_/Z
 _0769_/ZN
 _0770_/ZN
 _0771_/ZN
 _0772_/ZN
 _0773_/Z
 _0774_/Z
 _0775_/ZN
 _0776_/Z
 _0777_/Z
 _0778_/Z
 _0779_/ZN
 _0780_/ZN
 _0781_/ZN
 _0782_/ZN
 _0783_/Z
 _0784_/ZN
 _0785_/ZN
 _0786_/Z
 _0787_/ZN
 _0788_/ZN
 _0789_/Z
 _0790_/ZN
 _0791_/ZN
 _0792_/ZN
 _0793_/Z
 _0794_/Z
 _0795_/ZN
 _0796_/Z
 _0797_/ZN
 _0798_/ZN
 _0799_/ZN
 _0800_/ZN
 _0801_/ZN
 _0802_/Z
 _0803_/ZN
 _0804_/ZN
 _0805_/ZN
 _0806_/ZN
 _0807_/Z
 _0808_/ZN
 _0809_/Z
 _0810_/Z
 _0811_/ZN
 _0812_/ZN
 _0813_/Z
 _0814_/ZN
 _0815_/Z
 _0816_/ZN
 _0817_/ZN
 _0818_/ZN
 _0819_/Z
 _0820_/Z
 _0821_/ZN
 _0822_/ZN
 _0823_/ZN
 _0824_/Z
 _0825_/ZN
 _0826_/ZN
 _0827_/ZN
 _0828_/ZN
 _0829_/ZN
 _0830_/Z
 _0831_/ZN
 _0832_/Z
 _0833_/ZN
 _0834_/Z
 _0835_/ZN
 _0836_/Z
 _0837_/ZN
 _0838_/ZN
 _0839_/ZN
 _0840_/ZN
 _0841_/ZN
 _0842_/Z
 _0843_/ZN
 _0844_/ZN
 _0845_/ZN
 _0846_/ZN
 _0847_/ZN
 _0848_/Z
 _0849_/ZN
 _0850_/ZN
 _0851_/ZN
 _0852_/ZN
 _0853_/ZN
 _0854_/ZN
 _0855_/Z
 _0856_/ZN
 _0857_/ZN
 _0858_/Z
 _0859_/ZN
 _0860_/ZN
 _0861_/ZN
 _0862_/ZN
 _0863_/ZN
 _0864_/Z
 _0865_/ZN
 _0866_/Z
 _0867_/ZN
 _0868_/Z
 _0869_/ZN
 _0870_/ZN
 _0871_/Z
 _0872_/ZN
 _0873_/ZN
 _0874_/ZN
 _0875_/ZN
 _0876_/Z
 _0877_/ZN
 _0878_/ZN
 _0879_/ZN
 _0880_/ZN
 _0881_/ZN
 _0882_/Z
 _0883_/ZN
 _0884_/ZN
 _0885_/Z
 _0886_/ZN
 _0887_/ZN
 _0888_/Z
 _0889_/ZN
 _0890_/ZN
 _0891_/ZN
 _0892_/Z
 _0893_/ZN
 _0894_/ZN
 _0895_/ZN
 _0896_/ZN
 _0897_/Z
 _0898_/ZN
 _0899_/ZN
 _0900_/Z
 _0901_/ZN
 _0902_/ZN
 _0903_/ZN
 _0904_/ZN
 _0905_/ZN
 _0906_/ZN
 _0907_/ZN
 _0908_/ZN
 _0909_/ZN
 _0910_/ZN
 _0911_/ZN
 _0912_/ZN
 _0913_/Z
 _0914_/ZN
 _0915_/ZN
 _0916_/Z
 _0917_/ZN
 _0918_/ZN
 _0919_/Z
 _0920_/ZN
 _0921_/ZN
 _0922_/ZN
 _0923_/Z
 _0924_/Z
 _0925_/ZN
 _0926_/ZN
 _0927_/ZN
 _0928_/ZN
 _0929_/ZN
 _0930_/ZN
 _0931_/Z
 _0932_/ZN
 _0933_/ZN
 _0934_/ZN
 _0935_/ZN
 _0936_/ZN
 _0937_/ZN
 _0938_/ZN
 _0939_/ZN
 _0940_/ZN
 _0941_/ZN
 _0942_/Z
 _0943_/ZN
 _0944_/ZN
 _0945_/ZN
 _0946_/ZN
 _0947_/ZN
 _0948_/ZN
 _0949_/ZN
 _0950_/ZN
 _0951_/ZN
 _0952_/ZN
 _0953_/ZN
 _0954_/ZN
 _0955_/Z
 _0956_/Z
 _0957_/ZN
 _0958_/Z
 _0959_/ZN
 _0960_/ZN
 _0961_/Z
 _0962_/ZN
 _0963_/ZN
 _0964_/ZN
 _0965_/Z
 _0966_/ZN
 _0967_/ZN
 _0968_/Z
 _0969_/ZN
 _0970_/ZN
 _0971_/ZN
 _0972_/Z
 _0973_/ZN
 _0974_/ZN
 _0975_/ZN
 _0976_/ZN
 _0977_/Z
 _0978_/ZN
 _0979_/ZN
 _0980_/ZN
 _0981_/Z
 _0982_/ZN
 _0983_/ZN
 _0984_/ZN
 _0985_/ZN
 _0986_/ZN
 _0987_/ZN
 _0988_/ZN
 _0989_/ZN
 _0990_/ZN
 _0991_/ZN
 _0992_/ZN
 _0993_/Z
 _0994_/ZN
 _0995_/ZN
 _0996_/ZN
 _0997_/ZN
 _0998_/ZN
 _0999_/ZN
 _1000_/ZN
 _1001_/ZN
 _1002_/ZN
 _1003_/ZN
 _1004_/ZN
 _1005_/Z
 _1006_/ZN
 _1007_/Z
 _1008_/ZN
 _1009_/ZN
 _1010_/ZN
 _1011_/ZN
 _1012_/ZN
 _1013_/ZN
 _1014_/ZN
 _1015_/ZN
 _1016_/Z
 _1017_/Z
 _1018_/ZN
 _1019_/Z
 _1020_/ZN
 _1021_/Z
 _1022_/ZN
 _1023_/ZN
 _1024_/ZN
 _1025_/Z
 _1026_/ZN
 _1027_/ZN
 _1028_/ZN
 _1029_/ZN
 _1030_/ZN
 _1031_/ZN
 _1032_/ZN
 _1033_/ZN
 _1034_/ZN
 _1035_/ZN
 _1036_/ZN
 _1037_/ZN
 _1038_/ZN
 _1039_/ZN
 _1040_/ZN
 _1041_/ZN
 _1042_/ZN
 _1043_/ZN
 _1044_/Z
 _1045_/ZN
 _1046_/ZN
 _1047_/ZN
 _1048_/Z
 _1049_/Z
 _1050_/Z
 _1051_/ZN
 _1052_/ZN
 _1053_/ZN
 _1054_/ZN
 _1055_/ZN
 _1056_/ZN
 _1057_/ZN
 _1058_/ZN
 _1059_/ZN
 _1060_/ZN
 _1061_/Z
 _1062_/ZN
 _1063_/ZN
 _1064_/ZN
 _1065_/ZN
 _1066_/ZN
 _1067_/ZN
 _1068_/ZN
 _1069_/ZN
 _1070_/ZN
 _1071_/ZN
 _1072_/ZN
 _1073_/Z
 _1074_/ZN
 _1075_/ZN
 _1076_/ZN
 _1077_/Z
 _1078_/Z
 _1079_/Z
 _1080_/ZN
 _1081_/Z
 _1082_/ZN
 _1083_/ZN
 _1084_/Z
 _1085_/Z
 _1086_/ZN
 _1087_/Z
 _1088_/Z
 _1089_/ZN
 _1090_/Z
 _1091_/ZN
 _1092_/ZN
 _1093_/ZN
 _1094_/Z
 _1095_/Z
 _1096_/ZN
 _1097_/ZN
 _1098_/Z
 _1099_/ZN
 _1100_/Z
 _1101_/ZN
 _1102_/ZN
 _1103_/ZN
 _1104_/ZN
 _1105_/ZN
 _1106_/ZN
 _1107_/Z
 _1108_/Z
 _1109_/Z
 _1110_/ZN
 _1111_/Z
 _1112_/Z
 _1113_/ZN
 _1114_/ZN
 _1115_/ZN
 _1116_/ZN
 _1117_/Z
 _1118_/ZN
 _1119_/ZN
 _1120_/ZN
 _1121_/ZN
 _1122_/ZN
 _1123_/ZN
 _1124_/ZN
 _1125_/ZN
 _1126_/ZN
 _1127_/ZN
 _1128_/ZN
 _1129_/ZN
 _1130_/ZN
 _1131_/ZN
 _1132_/ZN
 _1133_/ZN
 _1134_/ZN
 _1135_/ZN
 _1136_/ZN
 _1137_/ZN
 _1138_/ZN
 _1139_/ZN
 _1140_/ZN
 _1141_/ZN
 _1142_/ZN
 _1143_/ZN
 _1144_/ZN
 _1145_/ZN
 _1146_/ZN
 _1147_/ZN
 _1148_/ZN
 _1149_/Z
 _1150_/ZN
 _1151_/ZN
 _1152_/ZN
 _1153_/Z
 _1154_/Z
 _1155_/Z
 _1156_/ZN
 _1157_/ZN
 _1158_/ZN
 _1159_/ZN
 _1160_/ZN
 _1161_/ZN
 _1162_/ZN
 _1163_/ZN
 _1164_/ZN
 _1165_/ZN
 _1166_/ZN
 _1167_/ZN
 _1168_/ZN
 _1169_/ZN
 _1170_/Z
 _1171_/Z
 _1172_/Z
 _1173_/ZN
 _1174_/ZN
 _1175_/ZN
 _1176_/ZN
 _1177_/Z
 _1178_/ZN
 _1179_/ZN
 _1180_/ZN
 _1181_/ZN
 _1182_/ZN
 _1183_/Z
 _1184_/ZN
 _1185_/ZN
 _1186_/ZN
 _1187_/Z
 _1188_/ZN
 _1189_/ZN
 _1190_/ZN
 _1191_/Z
 _1192_/ZN
 _1193_/ZN
 _1194_/ZN
 _1195_/Z
 _1196_/ZN
 _1197_/ZN
 _1198_/ZN
 _1199_/ZN
 _1200_/ZN
 _1201_/ZN
 _1202_/ZN
 _1203_/Z
 _1204_/ZN
 _1205_/Z
 _1206_/ZN
 _1207_/ZN
 _1208_/Z
 _1209_/ZN
 _1210_/ZN
 _1211_/ZN
 _1212_/ZN
 _1213_/ZN
 _1214_/ZN
 _1215_/ZN
 _1216_/ZN
 _1217_/Z
 _1218_/ZN
 _1219_/ZN
 _1220_/ZN
 _1221_/ZN
 _1222_/ZN
 _1223_/ZN
 _1224_/ZN
 _1225_/ZN
 _1226_/ZN
 _1227_/Z
 _1228_/Z
 _1229_/ZN
 _1230_/ZN
 _1231_/ZN
 _1232_/ZN
 _1233_/ZN
 _1234_/ZN
 _1235_/ZN
 _1236_/ZN
 _1237_/ZN
 _1238_/Z
 _1239_/ZN
 _1240_/ZN
 _1241_/ZN
 _1242_/ZN
 _1243_/ZN
 _1244_/ZN
 _1245_/Z
 _1246_/Z
 _1247_/ZN
 _1248_/ZN
 _1249_/ZN
 _1250_/ZN
 _1251_/ZN
 _1252_/Z
 _1253_/ZN
 _1254_/ZN
 _1255_/ZN
 _1256_/Z
 _1257_/ZN
 _1258_/ZN
 _1259_/ZN
 _1260_/ZN
 _1261_/Z
 _1262_/Z
 _1263_/Z
 _1264_/Z
 _1265_/ZN
 _1266_/ZN
 _1267_/Z
 _1268_/Z
 _1269_/Z
 _1270_/Z
 _1271_/ZN
 _1272_/ZN
 _1273_/Z
 _1274_/Z
 _1275_/Z
 _1276_/Z
 _1277_/ZN
 _1278_/Z
 _1279_/Z
 _1280_/Z
 _1281_/Z
 _1282_/ZN
 _1283_/Z
 _1284_/Z
 _1285_/Z
 _1286_/Z
 _1287_/Z
 _1288_/Z
 _1289_/Z
 _1290_/Z
 _1291_/Z
 _1292_/Z
 _1293_/Z
 _1294_/Z
 _1295_/ZN
 _1296_/Z
 _1297_/Z
 _1298_/Z
 _1299_/Z
 _1300_/Z
 _1301_/Z
 _1302_/Z
 _1303_/ZN
 _1304_/ZN
 _1305_/ZN
 _1306_/ZN
 _1307_/ZN
 _1308_/ZN
 _1309_/ZN
 _1310_/ZN
 _1311_/Z
 _1312_/Z
 _1313_/ZN
 _1314_/ZN
 _1315_/ZN
 _1316_/Z
 _1317_/ZN
 _1318_/ZN
 _1319_/ZN
 _1320_/ZN
 _1321_/ZN
 _1322_/ZN
 _1323_/Z
 _1324_/ZN
 _1325_/ZN
 _1326_/ZN
 _1327_/ZN
 _1328_/ZN
 _1329_/ZN
 _1330_/ZN
 _1331_/ZN
 _1332_/ZN
 _1333_/Z
 _1334_/ZN
 _1335_/ZN
 _1336_/ZN
 _1337_/ZN
 _1338_/ZN
 _1339_/ZN
 _1340_/Z
 _1341_/ZN
 _1342_/ZN
 _1343_/Z
 _1344_/ZN
 _1345_/ZN
 _1346_/ZN
 _1347_/ZN
 _1348_/ZN
 _1349_/ZN
 _1350_/ZN
 _1351_/Z
 _1352_/Z
 _1353_/Z
 _1354_/Z
 _1355_/Z
 _1356_/ZN
 _1357_/ZN
 _1358_/Z
 _1359_/Z
 _1360_/Z
 _1361_/Z
 _1362_/Z
 _1363_/ZN
 _1364_/Q
 _1365_/Q
 _1366_/Q
 _1367_/Q
 _1368_/Q
 _1369_/Q
 _1370_/Q
 _1371_/Q
 _1372_/Q
 _1373_/Q
 _1374_/Q
 _1375_/Q
 _1376_/Q
 _1377_/Q
 _1378_/Q
 _1379_/Q
 _1380_/Q
 _1381_/Q
 _1382_/Q
 _1383_/Q
 _1384_/Q
 _1385_/Q
 _1386_/Q
 _1387_/Q
 _1388_/Q
 _1389_/Q
 _1390_/Q
 _1391_/Q
 _1392_/Q
 _1393_/Q
 _1394_/Q
 _1395_/Q
 _1396_/Q
 _1397_/Q
 _1398_/Q
 _1399_/Q
 _1400_/Q
 _1401_/Q
 _1402_/Q
 _1403_/Q
 _1404_/Q
 _1405_/Q
 _1406_/Q
 _1407_/Q
 _1408_/Q
 _1409_/Q
 _1410_/Q
 _1411_/Q
 _1412_/Q
 _1413_/Q
 _1414_/Q
 _1415_/Q
 _1416_/Q
 _1417_/Q
 _1418_/Q
 _1419_/Q
 _1420_/Q
 _1421_/Q
 _1422_/Q
 _1423_/Q
 _1424_/Q
 _1425_/Q
 _1426_/Q
 _1427_/Q
 _1428_/Q
 _1429_/Q
 _1430_/Q
 _1431_/Q
 _1432_/Q
 _1433_/Q
 _1434_/Q
 _1435_/Q
 _1436_/Q
 _1437_/Q
 _1438_/Q
 _1439_/Q
 _1440_/Q
 _1441_/Q
 _1442_/Q
 _1443_/Q
 _1444_/Q
 _1445_/Q
 _1446_/Q
 _1447_/Q
 _1448_/Q
 _1449_/Q
 _1450_/Q
 _1451_/Q
 _1452_/Q
 _1453_/Q
 _1454_/Q
 _1455_/Q
 _1456_/Q
 _1457_/Q
 _1458_/Q
 _1459_/Q
 _1460_/Q
 _1461_/Q
 _1462_/Q
 _1463_/Q
 _1464_/Q
 _1465_/Q
 _1466_/Q
 _1467_/Q
 _1468_/Q
 _1469_/Q
 _1470_/Q
 _1471_/Q
 _1472_/Q
 _1473_/Q
 _1474_/Q
 _1475_/Q
 _1476_/Q
 _1477_/Q
 _1478_/Q
 _1479_/Q
 _1480_/Q
 _1481_/Q
 _1482_/Q
 _1483_/Q
 _1484_/Q
 _1485_/Q
 _1486_/Q
 _1487_/Q
 _1488_/Q
 _1489_/Q
 _1490_/Q
 _1491_/Q
 _1492_/Q
 _1493_/Q
 _1494_/Q
 _1495_/Q
 _1496_/Q
 _1497_/Q
 _1498_/Q
 _1499_/Q
 _1500_/Q
 _1501_/Q
 _1502_/Q
 _1503_/Q
 _1504_/Q
 _1505_/Q
 _1506_/Q
 _1507_/Q
 _1508_/Q
 _1509_/Q
 _1510_/Q
 _1511_/Q
 _1512_/Q
 _1513_/Q
 _1514_/Q
 _1515_/Q
 _1516_/Q
 _1517_/Q
 _1518_/Q
 _1519_/Q
 _1520_/Q
 _1521_/Q
 _1522_/Q
 _1523_/Q
 _1524_/Q
 _1525_/Q
 _1526_/Q
 _1527_/Q
 _1528_/Q
 _1529_/Q
 _1530_/Q
 _1531_/Q
 _1532_/Q
 _1533_/Q
 _1534_/Q
 _1535_/Q
 _1536_/Q
 _1537_/Q
 _1538_/Q
 _1539_/Q
 _1540_/Q
 _1541_/Q
 _1542_/Q
 _1543_/Q
 _1544_/Q
 _1545_/Z
 _1546_/Z
 _1547_/Z
 _1548_/ZN
 _1549_/ZN
 _1550_/ZN
 _1551_/ZN
 _1552_/ZN
 _1553_/ZN
 _1554_/ZN
 _1555_/ZN
 _1556_/ZN
 _1557_/ZN
 _1558_/ZN
 _1559_/ZN
 _1560_/ZN
 _1561_/ZN
 _1562_/ZN
 _1563_/ZN
 _1564_/ZN
 _1565_/ZN
 _1566_/ZN
 _1567_/ZN
 _1568_/Z
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 355
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 355
max fanout violation count 15
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 15
max cap violation count 2
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 2
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 169 unclocked register/latch pins.
  _1364_/CLK
  _1365_/CLK
  _1366_/CLK
  _1367_/CLK
  _1368_/CLK
  _1369_/CLK
  _1370_/CLK
  _1371_/CLK
  _1372_/CLK
  _1373_/CLK
  _1374_/CLK
  _1375_/CLK
  _1376_/CLK
  _1377_/CLK
  _1378_/CLK
  _1379_/CLK
  _1380_/CLK
  _1381_/CLK
  _1382_/CLK
  _1383_/CLK
  _1384_/CLK
  _1385_/CLK
  _1386_/CLK
  _1387_/CLK
  _1388_/CLK
  _1389_/CLK
  _1390_/CLK
  _1391_/CLK
  _1392_/CLK
  _1393_/CLK
  _1394_/CLK
  _1395_/CLK
  _1396_/CLK
  _1397_/CLK
  _1398_/CLK
  _1399_/CLK
  _1400_/CLK
  _1401_/CLK
  _1402_/CLK
  _1403_/CLK
  _1404_/CLK
  _1405_/CLK
  _1406_/CLK
  _1407_/CLK
  _1408_/CLK
  _1409_/CLK
  _1410_/CLK
  _1411_/CLK
  _1412_/CLK
  _1413_/CLK
  _1414_/CLK
  _1415_/CLK
  _1416_/CLK
  _1417_/CLK
  _1418_/CLK
  _1419_/CLK
  _1420_/CLK
  _1421_/CLK
  _1422_/CLK
  _1423_/CLK
  _1424_/CLK
  _1425_/CLK
  _1426_/CLK
  _1427_/CLK
  _1428_/CLK
  _1429_/CLK
  _1430_/CLK
  _1431_/CLK
  _1432_/CLK
  _1433_/CLK
  _1434_/CLK
  _1435_/CLK
  _1436_/CLK
  _1437_/CLK
  _1438_/CLK
  _1439_/CLK
  _1440_/CLK
  _1441_/CLK
  _1442_/CLK
  _1443_/CLK
  _1444_/CLK
  _1445_/CLK
  _1446_/CLK
  _1447_/CLK
  _1448_/CLK
  _1449_/CLK
  _1450_/CLK
  _1451_/CLK
  _1452_/CLK
  _1453_/CLK
  _1454_/CLK
  _1455_/CLK
  _1456_/CLK
  _1457_/CLK
  _1458_/CLK
  _1459_/CLK
  _1460_/CLK
  _1461_/CLK
  _1462_/CLK
  _1463_/CLK
  _1464_/CLK
  _1465_/CLK
  _1466_/CLK
  _1467_/CLK
  _1468_/CLK
  _1469_/CLK
  _1470_/CLK
  _1471_/CLK
  _1472_/CLK
  _1473_/CLK
  _1474_/CLK
  _1475_/CLK
  _1476_/CLK
  _1477_/CLK
  _1478_/CLK
  _1479_/CLK
  _1480_/CLK
  _1481_/CLK
  _1482_/CLK
  _1483_/CLK
  _1484_/CLK
  _1485_/CLK
  _1486_/CLK
  _1487_/CLK
  _1488_/CLK
  _1489_/CLK
  _1490_/CLK
  _1491_/CLK
  _1492_/CLK
  _1493_/CLK
  _1494_/CLK
  _1495_/CLK
  _1496_/CLK
  _1497_/CLK
  _1498_/CLK
  _1499_/CLK
  _1500_/CLK
  _1501_/CLK
  _1502_/CLK
  _1503_/CLK
  _1504_/CLK
  _1505_/CLK
  _1506_/CLK
  _1507_/CLK
  _1508_/CLK
  _1509_/CLK
  _1510_/CLK
  _1511_/CLK
  _1512_/CLK
  _1513_/CLK
  _1514_/CLK
  _1515_/CLK
  _1516_/CLK
  _1517_/CLK
  _1518_/CLK
  _1519_/CLK
  _1520_/CLK
  _1521_/CLK
  _1522_/CLK
  _1523_/CLK
  _1524_/CLK
  _1525_/CLK
  _1526_/CLK
  _1539_/CLK
  _1540_/CLK
  _1541_/CLK
  _1542_/CLK
  _1543_/CLK
  _1544_/CLK
Warning: There are 193 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _1364_/D
  _1365_/D
  _1366_/D
  _1367_/D
  _1368_/D
  _1369_/D
  _1370_/D
  _1371_/D
  _1372_/D
  _1373_/D
  _1374_/D
  _1375_/D
  _1376_/D
  _1377_/D
  _1378_/D
  _1379_/D
  _1380_/D
  _1381_/D
  _1382_/D
  _1383_/D
  _1384_/D
  _1385_/D
  _1386_/D
  _1387_/D
  _1388_/D
  _1389_/D
  _1390_/D
  _1391_/D
  _1392_/D
  _1393_/D
  _1394_/D
  _1395_/D
  _1396_/D
  _1397_/D
  _1398_/D
  _1399_/D
  _1400_/D
  _1401_/D
  _1402_/D
  _1403_/D
  _1404_/D
  _1405_/D
  _1406_/D
  _1407_/D
  _1408_/D
  _1409_/D
  _1410_/D
  _1411_/D
  _1412_/D
  _1413_/D
  _1414_/D
  _1415_/D
  _1416_/D
  _1417_/D
  _1418_/D
  _1419_/D
  _1420_/D
  _1421_/D
  _1422_/D
  _1423_/D
  _1424_/D
  _1425_/D
  _1426_/D
  _1427_/D
  _1428_/D
  _1429_/D
  _1430_/D
  _1431_/D
  _1432_/D
  _1433_/D
  _1434_/D
  _1435_/D
  _1436_/D
  _1437_/D
  _1438_/D
  _1439_/D
  _1440_/D
  _1441_/D
  _1442_/D
  _1443_/D
  _1444_/D
  _1445_/D
  _1446_/D
  _1447_/D
  _1448_/D
  _1449_/D
  _1450_/D
  _1451_/D
  _1452_/D
  _1453_/D
  _1454_/D
  _1455_/D
  _1456_/D
  _1457_/D
  _1458_/D
  _1459_/D
  _1460_/D
  _1461_/D
  _1462_/D
  _1463_/D
  _1464_/D
  _1465_/D
  _1466_/D
  _1467_/D
  _1468_/D
  _1469_/D
  _1470_/D
  _1471_/D
  _1472_/D
  _1473_/D
  _1474_/D
  _1475_/D
  _1476_/D
  _1477_/D
  _1478_/D
  _1479_/D
  _1480_/D
  _1481_/D
  _1482_/D
  _1483_/D
  _1484_/D
  _1485_/D
  _1486_/D
  _1487_/D
  _1488_/D
  _1489_/D
  _1490_/D
  _1491_/D
  _1492_/D
  _1493_/D
  _1494_/D
  _1495_/D
  _1496_/D
  _1497_/D
  _1498_/D
  _1499_/D
  _1500_/D
  _1501_/D
  _1502_/D
  _1503_/D
  _1504_/D
  _1505_/D
  _1506_/D
  _1507_/D
  _1508_/D
  _1509_/D
  _1510_/D
  _1511_/D
  _1512_/D
  _1513_/D
  _1514_/D
  _1515_/D
  _1516_/D
  _1517_/D
  _1518_/D
  _1519_/D
  _1520_/D
  _1521_/D
  _1522_/D
  _1523_/D
  _1524_/D
  _1525_/D
  _1526_/D
  _1539_/D
  _1540_/D
  _1541_/D
  _1542_/D
  _1543_/D
  _1544_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           2.391968e-03 8.498424e-04 2.041542e-07 3.242015e-03  81.9%
Combinational        6.030892e-04 1.136834e-04 4.348207e-07 7.172073e-04  18.1%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.995058e-03 9.635260e-04 6.389745e-07 3.959223e-03 100.0%
                            75.6%        24.3%         0.0%
%OL_METRIC_F power__internal__total 0.0029950577300041914
%OL_METRIC_F power__switching__total 0.0009635259630158544
%OL_METRIC_F power__leakage__total 6.389745408341696e-7
%OL_METRIC_F power__total 0.003959222696721554

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 -0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.157957 source latency _1527_/CLK ^
-0.157957 target latency _1527_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.157957 source latency _1527_/CLK ^
-0.157957 target latency _1527_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 1.2939081283759801
nom_ss_125C_4v50: 1.2939081283759801
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 5.0692118604240894
nom_ss_125C_4v50: 5.0692118604240894
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 1.293908
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 8.331483
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.157957         network latency _1527_/CLK
        10.109200 network latency _1364_/CLK
---------------
0.157957 10.109200 latency
        9.951244 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
6.660716         network latency _1364_/CLK
        6.660716 network latency _1364_/CLK
---------------
6.660716 6.660716 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.097009         network latency _1527_/CLK
        0.097009 network latency _1527_/CLK
---------------
0.097009 0.097009 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 11.67 fmax = 85.70
%OL_END_REPORT
Writing SDF files for all corners…
