

================================================================
== Vitis HLS Report for 'compute_row_operations_Pipeline_VITIS_LOOP_31_5'
================================================================
* Date:           Sun Aug 10 20:37:55 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        krnl_row_operations
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        5|        5|  50.000 ns|  50.000 ns|    4|    4|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_5  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      22|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|      10|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      10|      67|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_116_p2              |         +|   0|  0|   9|           2|           1|
    |ap_block_pp0_stage0_01001_grp1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_110_p2             |      icmp|   0|  0|   9|           2|           2|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  22|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    2|          4|
    |gmem2_blk_n_R            |   9|          2|    1|          2|
    |i_fu_54                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    7|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_2_reg_197              |  2|   0|    2|          0|
    |i_fu_54                  |  2|   0|    2|          0|
    |syndrome_cache_1_fu_62   |  1|   0|    1|          0|
    |syndrome_cache_2_fu_66   |  1|   0|    1|          0|
    |syndrome_cache_fu_58     |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 10|   0|   10|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_31_5|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  compute_row_operations_Pipeline_VITIS_LOOP_31_5|  return value|
|m_axi_gmem2_0_AWVALID        |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWREADY        |   in|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWADDR         |  out|   64|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWID           |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWLEN          |  out|   32|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWSIZE         |  out|    3|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWBURST        |  out|    2|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWLOCK         |  out|    2|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWCACHE        |  out|    4|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWPROT         |  out|    3|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWQOS          |  out|    4|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWREGION       |  out|    4|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_AWUSER         |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_WVALID         |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_WREADY         |   in|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_WDATA          |  out|    8|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_WSTRB          |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_WLAST          |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_WID            |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_WUSER          |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARVALID        |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARREADY        |   in|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARADDR         |  out|   64|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARID           |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARLEN          |  out|   32|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARSIZE         |  out|    3|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARBURST        |  out|    2|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARLOCK         |  out|    2|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARCACHE        |  out|    4|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARPROT         |  out|    3|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARQOS          |  out|    4|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARREGION       |  out|    4|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_ARUSER         |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_RVALID         |   in|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_RREADY         |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_RDATA          |   in|    8|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_RLAST          |   in|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_RID            |   in|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_RFIFONUM       |   in|   11|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_RUSER          |   in|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_RRESP          |   in|    2|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_BVALID         |   in|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_BREADY         |  out|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_BRESP          |   in|    2|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_BID            |   in|    1|       m_axi|                                            gmem2|       pointer|
|m_axi_gmem2_0_BUSER          |   in|    1|       m_axi|                                            gmem2|       pointer|
|syndrome                     |   in|   64|     ap_none|                                         syndrome|        scalar|
|syndrome_cache_2_out         |  out|    1|      ap_vld|                             syndrome_cache_2_out|       pointer|
|syndrome_cache_2_out_ap_vld  |  out|    1|      ap_vld|                             syndrome_cache_2_out|       pointer|
|syndrome_cache_1_out         |  out|    1|      ap_vld|                             syndrome_cache_1_out|       pointer|
|syndrome_cache_1_out_ap_vld  |  out|    1|      ap_vld|                             syndrome_cache_1_out|       pointer|
|syndrome_cache_out           |  out|    1|      ap_vld|                               syndrome_cache_out|       pointer|
|syndrome_cache_out_ap_vld    |  out|    1|      ap_vld|                               syndrome_cache_out|       pointer|
+-----------------------------+-----+-----+------------+-------------------------------------------------+--------------+

