// Seed: 3722514125
module module_0 (
    input tri0 id_0,
    output wand id_1,
    input wand id_2,
    output tri0 id_3,
    input wand id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input supply0 id_8,
    input wor id_9,
    output wor id_10
);
  tri0 id_12 = 1;
  wire id_13;
endmodule
module module_1 (
    output wire  id_0,
    input  uwire id_1,
    input  wand  id_2,
    output tri1  id_3,
    output wor   id_4,
    input  wor   id_5
);
  wire id_7;
  assign id_3 = 1;
  module_0(
      id_5, id_4, id_5, id_0, id_5, id_2, id_1, id_1, id_2, id_5, id_3
  );
endmodule
