INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Single Port Ram/Single Port Ram.srcs/sources_1/new/Version1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Version1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Single Port Ram/Single Port Ram.srcs/sim_1/new/tb_Version1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Version1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Varada Govind/Documents/Coding/Verilog/Memories/Single Port Ram/Single Port Ram.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
