

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl8/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:8 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9e225bb090ddda21777dac22ba77b2c9  /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=CUDAStencilKernel.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/shoc/bin/Serial/CUDA/Stencil2D "
Parsing file _cuobjdump_complete_output_63DJHC
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_12
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: CUDAStencilKernel.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: CUDAStencilKernel.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcc0, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalRowiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalRowiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalRowiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalRowiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11ToGlobalColiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11ToGlobalColiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11ToGlobalColiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z11ToGlobalColiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9ToFlatIdxiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9ToFlatIdxiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9ToFlatIdxiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z9ToFlatIdxiii" from 0xc to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalRowiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalRowiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalRowiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalRowiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalRowiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ToGlobalColiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ToGlobalColiii'...
GPGPU-Sim PTX: reconvergence points for _Z11ToGlobalColiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ToGlobalColiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ToGlobalColiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z9ToFlatIdxiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9ToFlatIdxiii'...
GPGPU-Sim PTX: reconvergence points for _Z9ToFlatIdxiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9ToFlatIdxiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9ToFlatIdxiii'.
GPGPU-Sim PTX: allocating shared region for "sh_float" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x148 (_1.ptx:142) @%p1 bra $Lt_3_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:147) bra.uni $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:151) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIfEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a0 (_1.ptx:156) @!%p2 bra $Lt_3_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b8 (_1.ptx:194) @%p3 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:196) mov.u64 %rd1, sh_float;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2d8 (_1.ptx:199) @%p4 bra $Lt_3_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2e0 (_1.ptx:200) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3f0 (_1.ptx:237) @%p5 bra $Lt_3_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3f8 (_1.ptx:238) bra.uni $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x410 (_1.ptx:242) @%p6 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x418 (_1.ptx:243) @!%p2 bra $Lt_3_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x528 (_1.ptx:280) @%p7 bra $Lt_3_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:285) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x548 (_1.ptx:288) @%p8 bra $Lt_3_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x770 (_1.ptx:360) @%p9 bra $Lt_3_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x778 (_1.ptx:363) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "sh_double" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c0 (_1.ptx:392) @%p1 bra $Lt_4_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e0 (_1.ptx:397) bra.uni $Lt_4_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f0 (_1.ptx:401) ld.param.s32 %r11, [__cudaparm__Z13StencilKernelIdEvPT_S1_iiS0_S0_S0__nStripItems];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x818 (_1.ptx:406) @!%p2 bra $Lt_4_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x930 (_1.ptx:444) @%p3 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x938 (_1.ptx:446) mov.u64 %rd1, sh_double;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x950 (_1.ptx:449) @%p4 bra $Lt_4_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x958 (_1.ptx:450) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa68 (_1.ptx:487) @%p5 bra $Lt_4_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa70 (_1.ptx:488) bra.uni $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa88 (_1.ptx:492) @%p6 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xa90 (_1.ptx:493) @!%p2 bra $Lt_4_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xba0 (_1.ptx:530) @%p7 bra $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba8 (_1.ptx:535) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbc0 (_1.ptx:538) @%p8 bra $Lt_4_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xde8 (_1.ptx:610) @%p9 bra $Lt_4_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (_1.ptx:613) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_S1jMfA"
Running: cat _ptx_S1jMfA | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fuZZXy
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fuZZXy --output-file  /dev/null 2> _ptx_S1jMfAinfo"
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIdEvPT_S1_iiS0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' : regs=17, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_S1jMfA _ptx2_fuZZXy _ptx_S1jMfAinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ : hostFun 0x0x40fcb0, fat_cubin_handle = 1
Chose device: name='GPGPU-Sim_vGPGPU-Sim Simulator Version 3.2.2 ' index=0
Running single precision test

Performing stencil operation on host for later comparison with CUDA output
Depending on host capabilities, this may take a while.
Performing 1 warmup passes...
GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 30720 (ipc=61.4) sim_rate=4388 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:50:39 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(17,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 336928 (ipc=224.6) sim_rate=42116 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:50:40 2016
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 351104 (ipc=175.6) sim_rate=35110 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:50:42 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(7,0,0) tid=(0,63,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(2,0,0) tid=(0,63,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 517440 (ipc=172.5) sim_rate=47040 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:50:43 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(27,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(18,0,0) tid=(0,31,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(20,0,0) tid=(0,254,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 901502 (ipc=180.3) sim_rate=75125 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:50:44 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(54,0,0) tid=(0,47,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(50,0,0) tid=(0,59,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(48,0,0) tid=(0,24,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(51,0,0) tid=(0,147,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1328143 (ipc=204.3) sim_rate=102164 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:50:45 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(37,0,0) tid=(0,89,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(43,0,0) tid=(0,201,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(28,0,0) tid=(0,159,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(9,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(14,0,0) tid=(0,131,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 1812328 (ipc=226.5) sim_rate=129452 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:50:46 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(20,0,0) tid=(0,195,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(22,0,0) tid=(0,131,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(7,0,0) tid=(0,163,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,0,0) tid=(0,67,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 2238760 (ipc=248.8) sim_rate=149250 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:50:47 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(24,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(21,0,0) tid=(0,195,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(12,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(8,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(6,0,0) tid=(0,35,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2683144 (ipc=268.3) sim_rate=167696 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:50:48 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(20,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(16,0,0) tid=(0,131,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(1,0,0) tid=(0,35,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(8,0,0) tid=(0,195,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 3136936 (ipc=285.2) sim_rate=184525 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:50:49 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(27,0,0) tid=(0,99,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11180,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11181,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11260,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11261,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(23,0,0) tid=(0,163,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11385,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11386,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(37,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11624,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11625,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11666,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11667,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11689,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11690,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11690,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11691,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11694,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(11695,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(57,0,0) tid=(0,196,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (11806,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(11807,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11893,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11894,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11896,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11897,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11905,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11906,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11914,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11915,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(16,0,0) tid=(0,180,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (11988,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(11989,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3572414 (ipc=297.7) sim_rate=198467 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:50:50 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12061,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12062,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(7,1,0) tid=(0,116,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12123,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12124,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12143,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12144,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12198,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12199,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12317,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12318,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12331,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12332,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(23,0,0) tid=(0,237,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12388,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12389,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12411,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12412,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12466,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12467,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12486,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12487,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12524,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12525,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12559,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12560,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12565,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12566,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12619,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12620,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12628,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12629,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(61,0,0) tid=(0,220,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12741,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12742,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(61,0,0) tid=(0,240,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 3932673 (ipc=302.5) sim_rate=206982 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:50:51 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(15,1,0) tid=(0,28,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(23,1,0) tid=(0,88,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 4216337 (ipc=301.2) sim_rate=210816 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:50:52 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(44,0,0) tid=(0,13,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(43,0,0) tid=(0,65,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(36,0,0) tid=(0,76,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(30,0,0) tid=(0,192,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(44,0,0) tid=(0,78,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(33,0,0) tid=(0,26,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(32,0,0) tid=(0,58,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4823971 (ipc=321.6) sim_rate=229712 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:50:53 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(33,0,0) tid=(0,177,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(43,0,0) tid=(0,28,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(35,0,0) tid=(0,126,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(32,0,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 5287716 (ipc=330.5) sim_rate=240350 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:50:54 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16012,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(16013,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(23,1,0) tid=(0,210,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16127,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(16128,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(39,0,0) tid=(0,207,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16315,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(16316,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16329,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16330,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16330,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16331,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16459,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(16460,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16521,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16522,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(48,0,0) tid=(0,26,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16579,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(16580,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16723,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16731,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16782,0), 5 CTAs running
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(48,0,0) tid=(0,123,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5668748 (ipc=333.5) sim_rate=246467 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:50:55 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17023,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17029,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17037,0), 5 CTAs running
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(45,0,0) tid=(0,226,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (17110,0), 5 CTAs running
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(54,0,0) tid=(0,66,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(47,0,0) tid=(0,190,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(47,0,0) tid=(0,212,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(46,0,0) tid=(0,60,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(62,0,0) tid=(0,243,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 6234432 (ipc=346.4) sim_rate=259768 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:50:56 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(49,0,0) tid=(0,9,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(37,1,0) tid=(0,60,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(56,0,0) tid=(0,53,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (18719,0), 5 CTAs running
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(37,1,0) tid=(0,90,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (18903,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 6643093 (ipc=349.6) sim_rate=265723 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:50:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (19138,0), 4 CTAs running
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(47,0,0) tid=(0,124,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(47,0,0) tid=(0,183,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (19782,0), 4 CTAs running
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(8,1,0) tid=(0,72,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19926,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19940,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 6977355 (ipc=348.9) sim_rate=268359 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:50:58 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(61,0,0) tid=(0,186,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (20055,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20122,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (20130,0), 5 CTAs running
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(54,1,0) tid=(0,58,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20231,0), 5 CTAs running
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(2,1,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20490,0), 5 CTAs running
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(62,0,0) tid=(0,117,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (20596,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20699,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (20702,0), 4 CTAs running
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(19,1,0) tid=(0,131,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (20852,0), 4 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(62,0,0) tid=(0,158,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 7534132 (ipc=358.8) sim_rate=279041 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:50:59 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(5,1,0) tid=(0,76,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(10,1,0) tid=(0,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (21510,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (21568,0), 3 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(37,1,0) tid=(0,170,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(43,1,0) tid=(0,158,0)
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 7928091 (ipc=360.4) sim_rate=283146 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:51:00 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(42,1,0) tid=(0,63,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (22138,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (22287,0), 4 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(62,0,0) tid=(0,78,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (22369,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22408,0), 4 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(43,1,0) tid=(0,216,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22835,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (22840,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22852,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22918,0), 4 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(30,1,0) tid=(0,168,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 8292664 (ipc=360.6) sim_rate=285953 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:51:01 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23005,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23096,0), 4 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(23,1,0) tid=(0,143,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (23308,0), 4 CTAs running
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(46,1,0) tid=(0,50,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (23592,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23683,0), 3 CTAs running
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(34,1,0) tid=(0,156,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24021,0), 3 CTAs running
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(46,1,0) tid=(0,139,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(15,1,0) tid=(0,177,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(46,1,0) tid=(0,69,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 8876187 (ipc=362.3) sim_rate=295872 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:51:02 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(20,1,0) tid=(0,213,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(49,1,0) tid=(0,57,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 9140906 (ipc=365.6) sim_rate=294867 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:51:03 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(60,1,0) tid=(0,193,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(11,1,0) tid=(0,77,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25287,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (25352,0), 2 CTAs running
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(25,1,0) tid=(0,102,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(22,1,0) tid=(0,52,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25699,0), 2 CTAs running
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(14,1,0) tid=(0,215,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (25898,0), 3 CTAs running
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(34,1,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 9676477 (ipc=372.2) sim_rate=302389 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:51:04 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26028,0), 3 CTAs running
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(20,1,0) tid=(0,37,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26131,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (26232,0), 2 CTAs running
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(27,1,0) tid=(0,240,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (26431,0), 2 CTAs running
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(22,1,0) tid=(0,60,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 9983407 (ipc=376.7) sim_rate=302527 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:51:05 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(29,1,0) tid=(0,170,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(40,1,0) tid=(0,33,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26777,0), 2 CTAs running
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(27,1,0) tid=(0,115,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26910,0), 2 CTAs running
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(36,1,0) tid=(0,234,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27170,0), 3 CTAs running
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(31,1,0) tid=(0,236,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27481,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 10526278 (ipc=382.8) sim_rate=309596 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:51:06 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(35,1,0) tid=(0,210,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27553,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27632,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (27761,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27779,0), 1 CTAs running
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(38,1,0) tid=(0,63,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(44,1,0) tid=(0,38,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28204,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28366,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28371,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28405,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28474,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 10820712 (ipc=379.7) sim_rate=309163 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:51:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28515,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28575,0), 1 CTAs running
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(49,1,0) tid=(0,20,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28652,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28668,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (28706,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28871,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28925,0), 1 CTAs running
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(45,1,0) tid=(0,39,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(43,1,0) tid=(0,192,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(46,1,0) tid=(0,195,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29635,0), 1 CTAs running
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(50,1,0) tid=(0,22,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(43,1,0) tid=(0,252,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 11381651 (ipc=379.4) sim_rate=316156 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:51:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30040,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(48,1,0) tid=(0,24,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(51,1,0) tid=(0,178,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30422,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30439,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30510,0), 1 CTAs running
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(50,1,0) tid=(0,39,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (30670,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30988,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 11724249 (ipc=378.2) sim_rate=316871 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:51:09 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(51,1,0) tid=(0,255,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31121,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31205,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31259,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31358,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31441,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(62,1,0) tid=(0,187,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(61,1,0) tid=(0,189,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (31952,0), 1 CTAs running
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(57,1,0) tid=(0,127,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (32315,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 12108352 (ipc=372.6) sim_rate=318640 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:51:10 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(59,1,0) tid=(0,95,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(60,1,0) tid=(0,159,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32975,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33169,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (33272,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (33416,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (33441,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33628,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34181,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 0.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 34182
gpu_sim_insn = 12312064
gpu_ipc =     360.1914
gpu_tot_sim_cycle = 34182
gpu_tot_sim_insn = 12312064
gpu_tot_ipc =     360.1914
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 25465
gpu_stall_icnt2sh    = 18412
gpu_total_sim_rate=315693

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 221824
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0111
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6073
L1D_cache:
	L1D_cache_core[0]: Access = 2772, Miss = 2061, Miss_rate = 0.744, Pending_hits = 408, Reservation_fails = 2565
	L1D_cache_core[1]: Access = 2464, Miss = 1846, Miss_rate = 0.749, Pending_hits = 424, Reservation_fails = 2550
	L1D_cache_core[2]: Access = 2464, Miss = 1847, Miss_rate = 0.750, Pending_hits = 402, Reservation_fails = 3003
	L1D_cache_core[3]: Access = 2772, Miss = 2073, Miss_rate = 0.748, Pending_hits = 461, Reservation_fails = 3298
	L1D_cache_core[4]: Access = 2772, Miss = 2085, Miss_rate = 0.752, Pending_hits = 457, Reservation_fails = 2535
	L1D_cache_core[5]: Access = 2772, Miss = 2091, Miss_rate = 0.754, Pending_hits = 446, Reservation_fails = 2781
	L1D_cache_core[6]: Access = 2464, Miss = 1840, Miss_rate = 0.747, Pending_hits = 412, Reservation_fails = 2878
	L1D_cache_core[7]: Access = 2772, Miss = 2092, Miss_rate = 0.755, Pending_hits = 437, Reservation_fails = 3177
	L1D_cache_core[8]: Access = 2772, Miss = 2069, Miss_rate = 0.746, Pending_hits = 465, Reservation_fails = 1491
	L1D_cache_core[9]: Access = 2464, Miss = 1845, Miss_rate = 0.749, Pending_hits = 390, Reservation_fails = 3470
	L1D_cache_core[10]: Access = 2464, Miss = 1855, Miss_rate = 0.753, Pending_hits = 408, Reservation_fails = 2752
	L1D_cache_core[11]: Access = 2772, Miss = 2070, Miss_rate = 0.747, Pending_hits = 434, Reservation_fails = 2881
	L1D_cache_core[12]: Access = 2464, Miss = 1849, Miss_rate = 0.750, Pending_hits = 402, Reservation_fails = 2747
	L1D_cache_core[13]: Access = 2772, Miss = 2058, Miss_rate = 0.742, Pending_hits = 441, Reservation_fails = 2180
	L1D_cache_core[14]: Access = 2464, Miss = 1832, Miss_rate = 0.744, Pending_hits = 391, Reservation_fails = 2688
	L1D_total_cache_accesses = 39424
	L1D_total_cache_misses = 29513
	L1D_total_cache_miss_rate = 0.7486
	L1D_total_cache_pending_hits = 6378
	L1D_total_cache_reservation_fails = 40996
	L1D_cache_data_port_util = 0.007
	L1D_cache_fill_port_util = 0.027
L1C_cache:
	L1C_total_cache_accesses = 7424
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0323
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3533
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13129
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 9249
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7184
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 31747
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 219366
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6073
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 479, 380, 380, 380, 380, 380, 380, 478, 
gpgpu_n_tot_thrd_icount = 13258752
gpgpu_n_tot_w_icount = 414336
gpgpu_n_stall_shd_mem = 59428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 13129
gpgpu_n_mem_write_global = 16384
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 330240
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 2689536
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229632
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 59428
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:98594	W0_Idle:67796	W0_Scoreboard:387834	W1:25216	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:384	W32:388736
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 105032 {8:13129,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1572864 {40:4096,72:4096,136:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1785544 {136:13129,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131072 {8:16384,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 673 
maxdqlatency = 0 
maxmflatency = 1257 
averagemflatency = 380 
max_icnt2mem_latency = 655 
max_icnt2sh_latency = 34181 
mrq_lat_table:11366 	908 	947 	1746 	3938 	5833 	6284 	2913 	347 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5005 	18189 	6292 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13729 	5850 	3020 	3373 	2640 	1103 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	6118 	5838 	1146 	42 	0 	0 	0 	0 	0 	0 	5418 	10428 	538 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	46 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        23        33        45        27        32        46        42        44        46        39        42        30        40        18        45 
dram[1]:        22        33        20        33        52        50        40        40        45        42        43        38        49        30        44        22 
dram[2]:        18        18        21        29        40        46        43        45        36        42        45        38        24        27        22        29 
dram[3]:        38        18        27        21        48        47        40        41        35        44        44        45        49        39        31        38 
dram[4]:        33        23        28        32        51        29        48        51        41        39        48        42        34        38        33        38 
dram[5]:        19        27        27        25        49        50        37        36        43        37        41        40        31        32        39        19 
maximum service time to same row:
dram[0]:      3865      3849      4241      3904      2704      3796      3704      2763      3655      5369      4782      4621      3747      3728      3848      3825 
dram[1]:      3763      3744      3880      3597      4277      3610      2329      3514      2420      3121      3575      3549      3588      3658      3711      3814 
dram[2]:      3783      3774      3839      3766      3266      3635      3033      3376      3122      3179      4025      4991      3717      3707      3777      3791 
dram[3]:      3233      3781      3826      3708      3398      5587      2760      3289      2790      2842      3739      5043      3724      3700      3806      3785 
dram[4]:      3149      3794      4338      4622      3414      3388      3158      3364      2783      3543      4993      3751      3746      3719      3780      3802 
dram[5]:      3176      3829      4048      3720      3543      3988      2834      3050      4412      2911      4513      4686      3752      3741      3797      3825 
average row accesses per activate:
dram[0]:  4.222222  4.000000  5.593750  4.450000  5.462687  5.275362  5.436620  5.333333  6.158730  5.356164  5.907692  5.573529  5.054794  5.197183  3.986301  5.745098 
dram[1]:  4.012987  4.253521  4.763158  5.822581  5.040541  5.285714  5.171052  5.364865  5.614286  5.383562  5.969231  5.243243  5.228571  5.328571  4.197183  5.068965 
dram[2]:  4.485294  4.411765  5.042857  5.500000  5.530303  5.041667  5.216216  5.202703  5.953846  6.576271  5.175676  6.047619  4.714286  5.285714  5.214286  5.196429 
dram[3]:  4.202703  4.371428  6.611111  5.462687  5.211267  4.769231  4.698795  5.478873  6.109375  5.157895  5.256757  5.876923  6.200000  4.451220  5.692307  5.400000 
dram[4]:  5.773585  4.428571  6.436364  6.000000  5.441176  5.750000  5.585714  7.000000  7.090909  5.614286  6.842105  6.245902  6.322034  5.432836  5.764706  7.763158 
dram[5]:  4.500000  4.175676  5.562500  5.900000  4.880000  5.285714  4.886076  5.408451  5.623188  6.500000  5.550725  5.260274  5.138889  5.703125  5.764706  5.584906 
average row locality = 34287/6437 = 5.326550
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       167       168       172       170       180       179       201       201       201       203       200       198       197       195       166       169 
dram[1]:       171       171       175       173       186       183       206       209       206       205       203       203       194       199       174       169 
dram[2]:       171       168       171       171       182       181       204       204       205       204       203       201       195       198       171       169 
dram[3]:       175       167       172       178       182       185       203       204       204       205       202       202       198       193       171       172 
dram[4]:       171       170       170       173       182       182       205       205       203       205       203       198       197       194       170       170 
dram[5]:       172       174       173       172       184       186       205       204       206       206       205       205       198       199       174       172 
total reads: 18038
bank skew: 209/166 = 1.26
chip skew: 3035/2967 = 1.02
number of total write accesses:
dram[0]:       137       136       186       186       186       185       185       183       187       188       184       181       172       174       125       124 
dram[1]:       138       131       187       188       187       187       187       188       187       188       185       185       172       174       124       125 
dram[2]:       134       132       182       181       183       182       182       181       182       184       180       180       168       172       121       122 
dram[3]:       136       139       185       188       188       187       187       185       187       187       187       180       174       172       125       125 
dram[4]:       135       140       184       187       188       186       186       187       187       188       187       183       176       170       124       125 
dram[5]:       134       135       183       182       182       184       181       180       182       184       178       179       172       166       120       124 
total reads: 16249
bank skew: 188/120 = 1.57
chip skew: 2733/2666 = 1.03
average mf latency per bank:
dram[0]:        338       338       326       323       347       338       359       347       335       327       333       320       339       318       363       344
dram[1]:        314       318       334       330       338       353       353       347       321       322       334       335       349       336       341       355
dram[2]:        314       316       334       323       339       324       353       345       337       320       323       306       339       303       342       323
dram[3]:        305       307       319       315       316       324       338       355       341       337       325       306       324       313       330       309
dram[4]:        311       303       311       309       314       329       333       343       331       324       315       315       325       316       328       326
dram[5]:        301       294       310       311       325       323       336       332       309       315       309       312       308       309       325       325
maximum mf latency per bank:
dram[0]:        874       985       927      1030      1257      1122      1118       965       912       911      1130       835      1071      1024       906      1049
dram[1]:        818       993      1001       999      1018      1153       997       923       874       802       910      1106      1086      1006       819      1102
dram[2]:        856       881      1208       945      1055       942       973      1142       945       838       703       791       992       852       777       821
dram[3]:        977       928      1001       906       849       841      1038      1081       972       904       892       707       938       877       841       825
dram[4]:        928       841       955       806       747      1100      1089      1062      1057       924       745       726       858       772       758       817
dram[5]:        914       741      1135      1095       928      1099       911       887       905       956       810       749       851       787       862       843

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45119 n_nop=32834 n_act=1109 n_pre=1093 n_req=5686 n_rd=5934 n_write=4149 bw_util=0.447
n_activity=37192 dram_eff=0.5422
bk0: 334a 35761i bk1: 336a 35737i bk2: 344a 33460i bk3: 340a 33187i bk4: 360a 33041i bk5: 358a 32915i bk6: 402a 32009i bk7: 402a 32315i bk8: 402a 34070i bk9: 406a 33281i bk10: 400a 33225i bk11: 396a 33520i bk12: 394a 33545i bk13: 390a 33935i bk14: 332a 35477i bk15: 338a 36327i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.30176
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45119 n_nop=32655 n_act=1131 n_pre=1115 n_req=5760 n_rd=6054 n_write=4164 bw_util=0.4529
n_activity=36580 dram_eff=0.5587
bk0: 342a 35459i bk1: 342a 35762i bk2: 350a 33017i bk3: 346a 32664i bk4: 372a 32888i bk5: 366a 32640i bk6: 412a 31763i bk7: 418a 32054i bk8: 412a 33305i bk9: 410a 32520i bk10: 406a 32833i bk11: 406a 32681i bk12: 388a 33486i bk13: 398a 32961i bk14: 348a 35427i bk15: 338a 36147i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.78763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45119 n_nop=32806 n_act=1076 n_pre=1060 n_req=5664 n_rd=5996 n_write=4181 bw_util=0.4511
n_activity=36968 dram_eff=0.5506
bk0: 342a 36069i bk1: 336a 36441i bk2: 342a 33373i bk3: 342a 33104i bk4: 364a 32551i bk5: 362a 32671i bk6: 408a 32441i bk7: 408a 31841i bk8: 410a 33638i bk9: 408a 33692i bk10: 406a 33658i bk11: 402a 33449i bk12: 390a 33973i bk13: 396a 33416i bk14: 342a 35918i bk15: 338a 35687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.45648
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45119 n_nop=32736 n_act=1096 n_pre=1080 n_req=5745 n_rd=6026 n_write=4181 bw_util=0.4524
n_activity=36908 dram_eff=0.5531
bk0: 350a 35729i bk1: 334a 35309i bk2: 344a 33559i bk3: 356a 32876i bk4: 364a 32775i bk5: 370a 32173i bk6: 406a 31878i bk7: 408a 32628i bk8: 408a 32923i bk9: 410a 32508i bk10: 404a 32868i bk11: 404a 33038i bk12: 396a 33727i bk13: 386a 32784i bk14: 342a 36364i bk15: 344a 35826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.60121
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45119 n_nop=33084 n_act=954 n_pre=938 n_req=5731 n_rd=5996 n_write=4147 bw_util=0.4496
n_activity=36471 dram_eff=0.5562
bk0: 342a 36969i bk1: 340a 36032i bk2: 340a 33492i bk3: 346a 33455i bk4: 364a 33173i bk5: 364a 32724i bk6: 410a 32483i bk7: 410a 32986i bk8: 406a 33379i bk9: 410a 33323i bk10: 406a 33250i bk11: 396a 33674i bk12: 394a 33880i bk13: 388a 33449i bk14: 340a 35895i bk15: 340a 36490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.63191
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=45119 n_nop=32748 n_act=1072 n_pre=1056 n_req=5701 n_rd=6070 n_write=4173 bw_util=0.454
n_activity=36701 dram_eff=0.5582
bk0: 344a 36401i bk1: 348a 35470i bk2: 346a 33051i bk3: 344a 33055i bk4: 368a 32370i bk5: 372a 31998i bk6: 410a 31767i bk7: 408a 32022i bk8: 412a 33026i bk9: 412a 33342i bk10: 410a 32989i bk11: 410a 32732i bk12: 396a 33555i bk13: 398a 33577i bk14: 348a 35833i bk15: 344a 36437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.47235

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2538, Miss = 1484, Miss_rate = 0.585, Pending_hits = 500, Reservation_fails = 120
L2_cache_bank[1]: Access = 2547, Miss = 1483, Miss_rate = 0.582, Pending_hits = 495, Reservation_fails = 171
L2_cache_bank[2]: Access = 2390, Miss = 1515, Miss_rate = 0.634, Pending_hits = 500, Reservation_fails = 238
L2_cache_bank[3]: Access = 2382, Miss = 1512, Miss_rate = 0.635, Pending_hits = 499, Reservation_fails = 146
L2_cache_bank[4]: Access = 2531, Miss = 1502, Miss_rate = 0.593, Pending_hits = 473, Reservation_fails = 198
L2_cache_bank[5]: Access = 2488, Miss = 1496, Miss_rate = 0.601, Pending_hits = 468, Reservation_fails = 18
L2_cache_bank[6]: Access = 2482, Miss = 1507, Miss_rate = 0.607, Pending_hits = 491, Reservation_fails = 157
L2_cache_bank[7]: Access = 2453, Miss = 1506, Miss_rate = 0.614, Pending_hits = 478, Reservation_fails = 17
L2_cache_bank[8]: Access = 2546, Miss = 1501, Miss_rate = 0.590, Pending_hits = 515, Reservation_fails = 101
L2_cache_bank[9]: Access = 2529, Miss = 1497, Miss_rate = 0.592, Pending_hits = 501, Reservation_fails = 5
L2_cache_bank[10]: Access = 2433, Miss = 1517, Miss_rate = 0.624, Pending_hits = 482, Reservation_fails = 64
L2_cache_bank[11]: Access = 2404, Miss = 1518, Miss_rate = 0.631, Pending_hits = 471, Reservation_fails = 24
L2_total_cache_accesses = 29723
L2_total_cache_misses = 18038
L2_total_cache_miss_rate = 0.6069
L2_total_cache_pending_hits = 5873
L2_total_cache_reservation_fails = 1259
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4251
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5816
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9163
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 201
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 145
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 955
L2_cache_data_port_util = 0.058
L2_cache_fill_port_util = 0.176

icnt_total_pkts_mem_to_simt=83049
icnt_total_pkts_simt_to_mem=74779
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.6379
	minimum = 6
	maximum = 437
Network latency average = 15.1404
	minimum = 6
	maximum = 417
Slowest packet = 37007
Flit latency average = 14.2108
	minimum = 6
	maximum = 413
Slowest flit = 100719
Fragmentation average = 0.142112
	minimum = 0
	maximum = 291
Injected packet rate average = 0.0644112
	minimum = 0.054005 (at node 14)
	maximum = 0.0745129 (at node 16)
Accepted packet rate average = 0.0644112
	minimum = 0.054005 (at node 14)
	maximum = 0.0745129 (at node 16)
Injected flit rate average = 0.171011
	minimum = 0.136388 (at node 14)
	maximum = 0.212948 (at node 19)
Accepted flit rate average= 0.171011
	minimum = 0.150137 (at node 14)
	maximum = 0.184512 (at node 19)
Injected packet length average = 2.65498
Accepted packet length average = 2.65498
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.6379 (1 samples)
	minimum = 6 (1 samples)
	maximum = 437 (1 samples)
Network latency average = 15.1404 (1 samples)
	minimum = 6 (1 samples)
	maximum = 417 (1 samples)
Flit latency average = 14.2108 (1 samples)
	minimum = 6 (1 samples)
	maximum = 413 (1 samples)
Fragmentation average = 0.142112 (1 samples)
	minimum = 0 (1 samples)
	maximum = 291 (1 samples)
Injected packet rate average = 0.0644112 (1 samples)
	minimum = 0.054005 (1 samples)
	maximum = 0.0745129 (1 samples)
Accepted packet rate average = 0.0644112 (1 samples)
	minimum = 0.054005 (1 samples)
	maximum = 0.0745129 (1 samples)
Injected flit rate average = 0.171011 (1 samples)
	minimum = 0.136388 (1 samples)
	maximum = 0.212948 (1 samples)
Accepted flit rate average = 0.171011 (1 samples)
	minimum = 0.150137 (1 samples)
	maximum = 0.184512 (1 samples)
Injected packet size average = 2.65498 (1 samples)
Accepted packet size average = 2.65498 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 315693 (inst/sec)
gpgpu_simulation_rate = 876 (cycle/sec)
kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34182)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34182)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34182)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,34182)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,34182)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,34182)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,34182)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(6,0,0) tid=(0,255,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(8,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(21,0,0) tid=(0,159,0)
GPGPU-Sim uArch: cycles simulated: 34682  inst.: 12651552 (ipc=679.0) sim_rate=316288 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:51:12 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(12,0,0) tid=(0,95,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(23,0,0) tid=(0,255,0)
GPGPU-Sim uArch: cycles simulated: 36182  inst.: 12896160 (ipc=292.0) sim_rate=314540 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:51:13 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(8,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(9,0,0) tid=(0,191,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(2,0,0) tid=(0,88,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(14,0,0) tid=(0,103,0)
GPGPU-Sim uArch: cycles simulated: 37682  inst.: 13282651 (ipc=277.3) sim_rate=316253 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:51:14 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(30,0,0) tid=(0,194,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(42,0,0) tid=(0,242,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(43,0,0) tid=(0,126,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(30,0,0) tid=(0,115,0)
GPGPU-Sim uArch: cycles simulated: 38682  inst.: 13627587 (ipc=292.3) sim_rate=316920 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:51:15 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(7,0,0) tid=(0,49,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(9,0,0) tid=(0,27,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(19,0,0) tid=(0,108,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(13,0,0) tid=(0,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(13,0,0) tid=(0,158,0)
GPGPU-Sim uArch: cycles simulated: 39682  inst.: 14157532 (ipc=335.5) sim_rate=321762 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:51:16 2016
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(12,0,0) tid=(0,144,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(13,0,0) tid=(0,131,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(15,0,0) tid=(0,131,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(23,0,0) tid=(0,99,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(6,0,0) tid=(0,131,0)
GPGPU-Sim uArch: cycles simulated: 40182  inst.: 14583880 (ipc=378.6) sim_rate=324086 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:51:17 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(13,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(12,0,0) tid=(0,195,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(10,0,0) tid=(0,3,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(44,0,0) tid=(0,131,0)
GPGPU-Sim uArch: cycles simulated: 41182  inst.: 15010632 (ipc=385.5) sim_rate=326318 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:51:18 2016
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(23,0,0) tid=(0,131,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7277,34182), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7278,34182)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(24,0,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7556,34182), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7557,34182)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(18,0,0) tid=(0,67,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(28,0,0) tid=(0,227,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7918,34182), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7919,34182)
GPGPU-Sim uArch: cycles simulated: 42182  inst.: 15451752 (ipc=392.5) sim_rate=328760 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:51:19 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(27,0,0) tid=(0,241,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8114,34182), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8115,34182)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8197,34182), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8198,34182)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8242,34182), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8243,34182)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(17,0,0) tid=(0,169,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8366,34182), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8367,34182)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8402,34182), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8403,34182)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8602,34182), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8603,34182)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(27,0,0) tid=(0,228,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8648,34182), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8649,34182)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8684,34182), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8685,34182)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8700,34182), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8701,34182)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(15,0,0) tid=(0,182,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8898,34182), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8899,34182)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8918,34182), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8919,34182)
GPGPU-Sim uArch: cycles simulated: 43182  inst.: 15819798 (ipc=389.7) sim_rate=329579 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:51:20 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(30,0,0) tid=(0,30,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9199,34182), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9200,34182)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9202,34182), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9203,34182)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9203,34182), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(9204,34182)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9218,34182), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9219,34182)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9240,34182), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9241,34182)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9252,34182), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9253,34182)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9315,34182), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9316,34182)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9325,34182), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9326,34182)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9355,34182), 5 CTAs running
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(1,1,0) tid=(0,26,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9356,34182)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (9433,34182), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(9434,34182)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (9481,34182), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(9482,34182)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9561,34182), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9562,34182)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9575,34182), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9576,34182)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9637,34182), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9638,34182)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(39,0,0) tid=(0,253,0)
GPGPU-Sim uArch: cycles simulated: 44182  inst.: 16161790 (ipc=385.0) sim_rate=329832 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:51:21 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(58,0,0) tid=(0,78,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10055,34182), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10056,34182)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10071,34182), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10072,34182)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(61,0,0) tid=(0,208,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(61,0,0) tid=(0,50,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(18,1,0) tid=(0,73,0)
GPGPU-Sim uArch: cycles simulated: 45182  inst.: 16483268 (ipc=379.2) sim_rate=329665 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:51:22 2016
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(19,1,0) tid=(0,6,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(63,0,0) tid=(0,207,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(40,0,0) tid=(0,2,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(42,0,0) tid=(0,13,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(39,0,0) tid=(0,54,0)
GPGPU-Sim uArch: cycles simulated: 46182  inst.: 17012083 (ipc=391.7) sim_rate=333570 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:51:23 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(38,0,0) tid=(0,241,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(30,0,0) tid=(0,69,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(1,1,0) tid=(0,64,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(32,0,0) tid=(0,185,0)
GPGPU-Sim uArch: cycles simulated: 46682  inst.: 17350287 (ipc=403.1) sim_rate=333659 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:51:24 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (12593,34182), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(12594,34182)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(36,0,0) tid=(0,209,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12752,34182), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12753,34182)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(33,0,0) tid=(0,251,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (12957,34182), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(12958,34182)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (12967,34182), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(12968,34182)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(62,0,0) tid=(0,165,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(36,0,0) tid=(0,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13421,34182), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13422,34182)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(56,0,0) tid=(0,184,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13478,34182), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13479,34182)
GPGPU-Sim uArch: cycles simulated: 47682  inst.: 17864042 (ipc=411.3) sim_rate=337057 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:51:25 2016
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(33,1,0) tid=(0,130,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13797,34182), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13798,34182)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13808,34182), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13809,34182)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13880,34182), 5 CTAs running
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(50,0,0) tid=(0,171,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13938,34182), 5 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(49,0,0) tid=(0,136,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14254,34182), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14309,34182), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14312,34182), 5 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(52,0,0) tid=(0,69,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14438,34182), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 48682  inst.: 18309507 (ipc=413.6) sim_rate=339064 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:51:26 2016
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(58,0,0) tid=(0,61,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14576,34182), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (14577,34182), 5 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(45,0,0) tid=(0,62,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(28,1,0) tid=(0,54,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (15217,34182), 5 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(50,0,0) tid=(0,170,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15494,34182), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 49682  inst.: 18710838 (ipc=412.8) sim_rate=340197 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:51:27 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(46,0,0) tid=(0,207,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15570,34182), 5 CTAs running
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(28,1,0) tid=(0,214,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(53,0,0) tid=(0,203,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16238,34182), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 50682  inst.: 19006078 (ipc=405.7) sim_rate=339394 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:51:28 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(46,0,0) tid=(0,182,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16628,34182), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16725,34182), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16746,34182), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (16850,34182), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16862,34182), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (16867,34182), 4 CTAs running
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(51,0,0) tid=(0,61,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(33,1,0) tid=(0,154,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (17207,34182), 4 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(51,1,0) tid=(0,50,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17451,34182), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17453,34182), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 51682  inst.: 19356604 (ipc=402.5) sim_rate=339589 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:51:29 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(35,1,0) tid=(0,29,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(36,1,0) tid=(0,224,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(52,1,0) tid=(0,27,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18088,34182), 4 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(48,1,0) tid=(0,135,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1,1,0) tid=(0,86,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18410,34182), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 52682  inst.: 19868185 (ipc=408.4) sim_rate=342554 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:51:30 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(33,1,0) tid=(0,172,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(1,1,0) tid=(0,30,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(63,0,0) tid=(0,13,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19061,34182), 4 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(47,1,0) tid=(0,79,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19177,34182), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (19233,34182), 3 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(44,1,0) tid=(0,39,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,1,0) tid=(0,20,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19456,34182), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 53682  inst.: 20427874 (ipc=416.2) sim_rate=346235 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:51:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (19616,34182), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (19637,34182), 4 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(21,1,0) tid=(0,225,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19767,34182), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19798,34182), 4 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(22,1,0) tid=(0,116,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(52,1,0) tid=(0,195,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(16,1,0) tid=(0,90,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (20316,34182), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (20362,34182), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (20421,34182), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 54682  inst.: 20896006 (ipc=418.7) sim_rate=348266 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:51:32 2016
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(13,1,0) tid=(0,39,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (20527,34182), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (20650,34182), 3 CTAs running
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(18,1,0) tid=(0,199,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(11,1,0) tid=(0,190,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(23,1,0) tid=(0,176,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (21288,34182), 4 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(43,1,0) tid=(0,144,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (21426,34182), 3 CTAs running
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(45,1,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 55682  inst.: 21396141 (ipc=422.5) sim_rate=350756 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:51:33 2016
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(12,1,0) tid=(0,172,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (21765,34182), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(20,1,0) tid=(0,139,0)
GPGPU-Sim uArch: cycles simulated: 56182  inst.: 21651211 (ipc=424.5) sim_rate=349213 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:51:34 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22054,34182), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22055,34182), 3 CTAs running
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(12,1,0) tid=(0,108,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (22096,34182), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (22182,34182), 2 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(58,1,0) tid=(0,76,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (22434,34182), 3 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(30,1,0) tid=(0,31,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(34,1,0) tid=(0,109,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (22828,34182), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22885,34182), 3 CTAs running
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(58,1,0) tid=(0,59,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23066,34182), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (23111,34182), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (23148,34182), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23210,34182), 2 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(37,1,0) tid=(0,132,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23375,34182), 2 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(37,1,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 57682  inst.: 22291457 (ipc=424.7) sim_rate=353832 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:51:35 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23527,34182), 2 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(33,1,0) tid=(0,188,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(29,1,0) tid=(0,32,0)
GPGPU-Sim uArch: cycles simulated: 58182  inst.: 22564074 (ipc=427.2) sim_rate=352563 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:51:36 2016
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(36,1,0) tid=(0,52,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(54,1,0) tid=(0,221,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24331,34182), 1 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(29,1,0) tid=(0,117,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (24521,34182), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(26,1,0) tid=(0,212,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24647,34182), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24894,34182), 1 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(32,1,0) tid=(0,129,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25086,34182), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (25135,34182), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25135,34182), 2 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(42,1,0) tid=(0,207,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25206,34182), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25290,34182), 1 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(42,1,0) tid=(0,190,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25441,34182), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 59682  inst.: 23210496 (ipc=427.4) sim_rate=357084 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:51:37 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25561,34182), 2 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(40,1,0) tid=(0,161,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25636,34182), 2 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(47,1,0) tid=(0,32,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25895,34182), 1 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(38,1,0) tid=(0,13,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(38,1,0) tid=(0,246,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26264,34182), 1 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(39,1,0) tid=(0,82,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26493,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (26499,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: cycles simulated: 60682  inst.: 23751444 (ipc=431.7) sim_rate=359870 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:51:38 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(53,1,0) tid=(0,179,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(51,1,0) tid=(0,135,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26956,34182), 2 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(50,1,0) tid=(0,157,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27078,34182), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27156,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (27161,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27384,34182), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27434,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (27470,34182), 1 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(51,1,0) tid=(0,141,0)
GPGPU-Sim uArch: cycles simulated: 61682  inst.: 24075165 (ipc=427.7) sim_rate=359330 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:51:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27628,34182), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (27659,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (27660,34182), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (27669,34182), 1 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(43,1,0) tid=(0,230,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27994,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28110,34182), 1 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(57,1,0) tid=(0,91,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28488,34182), 1 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(62,1,0) tid=(0,63,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(60,1,0) tid=(0,223,0)
GPGPU-Sim uArch: cycles simulated: 63182  inst.: 24485568 (ipc=419.8) sim_rate=360081 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:51:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29341,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(56,1,0) tid=(0,63,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29455,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29578,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29584,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29697,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29825,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30303,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30438,34182), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_').
GPGPU-Sim uArch: GPU detected kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' finished on shader 11.

GPGPU-Sim PTX: cudaLaunch for 0x0x40fcb0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_' to stream 0, gridDim= (64,2,1) blockDim = (1,256,1) 
kernel_name = _Z13StencilKernelIfEvPT_S1_iiS0_S0_S0_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 30439
gpu_sim_insn = 12312064
gpu_ipc =     404.4832
gpu_tot_sim_cycle = 64621
gpu_tot_sim_insn = 24624128
gpu_tot_ipc =     381.0546
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 42865
gpu_stall_icnt2sh    = 29138
gpu_total_sim_rate=362119

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 443648
	L1I_total_cache_misses = 2458
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6073
L1D_cache:
	L1D_cache_core[0]: Access = 5544, Miss = 4124, Miss_rate = 0.744, Pending_hits = 883, Reservation_fails = 4523
	L1D_cache_core[1]: Access = 4928, Miss = 3685, Miss_rate = 0.748, Pending_hits = 831, Reservation_fails = 4868
	L1D_cache_core[2]: Access = 4928, Miss = 3675, Miss_rate = 0.746, Pending_hits = 800, Reservation_fails = 5252
	L1D_cache_core[3]: Access = 5236, Miss = 3906, Miss_rate = 0.746, Pending_hits = 869, Reservation_fails = 4487
	L1D_cache_core[4]: Access = 5236, Miss = 3934, Miss_rate = 0.751, Pending_hits = 872, Reservation_fails = 4817
	L1D_cache_core[5]: Access = 5236, Miss = 3898, Miss_rate = 0.744, Pending_hits = 850, Reservation_fails = 5572
	L1D_cache_core[6]: Access = 5236, Miss = 3890, Miss_rate = 0.743, Pending_hits = 863, Reservation_fails = 4906
	L1D_cache_core[7]: Access = 5236, Miss = 3927, Miss_rate = 0.750, Pending_hits = 852, Reservation_fails = 5427
	L1D_cache_core[8]: Access = 5544, Miss = 4125, Miss_rate = 0.744, Pending_hits = 921, Reservation_fails = 3212
	L1D_cache_core[9]: Access = 4928, Miss = 3682, Miss_rate = 0.747, Pending_hits = 804, Reservation_fails = 5383
	L1D_cache_core[10]: Access = 5236, Miss = 3908, Miss_rate = 0.746, Pending_hits = 881, Reservation_fails = 3885
	L1D_cache_core[11]: Access = 5544, Miss = 4116, Miss_rate = 0.742, Pending_hits = 897, Reservation_fails = 4476
	L1D_cache_core[12]: Access = 5236, Miss = 3910, Miss_rate = 0.747, Pending_hits = 874, Reservation_fails = 4517
	L1D_cache_core[13]: Access = 5544, Miss = 4122, Miss_rate = 0.744, Pending_hits = 917, Reservation_fails = 3215
	L1D_cache_core[14]: Access = 5236, Miss = 3897, Miss_rate = 0.744, Pending_hits = 861, Reservation_fails = 4024
	L1D_total_cache_accesses = 78848
	L1D_total_cache_misses = 58799
	L1D_total_cache_miss_rate = 0.7457
	L1D_total_cache_pending_hits = 12975
	L1D_total_cache_reservation_fails = 68564
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.029
L1C_cache:
	L1C_total_cache_accesses = 14848
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0162
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26031
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 18499
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14608
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 50065
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 441190
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2458
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6073
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 1916, 1520, 1520, 1520, 1520, 1520, 1520, 1912, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 958, 760, 760, 760, 760, 760, 760, 956, 
gpgpu_n_tot_thrd_icount = 26517504
gpgpu_n_tot_w_icount = 828672
gpgpu_n_stall_shd_mem = 105428
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26031
gpgpu_n_mem_write_global = 32768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 660480
gpgpu_n_store_insn = 524288
gpgpu_n_shmem_insn = 5379072
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 459264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 105428
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:170749	W0_Idle:89000	W0_Scoreboard:737403	W1:50432	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:768	W32:777472
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 208248 {8:26031,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3145728 {40:8192,72:8192,136:16384,}
traffic_breakdown_coretomem[INST_ACC_R] = 1560 {8:195,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3540216 {136:26031,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 262144 {8:32768,}
traffic_breakdown_memtocore[INST_ACC_R] = 26520 {136:195,}
maxmrqlatency = 816 
maxdqlatency = 0 
maxmflatency = 1346 
averagemflatency = 371 
max_icnt2mem_latency = 669 
max_icnt2sh_latency = 64620 
mrq_lat_table:22081 	1710 	1822 	3355 	7953 	11696 	12995 	5934 	658 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10222 	37493 	11013 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	28085 	13332 	5671 	5749 	4288 	1868 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12870 	11293 	1840 	43 	0 	0 	0 	0 	0 	0 	5418 	10428 	16922 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	89 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        45        48        47        45        45        49        47        42        50        46        45        46        42        40        47        45 
dram[1]:        46        46        41        52        52        50        51        40        51        53        51        46        49        42        44        48 
dram[2]:        50        50        45        42        48        46        51        45        47        54        46        46        40        41        36        38 
dram[3]:        49        46        42        47        51        47        40        50        51        48        49        45        49        39        36        46 
dram[4]:        51        48        40        32        52        50        48        51        47        50        51        47        43        46        37        41 
dram[5]:        51        50        48        44        49        50        37        36        43        46        48        47        42        42        46        45 
maximum service time to same row:
dram[0]:      4515      4478      4241      3904      2704      3796      3704      2763      3655      5369      4782      4621      3747      3728      3848      4255 
dram[1]:      4534      4533      3880      4065      4277      3705      3288      3514      3384      3300      3575      3549      3588      3658      4762      5228 
dram[2]:      4533      4525      3839      3766      3266      3635      3033      3376      3376      3298      4025      4991      3717      3707      4499      3791 
dram[3]:      4531      4535      3826      3708      3398      5587      3881      3470      3446      3770      3739      5043      3724      3700      4336      5000 
dram[4]:      4546      4721      4338      4622      3414      3388      3158      4295      4069      3590      4993      3751      3746      3719      3780      4524 
dram[5]:      4522      4507      4048      3720      3543      4571      2834      3050      4412      3375      4513      4686      3752      3741      4779      3825 
average row accesses per activate:
dram[0]:  4.738806  4.780303  5.319672  4.625899  4.708333  4.710345  4.634730  4.974359  5.301370  4.526316  5.419580  5.133333  5.229167  5.689394  5.280992  6.203884 
dram[1]:  4.693430  5.162601  4.822222  5.276423  4.956834  5.096296  5.032467  4.857143  5.051948  5.065360  5.984615  5.517731  5.717557  5.976191  5.803571  6.892473 
dram[2]:  4.976744  5.275000  4.666667  5.015504  5.112782  4.729167  5.065360  4.881250  5.229730  5.535714  5.365517  5.045752  5.551471  6.000000  5.981482  6.223301 
dram[3]:  5.169355  4.952756  5.495727  5.133858  5.000000  4.851064  4.811321  5.333333  5.415493  4.776398  5.368055  5.539568  6.601770  5.601504  6.390000  6.194175 
dram[4]:  5.990741  4.930769  5.408333  5.495798  5.390625  5.382812  5.288590  5.946970  6.182539  5.413793  6.198413  6.126984  6.333333  6.239669  6.291262  7.258427 
dram[5]:  4.960938  5.145161  5.243902  5.375000  4.691781  5.029412  5.099338  5.182433  5.126667  5.514286  5.209459  5.796992  6.056452  5.991935  6.551021  6.677083 
average row locality = 68247/12730 = 5.361115
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       332       333       340       335       355       358       405       405       404       404       403       400       397       393       331       335 
dram[1]:       336       335       340       338       363       359       402       408       405       402       402       403       389       390       340       333 
dram[2]:       338       335       337       338       359       358       404       409       405       406       406       403       398       396       339       334 
dram[3]:       341       328       335       343       356       361       397       397       399       400       401       401       390       387       335       335 
dram[4]:       342       335       338       341       360       361       412       409       406       410       406       399       398       394       337       338 
dram[5]:       335       338       338       336       361       360       399       400       402       402       400       403       391       389       338       334 
total reads: 35658
bank skew: 412/328 = 1.26
chip skew: 5986/5906 = 1.01
number of total write accesses:
dram[0]:       303       298       309       308       323       325       369       371       370       370       372       370       356       358       308       304 
dram[1]:       307       300       311       311       326       329       373       374       373       373       376       375       360       363       310       308 
dram[2]:       304       298       307       309       321       323       371       372       369       369       372       369       357       360       307       307 
dram[3]:       300       301       308       309       324       323       368       371       370       369       372       369       356       358       304       303 
dram[4]:       305       306       311       313       330       328       376       376       373       375       375       373       362       361       311       308 
dram[5]:       300       300       307       309       324       324       371       367       367       370       371       368       360       354       304       307 
total reads: 32589
bank skew: 376/298 = 1.26
chip skew: 5483/5403 = 1.01
average mf latency per bank:
dram[0]:        298       297       308       312       327       323       334       338       320       314       318       314       321       311       325       316
dram[1]:        301       296       325       327       338       347       355       341       334       332       336       339       345       334       329       331
dram[2]:        296       300       329       319       333       331       354       341       334       338       321       321       335       315       325       311
dram[3]:        284       292       310       313       313       321       332       341       330       337       318       313       320       315       314       305
dram[4]:        286       284       303       307       311       319       326       335       317       319       314       322       317       312       311       320
dram[5]:        288       278       308       310       317       322       335       323       308       315       312       314       309       311       307       311
maximum mf latency per bank:
dram[0]:        874       985       927      1030      1257      1122      1118      1012      1002       911      1130       835      1071      1221       906      1049
dram[1]:        821       993      1001       999      1018      1174      1061       923      1090      1279       910      1106      1086      1006       903      1102
dram[2]:        856       881      1208       945      1141       942      1153      1210       952      1170       940       980      1346       876       985      1077
dram[3]:        977       928      1001       906       935       868      1075      1081       972      1113       892      1051      1122      1103       862       965
dram[4]:        928       841       955       806       887      1100      1089      1062      1057       968       945       980       858      1175       880      1072
dram[5]:        914       741      1135      1095       928      1099       911       930       973       956       960      1184       851      1167       862       865

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85298 n_nop=60606 n_act=2250 n_pre=2234 n_req=11344 n_rd=11860 n_write=8348 bw_util=0.4738
n_activity=73065 dram_eff=0.5532
bk0: 664a 65949i bk1: 666a 65976i bk2: 680a 64791i bk3: 670a 64559i bk4: 710a 63079i bk5: 716a 62622i bk6: 810a 58115i bk7: 810a 58510i bk8: 808a 62606i bk9: 808a 60827i bk10: 806a 60318i bk11: 800a 60463i bk12: 794a 61892i bk13: 786a 62836i bk14: 662a 63963i bk15: 670a 65094i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.97751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85298 n_nop=60813 n_act=2147 n_pre=2131 n_req=11414 n_rd=11890 n_write=8317 bw_util=0.4738
n_activity=72566 dram_eff=0.5569
bk0: 672a 65789i bk1: 670a 65614i bk2: 680a 64578i bk3: 676a 63995i bk4: 726a 63399i bk5: 718a 62545i bk6: 804a 59301i bk7: 816a 59233i bk8: 810a 61358i bk9: 804a 60910i bk10: 804a 60832i bk11: 806a 60176i bk12: 778a 61972i bk13: 780a 62027i bk14: 680a 64580i bk15: 666a 65609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.20684
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85298 n_nop=60696 n_act=2165 n_pre=2149 n_req=11380 n_rd=11930 n_write=8358 bw_util=0.4757
n_activity=73119 dram_eff=0.5549
bk0: 676a 66159i bk1: 670a 66796i bk2: 674a 64389i bk3: 676a 64523i bk4: 718a 63323i bk5: 716a 62326i bk6: 808a 59489i bk7: 818a 57747i bk8: 810a 61557i bk9: 812a 61110i bk10: 812a 61075i bk11: 806a 59925i bk12: 796a 61900i bk13: 792a 62184i bk14: 678a 64685i bk15: 668a 64595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.24058
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85298 n_nop=60928 n_act=2110 n_pre=2094 n_req=11311 n_rd=11812 n_write=8354 bw_util=0.4728
n_activity=72561 dram_eff=0.5558
bk0: 682a 66379i bk1: 656a 66160i bk2: 670a 65785i bk3: 686a 65067i bk4: 712a 63184i bk5: 722a 62417i bk6: 794a 59460i bk7: 794a 59640i bk8: 798a 61235i bk9: 800a 60683i bk10: 802a 61336i bk11: 802a 60791i bk12: 780a 62945i bk13: 774a 61972i bk14: 670a 66057i bk15: 670a 65070i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.11006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85298 n_nop=61073 n_act=1970 n_pre=1954 n_req=11469 n_rd=11972 n_write=8329 bw_util=0.476
n_activity=72017 dram_eff=0.5638
bk0: 684a 68038i bk1: 670a 66816i bk2: 676a 65549i bk3: 682a 65038i bk4: 720a 63543i bk5: 722a 62600i bk6: 824a 59718i bk7: 818a 59338i bk8: 812a 61859i bk9: 820a 61506i bk10: 812a 60761i bk11: 798a 61107i bk12: 796a 62681i bk13: 788a 62472i bk14: 674a 64709i bk15: 676a 65022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.30431
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=85298 n_nop=60971 n_act=2089 n_pre=2073 n_req=11329 n_rd=11852 n_write=8313 bw_util=0.4728
n_activity=72337 dram_eff=0.5575
bk0: 670a 67040i bk1: 676a 66448i bk2: 676a 64748i bk3: 672a 64754i bk4: 722a 62736i bk5: 720a 62275i bk6: 798a 59440i bk7: 800a 59603i bk8: 804a 61651i bk9: 804a 61735i bk10: 800a 61251i bk11: 806a 60849i bk12: 782a 62834i bk13: 778a 62724i bk14: 676a 64937i bk15: 668a 66298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=8.06546

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4851, Miss = 2967, Miss_rate = 0.612, Pending_hits = 997, Reservation_fails = 122
L2_cache_bank[1]: Access = 4870, Miss = 2963, Miss_rate = 0.608, Pending_hits = 992, Reservation_fails = 176
L2_cache_bank[2]: Access = 4898, Miss = 2977, Miss_rate = 0.608, Pending_hits = 1020, Reservation_fails = 249
L2_cache_bank[3]: Access = 4890, Miss = 2968, Miss_rate = 0.607, Pending_hits = 1023, Reservation_fails = 156
L2_cache_bank[4]: Access = 4972, Miss = 2986, Miss_rate = 0.601, Pending_hits = 1007, Reservation_fails = 204
L2_cache_bank[5]: Access = 4916, Miss = 2979, Miss_rate = 0.606, Pending_hits = 978, Reservation_fails = 29
L2_cache_bank[6]: Access = 4949, Miss = 2954, Miss_rate = 0.597, Pending_hits = 986, Reservation_fails = 158
L2_cache_bank[7]: Access = 4936, Miss = 2952, Miss_rate = 0.598, Pending_hits = 959, Reservation_fails = 25
L2_cache_bank[8]: Access = 4968, Miss = 2999, Miss_rate = 0.604, Pending_hits = 1034, Reservation_fails = 111
L2_cache_bank[9]: Access = 4957, Miss = 2987, Miss_rate = 0.603, Pending_hits = 1022, Reservation_fails = 11
L2_cache_bank[10]: Access = 4921, Miss = 2964, Miss_rate = 0.602, Pending_hits = 1006, Reservation_fails = 72
L2_cache_bank[11]: Access = 4881, Miss = 2962, Miss_rate = 0.607, Pending_hits = 1004, Reservation_fails = 26
L2_total_cache_accesses = 59009
L2_total_cache_misses = 35658
L2_total_cache_miss_rate = 0.6043
L2_total_cache_pending_hits = 12028
L2_total_cache_reservation_fails = 1339
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8654
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2513
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11955
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 280
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 145
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 37
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 955
L2_cache_data_port_util = 0.060
L2_cache_fill_port_util = 0.184

icnt_total_pkts_mem_to_simt=163943
icnt_total_pkts_simt_to_mem=149121
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.2527
	minimum = 6
	maximum = 400
Network latency average = 13.7681
	minimum = 6
	maximum = 384
Slowest packet = 69928
Flit latency average = 12.6119
	minimum = 6
	maximum = 380
Slowest flit = 188666
Fragmentation average = 0.0982551
	minimum = 0
	maximum = 281
Injected packet rate average = 0.0712682
	minimum = 0.0593646 (at node 5)
	maximum = 0.0823943 (at node 17)
Accepted packet rate average = 0.0712682
	minimum = 0.0593646 (at node 5)
	maximum = 0.0823943 (at node 17)
Injected flit rate average = 0.188885
	minimum = 0.151878 (at node 5)
	maximum = 0.231249 (at node 22)
Accepted flit rate average= 0.188885
	minimum = 0.162259 (at node 5)
	maximum = 0.205624 (at node 22)
Injected packet length average = 2.65034
Accepted packet length average = 2.65034
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.4453 (2 samples)
	minimum = 6 (2 samples)
	maximum = 418.5 (2 samples)
Network latency average = 14.4542 (2 samples)
	minimum = 6 (2 samples)
	maximum = 400.5 (2 samples)
Flit latency average = 13.4114 (2 samples)
	minimum = 6 (2 samples)
	maximum = 396.5 (2 samples)
Fragmentation average = 0.120184 (2 samples)
	minimum = 0 (2 samples)
	maximum = 286 (2 samples)
Injected packet rate average = 0.0678397 (2 samples)
	minimum = 0.0566848 (2 samples)
	maximum = 0.0784536 (2 samples)
Accepted packet rate average = 0.0678397 (2 samples)
	minimum = 0.0566848 (2 samples)
	maximum = 0.0784536 (2 samples)
Injected flit rate average = 0.179948 (2 samples)
	minimum = 0.144133 (2 samples)
	maximum = 0.222099 (2 samples)
Accepted flit rate average = 0.179948 (2 samples)
	minimum = 0.156198 (2 samples)
	maximum = 0.195068 (2 samples)
Injected packet size average = 2.65255 (2 samples)
Accepted packet size average = 2.65255 (2 samples)
Hops average = 1 (2 samples)
