

================================================================
== Vitis HLS Report for 'spmm_hls_Pipeline_pe_loop'
================================================================
* Date:           Mon Sep 15 18:16:52 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.662 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- pe_loop  |        ?|        ?|         ?|          -|          -|    16|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buf0_value_V_15_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_15_load"   --->   Operation 11 'read' 'buf0_value_V_15_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buf0_value_V_14_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_14_load"   --->   Operation 12 'read' 'buf0_value_V_14_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buf0_value_V_13_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_13_load"   --->   Operation 13 'read' 'buf0_value_V_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buf0_value_V_12_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_12_load"   --->   Operation 14 'read' 'buf0_value_V_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buf0_value_V_11_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_11_load"   --->   Operation 15 'read' 'buf0_value_V_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buf0_value_V_10_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_10_load"   --->   Operation 16 'read' 'buf0_value_V_10_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buf0_value_V_9_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_9_load"   --->   Operation 17 'read' 'buf0_value_V_9_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buf0_value_V_8_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_8_load"   --->   Operation 18 'read' 'buf0_value_V_8_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buf0_value_V_7_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_7_load"   --->   Operation 19 'read' 'buf0_value_V_7_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buf0_value_V_6_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_6_load"   --->   Operation 20 'read' 'buf0_value_V_6_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buf0_value_V_5_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_5_load"   --->   Operation 21 'read' 'buf0_value_V_5_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf0_value_V_4_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_4_load"   --->   Operation 22 'read' 'buf0_value_V_4_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf0_value_V_3_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_3_load"   --->   Operation 23 'read' 'buf0_value_V_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buf0_value_V_2_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_2_load"   --->   Operation 24 'read' 'buf0_value_V_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buf0_value_V_1_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_1_load"   --->   Operation 25 'read' 'buf0_value_V_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%K_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %K"   --->   Operation 26 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln116_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln116_1"   --->   Operation 27 'read' 'zext_ln116_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln160_27_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln160_27"   --->   Operation 28 'read' 'zext_ln160_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln160_26_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_26"   --->   Operation 29 'read' 'zext_ln160_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln160_25_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_25"   --->   Operation 30 'read' 'zext_ln160_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln160_24_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_24"   --->   Operation 31 'read' 'zext_ln160_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln160_23_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_23"   --->   Operation 32 'read' 'zext_ln160_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln160_22_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_22"   --->   Operation 33 'read' 'zext_ln160_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln160_21_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln160_21"   --->   Operation 34 'read' 'zext_ln160_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln160_20_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln160_20"   --->   Operation 35 'read' 'zext_ln160_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln160_19_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln160_19"   --->   Operation 36 'read' 'zext_ln160_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln160_18_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_18"   --->   Operation 37 'read' 'zext_ln160_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln160_17_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln160_17"   --->   Operation 38 'read' 'zext_ln160_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln160_16_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln160_16"   --->   Operation 39 'read' 'zext_ln160_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln160_15_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln160_15"   --->   Operation 40 'read' 'zext_ln160_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln160_14_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %zext_ln160_14"   --->   Operation 41 'read' 'zext_ln160_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%map_buf_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %map_buf_load"   --->   Operation 42 'read' 'map_buf_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%half_cast4_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %half_cast4"   --->   Operation 43 'read' 'half_cast4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sub_i_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub_i"   --->   Operation 44 'read' 'sub_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%half_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %half_cast"   --->   Operation 45 'read' 'half_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%half_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %half"   --->   Operation 46 'read' 'half_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%buf0_value_V_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %buf0_value_V_load"   --->   Operation 47 'read' 'buf0_value_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln116_1_cast = zext i4 %zext_ln116_1_read"   --->   Operation 48 'zext' 'zext_ln116_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln160_27_cast = sext i2 %zext_ln160_27_read"   --->   Operation 49 'sext' 'zext_ln160_27_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln160_27_cast_cast = zext i4 %zext_ln160_27_cast"   --->   Operation 50 'zext' 'zext_ln160_27_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln160_26_cast = sext i3 %zext_ln160_26_read"   --->   Operation 51 'sext' 'zext_ln160_26_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln160_26_cast_cast = zext i4 %zext_ln160_26_cast"   --->   Operation 52 'zext' 'zext_ln160_26_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln160_25_cast = sext i3 %zext_ln160_25_read"   --->   Operation 53 'sext' 'zext_ln160_25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln160_25_cast_cast = zext i4 %zext_ln160_25_cast"   --->   Operation 54 'zext' 'zext_ln160_25_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln160_24_cast = zext i4 %zext_ln160_24_read"   --->   Operation 55 'zext' 'zext_ln160_24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln160_23_cast = zext i4 %zext_ln160_23_read"   --->   Operation 56 'zext' 'zext_ln160_23_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln160_22_cast = zext i4 %zext_ln160_22_read"   --->   Operation 57 'zext' 'zext_ln160_22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln160_21_cast = zext i4 %zext_ln160_21_read"   --->   Operation 58 'zext' 'zext_ln160_21_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.35ns)   --->   "%zext_ln160_20_cast_cast = select i1 %zext_ln160_20_read, i32 7, i32 0"   --->   Operation 59 'select' 'zext_ln160_20_cast_cast' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln160_19_cast = sext i2 %zext_ln160_19_read"   --->   Operation 60 'sext' 'zext_ln160_19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln160_19_cast_cast = zext i3 %zext_ln160_19_cast"   --->   Operation 61 'zext' 'zext_ln160_19_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln160_18_cast = zext i3 %zext_ln160_18_read"   --->   Operation 62 'zext' 'zext_ln160_18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln160_17_cast = zext i3 %zext_ln160_17_read"   --->   Operation 63 'zext' 'zext_ln160_17_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.27ns)   --->   "%zext_ln160_16_cast_cast = select i1 %zext_ln160_16_read, i32 3, i32 0"   --->   Operation 64 'select' 'zext_ln160_16_cast_cast' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln160_15_cast = zext i2 %zext_ln160_15_read"   --->   Operation 65 'zext' 'zext_ln160_15_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln160_14_cast = zext i1 %zext_ln160_14_read"   --->   Operation 66 'zext' 'zext_ln160_14_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 71 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 72 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 73 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Out_Buf0_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 74 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 75 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 76 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 77 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 78 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 79 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 81 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Dense_Buf0_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 82 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 83 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.02>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%i_2 = load i5 %i" [src/spmm_device_fpga.cpp:116]   --->   Operation 85 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.63ns)   --->   "%icmp_ln114 = icmp_eq  i5 %i_2, i5 16" [src/spmm_device_fpga.cpp:114]   --->   Operation 86 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 87 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.70ns)   --->   "%add_ln114 = add i5 %i_2, i5 1" [src/spmm_device_fpga.cpp:114]   --->   Operation 88 'add' 'add_ln114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %for.inc.i.split, void %for.inc.loopexit2.exitStub" [src/spmm_device_fpga.cpp:114]   --->   Operation 89 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i5 %i_2" [src/spmm_device_fpga.cpp:116]   --->   Operation 90 'trunc' 'trunc_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.49ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_load_read, i32 %zext_ln160_14_cast, i32 %zext_ln160_15_cast, i32 %zext_ln160_16_cast_cast, i32 %zext_ln160_17_cast, i32 %zext_ln160_18_cast, i32 %zext_ln160_19_cast_cast, i32 %zext_ln160_20_cast_cast, i32 %zext_ln160_21_cast, i32 %zext_ln160_22_cast, i32 %zext_ln160_23_cast, i32 %zext_ln160_24_cast, i32 %zext_ln160_25_cast_cast, i32 %zext_ln160_26_cast_cast, i32 %zext_ln160_27_cast_cast, i32 %zext_ln116_1_cast, i4 %trunc_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 91 'mux' 'tmp' <Predicate = (!icmp_ln114)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln116_2 = trunc i32 %tmp" [src/spmm_device_fpga.cpp:116]   --->   Operation 92 'trunc' 'trunc_ln116_2' <Predicate = (!icmp_ln114)> <Delay = 0.00>
ST_2 : Operation 93 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 93 'mul' 'mul_ln116' <Predicate = (!icmp_ln114)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln114)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 95 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 95 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 96 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 96 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.34>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [src/spmm_device_fpga.cpp:115]   --->   Operation 97 'specpipeline' 'specpipeline_ln115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [src/spmm_device_fpga.cpp:114]   --->   Operation 98 'specloopname' 'specloopname_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln116 = mul i16 %trunc_ln116_2, i16 %K_read" [src/spmm_device_fpga.cpp:116]   --->   Operation 99 'mul' 'mul_ln116' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 100 [1/1] (0.34ns)   --->   "%switch_ln116 = switch i4 %trunc_ln116, void %arrayidx.2.i36.case.15116, i4 0, void %arrayidx.2.i36.case.0101, i4 1, void %arrayidx.2.i36.case.1102, i4 2, void %arrayidx.2.i36.case.2103, i4 3, void %arrayidx.2.i36.case.3104, i4 4, void %arrayidx.2.i36.case.4105, i4 5, void %arrayidx.2.i36.case.5106, i4 6, void %arrayidx.2.i36.case.6107, i4 7, void %arrayidx.2.i36.case.7108, i4 8, void %arrayidx.2.i36.case.8109, i4 9, void %arrayidx.2.i36.case.9110, i4 10, void %arrayidx.2.i36.case.10111, i4 11, void %arrayidx.2.i36.case.11112, i4 12, void %arrayidx.2.i36.case.12113, i4 13, void %arrayidx.2.i36.case.13114, i4 14, void %arrayidx.2.i36.case.14115" [src/spmm_device_fpga.cpp:116]   --->   Operation 100 'switch' 'switch_ln116' <Predicate = true> <Delay = 0.34>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 101 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 101 'call' 'call_ln116' <Predicate = (trunc_ln116 == 14)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 102 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 102 'call' 'call_ln116' <Predicate = (trunc_ln116 == 13)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 103 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 103 'call' 'call_ln116' <Predicate = (trunc_ln116 == 12)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 104 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 104 'call' 'call_ln116' <Predicate = (trunc_ln116 == 11)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 105 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 105 'call' 'call_ln116' <Predicate = (trunc_ln116 == 10)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 106 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 106 'call' 'call_ln116' <Predicate = (trunc_ln116 == 9)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 107 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 107 'call' 'call_ln116' <Predicate = (trunc_ln116 == 8)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 108 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 108 'call' 'call_ln116' <Predicate = (trunc_ln116 == 7)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 109 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 109 'call' 'call_ln116' <Predicate = (trunc_ln116 == 6)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 110 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 110 'call' 'call_ln116' <Predicate = (trunc_ln116 == 5)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 111 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 111 'call' 'call_ln116' <Predicate = (trunc_ln116 == 4)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 112 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 112 'call' 'call_ln116' <Predicate = (trunc_ln116 == 3)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 113 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 113 'call' 'call_ln116' <Predicate = (trunc_ln116 == 2)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 114 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 114 'call' 'call_ln116' <Predicate = (trunc_ln116 == 1)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 115 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 115 'call' 'call_ln116' <Predicate = (trunc_ln116 == 0)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 116 [2/2] (2.66ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 116 'call' 'call_ln116' <Predicate = (trunc_ln116 == 15)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.78>
ST_7 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 117 'call' 'call_ln116' <Predicate = (trunc_ln116 == 14)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 118 [1/1] (0.78ns)   --->   "%add_ln117_15 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 118 'add' 'add_ln117_15' <Predicate = (trunc_ln116 == 14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 119 'call' 'call_ln116' <Predicate = (trunc_ln116 == 13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 120 [1/1] (0.78ns)   --->   "%add_ln117_14 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 120 'add' 'add_ln117_14' <Predicate = (trunc_ln116 == 13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 121 'call' 'call_ln116' <Predicate = (trunc_ln116 == 12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 122 [1/1] (0.78ns)   --->   "%add_ln117_13 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 122 'add' 'add_ln117_13' <Predicate = (trunc_ln116 == 12)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 123 'call' 'call_ln116' <Predicate = (trunc_ln116 == 11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 124 [1/1] (0.78ns)   --->   "%add_ln117_12 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 124 'add' 'add_ln117_12' <Predicate = (trunc_ln116 == 11)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 125 'call' 'call_ln116' <Predicate = (trunc_ln116 == 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 126 [1/1] (0.78ns)   --->   "%add_ln117_11 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 126 'add' 'add_ln117_11' <Predicate = (trunc_ln116 == 10)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 127 'call' 'call_ln116' <Predicate = (trunc_ln116 == 9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 128 [1/1] (0.78ns)   --->   "%add_ln117_10 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 128 'add' 'add_ln117_10' <Predicate = (trunc_ln116 == 9)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 129 'call' 'call_ln116' <Predicate = (trunc_ln116 == 8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 130 [1/1] (0.78ns)   --->   "%add_ln117_9 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 130 'add' 'add_ln117_9' <Predicate = (trunc_ln116 == 8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 131 'call' 'call_ln116' <Predicate = (trunc_ln116 == 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 132 [1/1] (0.78ns)   --->   "%add_ln117_8 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 132 'add' 'add_ln117_8' <Predicate = (trunc_ln116 == 7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 133 'call' 'call_ln116' <Predicate = (trunc_ln116 == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 134 [1/1] (0.78ns)   --->   "%add_ln117_7 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 134 'add' 'add_ln117_7' <Predicate = (trunc_ln116 == 6)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 135 'call' 'call_ln116' <Predicate = (trunc_ln116 == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 136 [1/1] (0.78ns)   --->   "%add_ln117_6 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 136 'add' 'add_ln117_6' <Predicate = (trunc_ln116 == 5)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 137 'call' 'call_ln116' <Predicate = (trunc_ln116 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 138 [1/1] (0.78ns)   --->   "%add_ln117_5 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 138 'add' 'add_ln117_5' <Predicate = (trunc_ln116 == 4)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 139 'call' 'call_ln116' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 140 [1/1] (0.78ns)   --->   "%add_ln117_4 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 140 'add' 'add_ln117_4' <Predicate = (trunc_ln116 == 3)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 141 'call' 'call_ln116' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 142 [1/1] (0.78ns)   --->   "%add_ln117_3 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 142 'add' 'add_ln117_3' <Predicate = (trunc_ln116 == 2)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 143 'call' 'call_ln116' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 144 [1/1] (0.78ns)   --->   "%add_ln117_2 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 144 'add' 'add_ln117_2' <Predicate = (trunc_ln116 == 1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 145 'call' 'call_ln116' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 146 [1/1] (0.78ns)   --->   "%add_ln117_1 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 146 'add' 'add_ln117_1' <Predicate = (trunc_ln116 == 0)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 147 [1/2] (0.00ns)   --->   "%call_ln116 = call void @pe_kernel_0, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %half_read, i16 %mul_ln116" [src/spmm_device_fpga.cpp:116]   --->   Operation 147 'call' 'call_ln116' <Predicate = (trunc_ln116 == 15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 148 [1/1] (0.78ns)   --->   "%add_ln117 = add i16 %mul_ln116, i16 %half_cast_read" [src/spmm_device_fpga.cpp:117]   --->   Operation 148 'add' 'add_ln117' <Predicate = (trunc_ln116 == 15)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.66>
ST_8 : Operation 149 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_15" [src/spmm_device_fpga.cpp:117]   --->   Operation 149 'call' 'call_ln117' <Predicate = (trunc_ln116 == 14)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 150 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_14" [src/spmm_device_fpga.cpp:117]   --->   Operation 150 'call' 'call_ln117' <Predicate = (trunc_ln116 == 13)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 151 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_13" [src/spmm_device_fpga.cpp:117]   --->   Operation 151 'call' 'call_ln117' <Predicate = (trunc_ln116 == 12)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 152 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_12" [src/spmm_device_fpga.cpp:117]   --->   Operation 152 'call' 'call_ln117' <Predicate = (trunc_ln116 == 11)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 153 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_11" [src/spmm_device_fpga.cpp:117]   --->   Operation 153 'call' 'call_ln117' <Predicate = (trunc_ln116 == 10)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 154 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_10" [src/spmm_device_fpga.cpp:117]   --->   Operation 154 'call' 'call_ln117' <Predicate = (trunc_ln116 == 9)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 155 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_9" [src/spmm_device_fpga.cpp:117]   --->   Operation 155 'call' 'call_ln117' <Predicate = (trunc_ln116 == 8)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 156 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_8" [src/spmm_device_fpga.cpp:117]   --->   Operation 156 'call' 'call_ln117' <Predicate = (trunc_ln116 == 7)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 157 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_7" [src/spmm_device_fpga.cpp:117]   --->   Operation 157 'call' 'call_ln117' <Predicate = (trunc_ln116 == 6)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 158 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_6" [src/spmm_device_fpga.cpp:117]   --->   Operation 158 'call' 'call_ln117' <Predicate = (trunc_ln116 == 5)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 159 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_5" [src/spmm_device_fpga.cpp:117]   --->   Operation 159 'call' 'call_ln117' <Predicate = (trunc_ln116 == 4)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 160 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_4" [src/spmm_device_fpga.cpp:117]   --->   Operation 160 'call' 'call_ln117' <Predicate = (trunc_ln116 == 3)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 161 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_3" [src/spmm_device_fpga.cpp:117]   --->   Operation 161 'call' 'call_ln117' <Predicate = (trunc_ln116 == 2)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 162 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_2" [src/spmm_device_fpga.cpp:117]   --->   Operation 162 'call' 'call_ln117' <Predicate = (trunc_ln116 == 1)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 163 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_1" [src/spmm_device_fpga.cpp:117]   --->   Operation 163 'call' 'call_ln117' <Predicate = (trunc_ln116 == 0)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 164 [2/2] (2.66ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117" [src/spmm_device_fpga.cpp:117]   --->   Operation 164 'call' 'call_ln117' <Predicate = (trunc_ln116 == 15)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.38>
ST_9 : Operation 165 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_14_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_15" [src/spmm_device_fpga.cpp:117]   --->   Operation 165 'call' 'call_ln117' <Predicate = (trunc_ln116 == 14)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 166 'br' 'br_ln117' <Predicate = (trunc_ln116 == 14)> <Delay = 0.00>
ST_9 : Operation 167 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_13_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_14" [src/spmm_device_fpga.cpp:117]   --->   Operation 167 'call' 'call_ln117' <Predicate = (trunc_ln116 == 13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 168 'br' 'br_ln117' <Predicate = (trunc_ln116 == 13)> <Delay = 0.00>
ST_9 : Operation 169 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_12_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_13" [src/spmm_device_fpga.cpp:117]   --->   Operation 169 'call' 'call_ln117' <Predicate = (trunc_ln116 == 12)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 170 'br' 'br_ln117' <Predicate = (trunc_ln116 == 12)> <Delay = 0.00>
ST_9 : Operation 171 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_11_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_12" [src/spmm_device_fpga.cpp:117]   --->   Operation 171 'call' 'call_ln117' <Predicate = (trunc_ln116 == 11)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 172 'br' 'br_ln117' <Predicate = (trunc_ln116 == 11)> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_10_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_11" [src/spmm_device_fpga.cpp:117]   --->   Operation 173 'call' 'call_ln117' <Predicate = (trunc_ln116 == 10)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 174 'br' 'br_ln117' <Predicate = (trunc_ln116 == 10)> <Delay = 0.00>
ST_9 : Operation 175 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_9_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_10" [src/spmm_device_fpga.cpp:117]   --->   Operation 175 'call' 'call_ln117' <Predicate = (trunc_ln116 == 9)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 176 'br' 'br_ln117' <Predicate = (trunc_ln116 == 9)> <Delay = 0.00>
ST_9 : Operation 177 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_8_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_9" [src/spmm_device_fpga.cpp:117]   --->   Operation 177 'call' 'call_ln117' <Predicate = (trunc_ln116 == 8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 178 'br' 'br_ln117' <Predicate = (trunc_ln116 == 8)> <Delay = 0.00>
ST_9 : Operation 179 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_7_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_8" [src/spmm_device_fpga.cpp:117]   --->   Operation 179 'call' 'call_ln117' <Predicate = (trunc_ln116 == 7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 180 'br' 'br_ln117' <Predicate = (trunc_ln116 == 7)> <Delay = 0.00>
ST_9 : Operation 181 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_6_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_7" [src/spmm_device_fpga.cpp:117]   --->   Operation 181 'call' 'call_ln117' <Predicate = (trunc_ln116 == 6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 182 'br' 'br_ln117' <Predicate = (trunc_ln116 == 6)> <Delay = 0.00>
ST_9 : Operation 183 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_5_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_6" [src/spmm_device_fpga.cpp:117]   --->   Operation 183 'call' 'call_ln117' <Predicate = (trunc_ln116 == 5)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 184 'br' 'br_ln117' <Predicate = (trunc_ln116 == 5)> <Delay = 0.00>
ST_9 : Operation 185 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_4_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_5" [src/spmm_device_fpga.cpp:117]   --->   Operation 185 'call' 'call_ln117' <Predicate = (trunc_ln116 == 4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 186 'br' 'br_ln117' <Predicate = (trunc_ln116 == 4)> <Delay = 0.00>
ST_9 : Operation 187 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_3_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_4" [src/spmm_device_fpga.cpp:117]   --->   Operation 187 'call' 'call_ln117' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 188 'br' 'br_ln117' <Predicate = (trunc_ln116 == 3)> <Delay = 0.00>
ST_9 : Operation 189 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_2_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_3" [src/spmm_device_fpga.cpp:117]   --->   Operation 189 'call' 'call_ln117' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 190 'br' 'br_ln117' <Predicate = (trunc_ln116 == 2)> <Delay = 0.00>
ST_9 : Operation 191 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_1_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_2" [src/spmm_device_fpga.cpp:117]   --->   Operation 191 'call' 'call_ln117' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 192 'br' 'br_ln117' <Predicate = (trunc_ln116 == 1)> <Delay = 0.00>
ST_9 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117_1" [src/spmm_device_fpga.cpp:117]   --->   Operation 193 'call' 'call_ln117' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 194 'br' 'br_ln117' <Predicate = (trunc_ln116 == 0)> <Delay = 0.00>
ST_9 : Operation 195 [1/2] (0.00ns)   --->   "%call_ln117 = call void @pe_kernel_1, i32 %buf0_value_V_15_load_read, i32 %Dense_Buf0, i32 %Dense_Buf0_1, i32 %Dense_Buf0_2, i32 %Dense_Buf0_3, i32 %Dense_Buf0_4, i32 %Dense_Buf0_5, i32 %Dense_Buf0_6, i32 %Dense_Buf0_7, i32 %Out_Buf0, i32 %Out_Buf0_8, i32 %Out_Buf0_9, i32 %Out_Buf0_10, i32 %Out_Buf0_11, i32 %Out_Buf0_12, i32 %Out_Buf0_13, i32 %Out_Buf0_14, i32 %sub_i_read, i20 %half_cast4_read, i16 %add_ln117" [src/spmm_device_fpga.cpp:117]   --->   Operation 195 'call' 'call_ln117' <Predicate = (trunc_ln116 == 15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx.2.i36.exit100" [src/spmm_device_fpga.cpp:117]   --->   Operation 196 'br' 'br_ln117' <Predicate = (trunc_ln116 == 15)> <Delay = 0.00>
ST_9 : Operation 197 [1/1] (0.38ns)   --->   "%store_ln114 = store i5 %add_ln114, i5 %i" [src/spmm_device_fpga.cpp:114]   --->   Operation 197 'store' 'store_ln114' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln114 = br void %for.inc.i" [src/spmm_device_fpga.cpp:114]   --->   Operation 198 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('i') [54]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'i' [127]  (0.387 ns)

 <State 2>: 1.03ns
The critical path consists of the following:
	'load' operation ('i', src/spmm_device_fpga.cpp:116) on local variable 'i' [130]  (0 ns)
	'mux' operation ('tmp', src/spmm_device_fpga.cpp:116) [139]  (0.493 ns)
	'mul' operation of DSP[141] ('mul_ln116', src/spmm_device_fpga.cpp:116) [141]  (0.535 ns)

 <State 3>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[141] ('mul_ln116', src/spmm_device_fpga.cpp:116) [141]  (0.535 ns)

 <State 4>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[141] ('mul_ln116', src/spmm_device_fpga.cpp:116) [141]  (0.535 ns)

 <State 5>: 0.343ns
The critical path consists of the following:

 <State 6>: 2.66ns
The critical path consists of the following:
	'call' operation ('call_ln116', src/spmm_device_fpga.cpp:116) to 'pe_kernel_0' [149]  (2.66 ns)

 <State 7>: 0.785ns
The critical path consists of the following:
	'add' operation ('add_ln117_15', src/spmm_device_fpga.cpp:117) [145]  (0.785 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'call' operation ('call_ln117', src/spmm_device_fpga.cpp:117) to 'pe_kernel_1' [146]  (2.66 ns)

 <State 9>: 0.387ns
The critical path consists of the following:
	'store' operation ('store_ln114', src/spmm_device_fpga.cpp:114) of variable 'add_ln114', src/spmm_device_fpga.cpp:114 on local variable 'i' [224]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
