NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v2.sv","mvau_stream_tb_v2.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v2.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[203,0,1,"Module","Module"],[204,0,2,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[205,0,1,"Signals","Signals"],[206,0,3,"rst_n","rst_n"],[207,0,3,"in_v","in_v"],[208,0,3,"weights","weights"],[209,0,3,"in_wgt","in_wgt"],[210,0,3,"in_wgt_um","in_wgt_um"],[211,0,3,"in_mat","in_mat"],[212,0,3,"in_act","in_act"],[213,0,3,"mvau_beh","mvau_beh"],[214,0,3,"out_v","out_v"],[215,0,3,"out","out"],[216,0,3,"out_packed","out_packed"],[217,0,3,"test_count","test_count"],[218,0,3,"do_comp","do_comp"],[219,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[220,0,0,"CLK_GEN","CLK_GEN"],[221,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[222,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[223,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"]]);