module top_module (
    input [7:0] in,
    output [31:0] out
);

    // Assign out = {24 copies of the sign bit (bit 7) concatenated with the 8-bit input}
    assign out = { {24{in[7]}}, in };

endmodule