Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 6b36872f7bd542b3b59fa95d33dfbeda --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot single_cycle_processor_top_tb_func_synth xil_defaultlib.single_cycle_processor_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.alu
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.RAM256X1S
Compiling module unisims_ver.LUT6
Compiling module xil_defaultlib.data_memory
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.pc_adder
Compiling module unisims_ver.RAM32M(INIT_A=64'b01100001000000...
Compiling module unisims_ver.RAM32M(INIT_A=64'b01100001000000...
Compiling module unisims_ver.RAM32M(INIT_A=64'b01000001000000...
Compiling module unisims_ver.RAM32M(INIT_A=64'b01000001000000...
Compiling module unisims_ver.RAM32M(INIT_A=64'b01000001000000...
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.single_cycle_processor_top
Compiling module xil_defaultlib.single_cycle_processor_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot single_cycle_processor_top_tb_func_synth
