<profile>

<section name = "Vivado HLS Report for 'Pool'" level="0">
<item name = "Date">Tue Nov 10 19:22:03 2020
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">pool_core</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 11.266 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">20, ?, 0.225 us, ?, 20, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">0, ?, 2 ~ 4751012254769447, -, -, 0 ~ 65535, no</column>
<column name=" + Loop 1.1">0, 4751012254769445, 2 ~ 72495800027, -, -, 0 ~ 65535, no</column>
<column name="  ++ Loop 1.1.1">0, 72495800025, 11 ~ 1106215, -, -, 0 ~ 65535, no</column>
<column name="   +++ Loop 1.1.1.1">0, 1106190, 3 ~ 4338, -, -, 0 ~ 255, no</column>
<column name="    ++++ Loop 1.1.1.1.1">0, 4335, 2 ~ 17, -, -, 0 ~ 255, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 4, -, -, -</column>
<column name="Expression">-, 4, 0, 1130, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 2, 2502, 3303, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 555, -</column>
<column name="Register">-, -, 1356, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 12, 10, 28, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="Pool_AXILiteS_s_axi_U">Pool_AXILiteS_s_axi, 0, 0, 214, 300, 0</column>
<column name="Pool_fadd_32ns_32bkb_U1">Pool_fadd_32ns_32bkb, 0, 2, 205, 390, 0</column>
<column name="Pool_fcmp_32ns_32eOg_U4">Pool_fcmp_32ns_32eOg, 0, 0, 66, 239, 0</column>
<column name="Pool_fdiv_32ns_32cud_U2">Pool_fdiv_32ns_32cud, 0, 0, 761, 994, 0</column>
<column name="Pool_gmem_m_axi_U">Pool_gmem_m_axi, 2, 0, 512, 580, 0</column>
<column name="Pool_udiv_16ns_8nfYi_U5">Pool_udiv_16ns_8nfYi, 0, 0, 202, 123, 0</column>
<column name="Pool_udiv_16ns_8nfYi_U6">Pool_udiv_16ns_8nfYi, 0, 0, 202, 123, 0</column>
<column name="Pool_uitofp_32ns_dEe_U3">Pool_uitofp_32ns_dEe, 0, 0, 340, 554, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="Pool_mac_muladd_1hbi_U8">Pool_mac_muladd_1hbi, i0 * i1 + i2</column>
<column name="Pool_mac_muladd_1hbi_U9">Pool_mac_muladd_1hbi, i0 * i1 + i2</column>
<column name="Pool_mac_muladd_1hbi_U10">Pool_mac_muladd_1hbi, i0 * i1 + i2</column>
<column name="Pool_mul_mul_16s_g8j_U7">Pool_mul_mul_16s_g8j, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ret_V_2_fu_583_p2">*, 2, 0, 20, 32, 16</column>
<column name="ret_V_3_fu_426_p2">*, 0, 0, 41, 8, 8</column>
<column name="ret_V_5_fu_529_p2">*, 2, 0, 20, 32, 16</column>
<column name="add_ln1598_1_fu_509_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln1598_2_fu_534_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln1598_3_fu_539_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln1598_fu_504_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln43_fu_838_p2">+, 0, 0, 48, 48, 48</column>
<column name="add_ln44_fu_638_p2">+, 0, 0, 48, 48, 48</column>
<column name="add_ln45_fu_616_p2">+, 0, 0, 48, 48, 48</column>
<column name="add_ln51_fu_870_p2">+, 0, 0, 56, 49, 49</column>
<column name="add_ln544_1_fu_862_p2">+, 0, 0, 55, 48, 48</column>
<column name="add_ln544_fu_853_p2">+, 0, 0, 39, 32, 32</column>
<column name="c_fu_494_p2">+, 0, 0, 23, 16, 1</column>
<column name="h_V_fu_570_p2">+, 0, 0, 23, 16, 16</column>
<column name="i_fu_519_p2">+, 0, 0, 23, 16, 1</column>
<column name="ii_fu_560_p2">+, 0, 0, 15, 8, 1</column>
<column name="j_fu_549_p2">+, 0, 0, 23, 16, 1</column>
<column name="jj_fu_593_p2">+, 0, 0, 15, 8, 1</column>
<column name="ret_V_12_fu_634_p2">+, 0, 0, 48, 48, 48</column>
<column name="ret_V_15_fu_612_p2">+, 0, 0, 48, 48, 48</column>
<column name="ret_V_9_fu_834_p2">+, 0, 0, 48, 48, 48</column>
<column name="w_V_fu_603_p2">+, 0, 0, 23, 16, 16</column>
<column name="and_ln44_1_fu_819_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln44_fu_813_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln45_1_fu_730_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln45_fu_724_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln24_fu_489_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln25_fu_514_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln26_fu_544_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln36_fu_555_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln37_fu_588_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln44_1_fu_783_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln44_2_fu_795_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln44_3_fu_801_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln44_fu_777_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln45_1_fu_694_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln45_2_fu_706_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln45_3_fu_712_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="icmp_ln45_fu_688_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln879_1_fu_445_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln879_fu_440_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="ap_block_state28_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state35">or, 0, 0, 2, 1, 1</column>
<column name="or_ln29_fu_471_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln44_1_fu_807_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln44_fu_789_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln45_1_fu_718_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln45_fu_700_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln29_1_fu_477_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln29_fu_463_p3">select, 0, 0, 31, 1, 1</column>
<column name="select_ln44_fu_824_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln45_fu_735_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">345, 78, 1, 78</column>
<column name="gmem_ARADDR">21, 4, 32, 128</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="grp_fu_381_p1">15, 3, 32, 96</column>
<column name="i_op_assign_17_reg_227">9, 2, 16, 32</column>
<column name="i_op_assign_18_reg_261">9, 2, 16, 32</column>
<column name="i_op_assign_19_reg_306">9, 2, 8, 16</column>
<column name="i_op_assign_20_reg_329">9, 2, 8, 16</column>
<column name="i_op_assign_reg_296">9, 2, 32, 64</column>
<column name="op_assign_reg_216">9, 2, 16, 32</column>
<column name="phi_mul11_reg_238">9, 2, 16, 32</column>
<column name="phi_mul8_reg_284">9, 2, 16, 32</column>
<column name="ret_V_4_reg_250">9, 2, 32, 64</column>
<column name="ret_V_6_reg_272">9, 2, 32, 64</column>
<column name="sum_3_be_reg_340">21, 4, 32, 128</column>
<column name="sum_3_reg_317">9, 2, 32, 64</column>
<column name="sum_5_reg_356">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CHin_V_read_reg_938">16, 0, 16, 0</column>
<column name="Kx_V_read_reg_922">8, 0, 8, 0</column>
<column name="Ky_V_read_reg_917">8, 0, 8, 0</column>
<column name="Win_V_read_reg_927">16, 0, 16, 0</column>
<column name="add_ln1598_1_reg_1064">16, 0, 16, 0</column>
<column name="add_ln1598_2_reg_1082">16, 0, 16, 0</column>
<column name="add_ln1598_3_reg_1087">32, 0, 32, 0</column>
<column name="add_ln1598_reg_1059">32, 0, 32, 0</column>
<column name="add_ln544_1_reg_1202">48, 0, 48, 0</column>
<column name="ap_CS_fsm">77, 0, 77, 0</column>
<column name="c_reg_1047">16, 0, 16, 0</column>
<column name="gmem_addr_1_read_reg_1187">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_1181">32, 0, 32, 0</column>
<column name="gmem_addr_2_read_reg_1154">32, 0, 32, 0</column>
<column name="gmem_addr_2_reg_1141">32, 0, 32, 0</column>
<column name="gmem_addr_3_read_reg_1147">32, 0, 32, 0</column>
<column name="gmem_addr_3_reg_1135">32, 0, 32, 0</column>
<column name="gmem_addr_reg_1207">32, 0, 32, 0</column>
<column name="i_op_assign_17_reg_227">16, 0, 16, 0</column>
<column name="i_op_assign_18_reg_261">16, 0, 16, 0</column>
<column name="i_op_assign_19_reg_306">8, 0, 8, 0</column>
<column name="i_op_assign_20_reg_329">8, 0, 8, 0</column>
<column name="i_op_assign_reg_296">32, 0, 32, 0</column>
<column name="i_reg_1072">16, 0, 16, 0</column>
<column name="icmp_ln879_reg_1001">1, 0, 1, 0</column>
<column name="ii_reg_1103">8, 0, 8, 0</column>
<column name="j_reg_1095">16, 0, 16, 0</column>
<column name="jj_reg_1123">8, 0, 8, 0</column>
<column name="lhs_V_2_reg_955">8, 0, 16, 8</column>
<column name="mode_V_read_reg_911">2, 0, 2, 0</column>
<column name="op_assign_reg_216">16, 0, 16, 0</column>
<column name="p_cast17_reg_979">30, 0, 49, 19</column>
<column name="p_cast_reg_984">30, 0, 48, 18</column>
<column name="phi_mul11_reg_238">16, 0, 16, 0</column>
<column name="phi_mul8_reg_284">16, 0, 16, 0</column>
<column name="ret_V_16_reg_991">16, 0, 16, 0</column>
<column name="ret_V_2_reg_1113">48, 0, 48, 0</column>
<column name="ret_V_3_reg_969">16, 0, 16, 0</column>
<column name="ret_V_4_reg_250">32, 0, 32, 0</column>
<column name="ret_V_5_reg_1077">48, 0, 48, 0</column>
<column name="ret_V_6_reg_272">32, 0, 32, 0</column>
<column name="ret_V_reg_1108">32, 0, 32, 0</column>
<column name="rhs_V_1_reg_1005">16, 0, 32, 16</column>
<column name="rhs_V_2_reg_1014">16, 0, 48, 32</column>
<column name="rhs_V_reg_962">8, 0, 16, 8</column>
<column name="select_ln29_1_reg_1034">18, 0, 32, 14</column>
<column name="sum_1_reg_1192">32, 0, 32, 0</column>
<column name="sum_3_be_reg_340">32, 0, 32, 0</column>
<column name="sum_3_reg_317">32, 0, 32, 0</column>
<column name="sum_5_reg_356">32, 0, 32, 0</column>
<column name="tmp_3_reg_1166">1, 0, 1, 0</column>
<column name="tmp_6_reg_1161">1, 0, 1, 0</column>
<column name="tmp_7_reg_945">30, 0, 30, 0</column>
<column name="tmp_8_reg_950">30, 0, 30, 0</column>
<column name="tmp_reg_1019">32, 0, 32, 0</column>
<column name="udiv_ln24_reg_996">16, 0, 16, 0</column>
<column name="w_V_reg_1128">16, 0, 16, 0</column>
<column name="zext_ln1598_reg_1039">16, 0, 32, 16</column>
<column name="zext_ln215_1_reg_1029">16, 0, 48, 32</column>
<column name="zext_ln215_reg_1024">16, 0, 32, 16</column>
<column name="zext_ln544_reg_1052">16, 0, 48, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXILiteS_AWVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_AWADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WDATA">in, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_WSTRB">in, 4, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARVALID">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARREADY">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_ARADDR">in, 7, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RDATA">out, 32, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_RRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BVALID">out, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BREADY">in, 1, s_axi, AXILiteS, scalar</column>
<column name="s_axi_AXILiteS_BRESP">out, 2, s_axi, AXILiteS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, Pool, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, Pool, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
