Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon May  8 11:10:57 2023
| Host         : LAPTOP-D88VNJP2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Atg_ram_wrapper_timing_summary_routed.rpt -pb Atg_ram_wrapper_timing_summary_routed.pb -rpx Atg_ram_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Atg_ram_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (294)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (294)
--------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/countB_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/countB_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[1][0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[1][1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[1][2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[1][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[3][0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[3][1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[3][2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[3][3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -44.245   -14636.277                    394                 2146        0.131        0.000                      0                 2146        2.750        0.000                       0                  1169  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -44.245   -14636.277                    394                 2146        0.131        0.000                      0                 2146        2.750        0.000                       0                  1169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          394  Failing Endpoints,  Worst Slack      -44.245ns,  Total Violation   -14636.277ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -44.245ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.091ns  (logic 12.123ns (23.273%)  route 39.968ns (76.727%))
  Logic Levels:           81  (CARRY4=6 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.043 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.043    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.157 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.157    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.271 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.271    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.385    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43_n_0
    SLICE_X25Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.698 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_38/O[3]
                         net (fo=1, routed)           0.632    56.329    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_38_n_4
    SLICE_X22Y16         LUT5 (Prop_lut5_I2_O)        0.306    56.635 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_22/O
                         net (fo=1, routed)           0.159    56.794    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_22_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124    56.918 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_8/O
                         net (fo=3, routed)           0.501    57.419    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_8_n_0
    SLICE_X22Y15         FDRE                                         r  Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.492    12.884    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X22Y15         FDRE                                         r  Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[24]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.240    
    SLICE_X22Y15         FDRE (Setup_fdre_C_D)       -0.067    13.173    Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.173    
                         arrival time                         -57.419    
  -------------------------------------------------------------------
                         slack                                -44.245    

Slack (VIOLATED) :        -44.234ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/max_period_cnt_f_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.071ns  (logic 11.895ns (22.844%)  route 40.176ns (77.156%))
  Logic Levels:           79  (CARRY4=4 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.043 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.043    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.157 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.157    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.470 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43/O[3]
                         net (fo=1, routed)           0.528    55.997    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43_n_4
    SLICE_X22Y25         LUT5 (Prop_lut5_I2_O)        0.306    56.303 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_20/O
                         net (fo=1, routed)           0.295    56.598    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_20_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I5_O)        0.124    56.722 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_1/O
                         net (fo=3, routed)           0.676    57.399    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_1_n_0
    SLICE_X23Y23         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.483    12.875    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X23Y23         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f_reg[16]/C
                         clock pessimism              0.391    13.267    
                         clock uncertainty           -0.035    13.231    
    SLICE_X23Y23         FDRE (Setup_fdre_C_D)       -0.067    13.164    Atg_ram_i/operator_full_1/U0/max_period_cnt_f_reg[16]
  -------------------------------------------------------------------
                         required time                         13.164    
                         arrival time                         -57.399    
  -------------------------------------------------------------------
                         slack                                -44.234    

Slack (VIOLATED) :        -44.229ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_5_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.083ns  (logic 11.781ns (22.619%)  route 40.302ns (77.380%))
  Logic Levels:           78  (CARRY4=3 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.043 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.043    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.356 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48/O[3]
                         net (fo=1, routed)           0.580    55.935    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48_n_4
    SLICE_X20Y19         LUT5 (Prop_lut5_I2_O)        0.306    56.241 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_24/O
                         net (fo=1, routed)           0.295    56.536    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_24_n_0
    SLICE_X21Y18         LUT6 (Prop_lut6_I5_O)        0.124    56.660 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_5/O
                         net (fo=3, routed)           0.751    57.411    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_5_n_0
    SLICE_X26Y18         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_5_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.492    12.884    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X26Y18         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_5_psdsp/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.240    
    SLICE_X26Y18         FDRE (Setup_fdre_C_D)       -0.058    13.182    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_5_psdsp
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -57.411    
  -------------------------------------------------------------------
                         slack                                -44.229    

Slack (VIOLATED) :        -44.223ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_12_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.089ns  (logic 12.009ns (23.055%)  route 40.080ns (76.945%))
  Logic Levels:           80  (CARRY4=5 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.043 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.043    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.157 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.157    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.271 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.271    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.584 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43/O[3]
                         net (fo=1, routed)           0.608    56.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43_n_4
    SLICE_X21Y17         LUT5 (Prop_lut5_I2_O)        0.306    56.497 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_26/O
                         net (fo=1, routed)           0.451    56.949    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_26_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124    57.073 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_12/O
                         net (fo=3, routed)           0.345    57.417    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_12_n_0
    SLICE_X23Y14         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_12_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.493    12.885    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X23Y14         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_12_psdsp/C
                         clock pessimism              0.391    13.277    
                         clock uncertainty           -0.035    13.241    
    SLICE_X23Y14         FDRE (Setup_fdre_C_D)       -0.047    13.194    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_12_psdsp
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                         -57.417    
  -------------------------------------------------------------------
                         slack                                -44.223    

Slack (VIOLATED) :        -44.221ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.077ns  (logic 11.931ns (22.910%)  route 40.146ns (77.090%))
  Logic Levels:           80  (CARRY4=5 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.043 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.043    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.157 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.157    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.271 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.271    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.510 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43/O[2]
                         net (fo=1, routed)           0.906    56.416    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43_n_5
    SLICE_X26Y16         LUT5 (Prop_lut5_I2_O)        0.302    56.718 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_27/O
                         net (fo=1, routed)           0.162    56.880    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_27_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.124    57.004 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13/O
                         net (fo=3, routed)           0.401    57.405    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13_n_0
    SLICE_X27Y15         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.496    12.888    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X27Y15         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13_psdsp/C
                         clock pessimism              0.391    13.280    
                         clock uncertainty           -0.035    13.244    
    SLICE_X27Y15         FDRE (Setup_fdre_C_D)       -0.061    13.183    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13_psdsp
  -------------------------------------------------------------------
                         required time                         13.183    
                         arrival time                         -57.405    
  -------------------------------------------------------------------
                         slack                                -44.221    

Slack (VIOLATED) :        -44.179ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.078ns  (logic 12.009ns (23.060%)  route 40.069ns (76.940%))
  Logic Levels:           80  (CARRY4=5 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.043 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.043    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.157 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.157    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.271 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.271    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    55.584 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43/O[3]
                         net (fo=1, routed)           0.608    56.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43_n_4
    SLICE_X21Y17         LUT5 (Prop_lut5_I2_O)        0.306    56.497 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_26/O
                         net (fo=1, routed)           0.451    56.949    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_26_n_0
    SLICE_X22Y16         LUT6 (Prop_lut6_I5_O)        0.124    57.073 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_12/O
                         net (fo=3, routed)           0.333    57.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_12_n_0
    SLICE_X24Y15         FDRE                                         r  Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.492    12.884    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X24Y15         FDRE                                         r  Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[20]/C
                         clock pessimism              0.391    13.276    
                         clock uncertainty           -0.035    13.240    
    SLICE_X24Y15         FDRE (Setup_fdre_C_D)       -0.013    13.227    Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.227    
                         arrival time                         -57.406    
  -------------------------------------------------------------------
                         slack                                -44.179    

Slack (VIOLATED) :        -44.170ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.046ns  (logic 11.931ns (22.924%)  route 40.115ns (77.076%))
  Logic Levels:           80  (CARRY4=5 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.043 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.043    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.157 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.157    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.271 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.271    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.510 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43/O[2]
                         net (fo=1, routed)           0.906    56.416    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43_n_5
    SLICE_X26Y16         LUT5 (Prop_lut5_I2_O)        0.302    56.718 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_27/O
                         net (fo=1, routed)           0.162    56.880    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_27_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.124    57.004 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13/O
                         net (fo=3, routed)           0.370    57.373    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13_n_0
    SLICE_X29Y16         FDRE                                         r  Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.495    12.887    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X29Y16         FDRE                                         r  Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[19]/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.243    
    SLICE_X29Y16         FDRE (Setup_fdre_C_D)       -0.040    13.203    Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         13.203    
                         arrival time                         -57.373    
  -------------------------------------------------------------------
                         slack                                -44.170    

Slack (VIOLATED) :        -44.154ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/max_period_cnt_f_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.029ns  (logic 11.931ns (22.932%)  route 40.098ns (77.068%))
  Logic Levels:           80  (CARRY4=5 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.043 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/CO[3]
                         net (fo=1, routed)           0.000    55.043    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_0
    SLICE_X25Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.157 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.157    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_48_n_0
    SLICE_X25Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.271 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.271    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_43_n_0
    SLICE_X25Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    55.510 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43/O[2]
                         net (fo=1, routed)           0.906    56.416    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_43_n_5
    SLICE_X26Y16         LUT5 (Prop_lut5_I2_O)        0.302    56.718 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_27/O
                         net (fo=1, routed)           0.162    56.880    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_27_n_0
    SLICE_X26Y16         LUT6 (Prop_lut6_I0_O)        0.124    57.004 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13/O
                         net (fo=3, routed)           0.353    57.356    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_13_n_0
    SLICE_X27Y17         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.494    12.886    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X27Y17         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f_reg[19]/C
                         clock pessimism              0.391    13.278    
                         clock uncertainty           -0.035    13.242    
    SLICE_X27Y17         FDRE (Setup_fdre_C_D)       -0.040    13.202    Atg_ram_i/operator_full_1/U0/max_period_cnt_f_reg[19]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                         -57.356    
  -------------------------------------------------------------------
                         slack                                -44.154    

Slack (VIOLATED) :        -44.142ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_11_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.011ns  (logic 11.685ns (22.467%)  route 40.326ns (77.533%))
  Logic Levels:           77  (CARRY4=2 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.263 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/O[1]
                         net (fo=1, routed)           0.804    56.067    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_6
    SLICE_X27Y18         LUT5 (Prop_lut5_I2_O)        0.303    56.370 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_30/O
                         net (fo=1, routed)           0.151    56.521    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_30_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    56.645 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_11/O
                         net (fo=3, routed)           0.693    57.338    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_11_n_0
    SLICE_X27Y16         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_11_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.495    12.887    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X27Y16         FDRE                                         r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_11_psdsp/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.243    
    SLICE_X27Y16         FDRE (Setup_fdre_C_D)       -0.047    13.196    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_11_psdsp
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                         -57.338    
  -------------------------------------------------------------------
                         slack                                -44.142    

Slack (VIOLATED) :        -44.142ns  (required time - arrival time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.012ns  (logic 11.685ns (22.466%)  route 40.327ns (77.534%))
  Logic Levels:           77  (CARRY4=2 LDCE=1 LUT3=1 LUT4=8 LUT5=41 LUT6=24)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 12.889 - 8.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.659     5.328    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y26         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     5.846 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg[2][0]/Q
                         net (fo=1, routed)           0.960     6.806    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data_reg_n_0_[2][0]
    SLICE_X25Y27         LUT5 (Prop_lut5_I4_O)        0.124     6.930 f  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/led_selec[0]_INST_0/O
                         net (fo=24, routed)          0.804     7.734    Atg_ram_i/op_choser_0/U0/led_select[0]
    SLICE_X25Y29         LUT4 (Prop_lut4_I2_O)        0.124     7.858 r  Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3/O
                         net (fo=7, routed)           0.993     8.851    Atg_ram_i/op_choser_0/U0/value_out_2_reg[3]_i_3_n_0
    SLICE_X24Y28         LDCE (SetClr_ldce_CLR_Q)     0.898     9.749 f  Atg_ram_i/op_choser_0/U0/value_out_2_reg[2]/Q
                         net (fo=95, routed)          1.068    10.817    Atg_ram_i/operator_full_1/U0/value[2]
    SLICE_X27Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.941 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_31/O
                         net (fo=9, routed)           0.874    11.815    Atg_ram_i/operator_full_1/U0/max_period_cnt_f[31]_i_18_n_0
    SLICE_X27Y24         LUT4 (Prop_lut4_I3_O)        0.124    11.939 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50/O
                         net (fo=2, routed)           0.400    12.339    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_50_n_0
    SLICE_X25Y24         LUT6 (Prop_lut6_I0_O)        0.124    12.463 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_32/O
                         net (fo=8, routed)           0.527    12.990    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_53_n_0
    SLICE_X23Y27         LUT6 (Prop_lut6_I5_O)        0.124    13.114 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58/O
                         net (fo=2, routed)           0.596    13.710    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_58_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    13.834 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_34/O
                         net (fo=10, routed)          0.384    14.218    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_54_n_0
    SLICE_X24Y26         LUT5 (Prop_lut5_I4_O)        0.124    14.342 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108/O
                         net (fo=3, routed)           0.519    14.861    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_108_n_0
    SLICE_X25Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.985 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61/O
                         net (fo=2, routed)           0.581    15.566    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_61_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    15.690 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_35/O
                         net (fo=8, routed)           0.717    16.406    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_55_n_0
    SLICE_X22Y25         LUT6 (Prop_lut6_I5_O)        0.124    16.530 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64/O
                         net (fo=2, routed)           0.438    16.969    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_64_n_0
    SLICE_X25Y24         LUT5 (Prop_lut5_I2_O)        0.124    17.093 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_36/O
                         net (fo=10, routed)          0.749    17.842    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_56_n_0
    SLICE_X22Y29         LUT5 (Prop_lut5_I4_O)        0.124    17.966 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114/O
                         net (fo=3, routed)           0.747    18.712    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_114_n_0
    SLICE_X24Y30         LUT6 (Prop_lut6_I2_O)        0.124    18.836 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154/O
                         net (fo=1, routed)           0.162    18.998    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_154_n_0
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.124    19.122 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117/O
                         net (fo=1, routed)           0.855    19.977    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_117_n_0
    SLICE_X24Y25         LUT6 (Prop_lut6_I2_O)        0.124    20.101 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74/O
                         net (fo=1, routed)           0.460    20.561    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_74_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    20.685 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_39/O
                         net (fo=10, routed)          0.412    21.097    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_70_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I4_O)        0.124    21.221 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120/O
                         net (fo=3, routed)           0.458    21.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_120_n_0
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124    21.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77/O
                         net (fo=2, routed)           0.406    22.210    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_77_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    22.334 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_40/O
                         net (fo=8, routed)           0.511    22.845    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_71_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I5_O)        0.124    22.969 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80/O
                         net (fo=1, routed)           0.493    23.462    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_80_n_0
    SLICE_X25Y23         LUT5 (Prop_lut5_I2_O)        0.124    23.586 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_41/O
                         net (fo=10, routed)          0.375    23.961    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_72_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    24.085 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126/O
                         net (fo=3, routed)           0.611    24.697    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_126_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    24.821 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163/O
                         net (fo=1, routed)           0.306    25.126    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_163_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    25.250 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129/O
                         net (fo=1, routed)           0.428    25.679    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_129_n_0
    SLICE_X24Y23         LUT6 (Prop_lut6_I2_O)        0.124    25.803 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90/O
                         net (fo=1, routed)           0.435    26.238    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_90_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    26.362 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_44/O
                         net (fo=10, routed)          0.707    27.069    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_86_n_0
    SLICE_X24Y22         LUT5 (Prop_lut5_I4_O)        0.124    27.193 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132/O
                         net (fo=3, routed)           0.306    27.499    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_132_n_0
    SLICE_X23Y22         LUT4 (Prop_lut4_I2_O)        0.124    27.623 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93/O
                         net (fo=2, routed)           0.399    28.022    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_93_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    28.146 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_45/O
                         net (fo=8, routed)           0.329    28.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_87_n_0
    SLICE_X23Y22         LUT6 (Prop_lut6_I5_O)        0.124    28.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96/O
                         net (fo=1, routed)           0.627    29.226    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_96_n_0
    SLICE_X25Y22         LUT5 (Prop_lut5_I2_O)        0.124    29.350 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_46/O
                         net (fo=10, routed)          0.594    29.944    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0__0_i_88_n_0
    SLICE_X23Y24         LUT5 (Prop_lut5_I4_O)        0.124    30.068 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141/O
                         net (fo=3, routed)           0.460    30.527    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_141_n_0
    SLICE_X23Y23         LUT4 (Prop_lut4_I2_O)        0.124    30.651 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70/O
                         net (fo=2, routed)           0.535    31.187    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_70_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    31.311 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_42/O
                         net (fo=8, routed)           0.791    32.102    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_72_n_0
    SLICE_X21Y25         LUT6 (Prop_lut6_I5_O)        0.124    32.226 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77/O
                         net (fo=1, routed)           0.622    32.848    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_77_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    32.972 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_44/O
                         net (fo=10, routed)          0.344    33.316    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_73_n_0
    SLICE_X23Y21         LUT5 (Prop_lut5_I4_O)        0.124    33.440 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147/O
                         net (fo=3, routed)           0.350    33.790    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_147_n_0
    SLICE_X23Y21         LUT4 (Prop_lut4_I2_O)        0.124    33.914 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80/O
                         net (fo=2, routed)           0.399    34.314    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_80_n_0
    SLICE_X25Y21         LUT5 (Prop_lut5_I2_O)        0.124    34.438 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_45/O
                         net (fo=8, routed)           0.823    35.261    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_74_n_0
    SLICE_X24Y21         LUT5 (Prop_lut5_I4_O)        0.124    35.385 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152/O
                         net (fo=2, routed)           0.512    35.896    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_152_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    36.020 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87/O
                         net (fo=2, routed)           1.022    37.042    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_87_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I3_O)        0.124    37.166 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_47/O
                         net (fo=8, routed)           0.412    37.578    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_88_n_0
    SLICE_X24Y20         LUT6 (Prop_lut6_I5_O)        0.124    37.702 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93/O
                         net (fo=1, routed)           0.488    38.191    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_93_n_0
    SLICE_X25Y20         LUT5 (Prop_lut5_I2_O)        0.124    38.315 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_49/O
                         net (fo=10, routed)          0.366    38.681    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_89_n_0
    SLICE_X24Y19         LUT5 (Prop_lut5_I4_O)        0.124    38.805 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159/O
                         net (fo=3, routed)           0.460    39.265    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_159_n_0
    SLICE_X25Y15         LUT6 (Prop_lut6_I2_O)        0.124    39.389 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206/O
                         net (fo=1, routed)           0.312    39.701    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_206_n_0
    SLICE_X22Y16         LUT5 (Prop_lut5_I4_O)        0.124    39.825 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162/O
                         net (fo=1, routed)           0.563    40.388    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_162_n_0
    SLICE_X25Y16         LUT6 (Prop_lut6_I2_O)        0.124    40.512 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99/O
                         net (fo=1, routed)           0.433    40.946    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_99_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.124    41.070 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_51/O
                         net (fo=10, routed)          0.447    41.516    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_91_n_0
    SLICE_X25Y17         LUT5 (Prop_lut5_I4_O)        0.124    41.640 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165/O
                         net (fo=3, routed)           0.324    41.964    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_165_n_0
    SLICE_X24Y18         LUT4 (Prop_lut4_I2_O)        0.124    42.088 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102/O
                         net (fo=2, routed)           0.403    42.491    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_102_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    42.615 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_52/O
                         net (fo=8, routed)           0.529    43.145    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_104_n_0
    SLICE_X24Y18         LUT6 (Prop_lut6_I5_O)        0.124    43.269 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109/O
                         net (fo=1, routed)           0.291    43.560    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_109_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    43.684 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_54/O
                         net (fo=10, routed)          0.380    44.064    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_105_n_0
    SLICE_X24Y18         LUT5 (Prop_lut5_I4_O)        0.124    44.188 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171/O
                         net (fo=3, routed)           0.719    44.907    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_171_n_0
    SLICE_X26Y18         LUT6 (Prop_lut6_I2_O)        0.124    45.031 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215/O
                         net (fo=1, routed)           0.302    45.333    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_215_n_0
    SLICE_X26Y19         LUT5 (Prop_lut5_I4_O)        0.124    45.457 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174/O
                         net (fo=1, routed)           0.280    45.737    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_174_n_0
    SLICE_X26Y19         LUT6 (Prop_lut6_I2_O)        0.124    45.861 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115/O
                         net (fo=1, routed)           0.389    46.250    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_115_n_0
    SLICE_X25Y19         LUT5 (Prop_lut5_I2_O)        0.124    46.374 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_56/O
                         net (fo=10, routed)          0.541    46.915    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_107_n_0
    SLICE_X23Y15         LUT5 (Prop_lut5_I4_O)        0.124    47.039 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177/O
                         net (fo=3, routed)           0.576    47.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_177_n_0
    SLICE_X29Y14         LUT6 (Prop_lut6_I2_O)        0.124    47.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218/O
                         net (fo=1, routed)           0.295    48.034    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_218_n_0
    SLICE_X29Y13         LUT5 (Prop_lut5_I4_O)        0.124    48.158 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180/O
                         net (fo=1, routed)           0.583    48.741    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_180_n_0
    SLICE_X24Y17         LUT6 (Prop_lut6_I2_O)        0.124    48.865 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126/O
                         net (fo=1, routed)           0.289    49.154    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_126_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    49.278 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_59/O
                         net (fo=10, routed)          0.497    49.775    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_122_n_0
    SLICE_X25Y14         LUT5 (Prop_lut5_I4_O)        0.124    49.899 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131/O
                         net (fo=3, routed)           0.308    50.207    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_131_n_0
    SLICE_X23Y13         LUT6 (Prop_lut6_I2_O)        0.124    50.331 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185/O
                         net (fo=1, routed)           0.284    50.615    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_185_n_0
    SLICE_X25Y13         LUT5 (Prop_lut5_I4_O)        0.124    50.739 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134/O
                         net (fo=1, routed)           0.736    51.475    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_134_n_0
    SLICE_X24Y16         LUT6 (Prop_lut6_I2_O)        0.124    51.599 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62/O
                         net (fo=1, routed)           0.404    52.003    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_62_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    52.127 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_37/O
                         net (fo=7, routed)           1.088    53.215    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_124_n_0
    SLICE_X26Y14         LUT6 (Prop_lut6_I5_O)        0.124    53.339 f  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39/O
                         net (fo=3, routed)           0.461    53.800    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_39_n_0
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.124    53.924 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120/O
                         net (fo=1, routed)           0.425    54.349    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_120_n_0
    SLICE_X25Y18         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    54.929 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58/CO[3]
                         net (fo=1, routed)           0.000    54.929    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_58_n_0
    SLICE_X25Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    55.263 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53/O[1]
                         net (fo=1, routed)           0.804    56.067    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_53_n_6
    SLICE_X27Y18         LUT5 (Prop_lut5_I2_O)        0.303    56.370 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_30/O
                         net (fo=1, routed)           0.151    56.521    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_30_n_0
    SLICE_X27Y18         LUT6 (Prop_lut6_I5_O)        0.124    56.645 r  Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_11/O
                         net (fo=3, routed)           0.695    57.340    Atg_ram_i/operator_full_1/U0/max_period_cnt_f0_i_11_n_0
    SLICE_X27Y13         FDRE                                         r  Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        1.497    12.889    Atg_ram_i/operator_full_1/U0/clk
    SLICE_X27Y13         FDRE                                         r  Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[6]/C
                         clock pessimism              0.391    13.281    
                         clock uncertainty           -0.035    13.245    
    SLICE_X27Y13         FDRE (Setup_fdre_C_D)       -0.047    13.198    Atg_ram_i/operator_full_1/U0/sig_period_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.198    
                         arrival time                         -57.340    
  -------------------------------------------------------------------
                         slack                                -44.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_0/q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_1/q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.565     1.477    Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_0/clk
    SLICE_X18Y5          FDPE                                         r  Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y5          FDPE (Prop_fdpe_C_Q)         0.141     1.618 r  Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_0/q_reg/Q
                         net (fo=1, routed)           0.065     1.684    Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_1/data
    SLICE_X18Y5          FDPE                                         r  Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.833     1.992    Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_1/clk
    SLICE_X18Y5          FDPE                                         r  Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_1/q_reg/C
                         clock pessimism             -0.515     1.477    
    SLICE_X18Y5          FDPE (Hold_fdpe_C_D)         0.075     1.552    Atg_ram_i/axi_traffic_gen_0/inst/ext_sync_flop_1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.555     1.467    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y28         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[0]/Q
                         net (fo=4, routed)           0.079     1.687    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/ram_data[1]_0
    SLICE_X35Y28         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.822     1.981    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y28         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[1]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.075     1.542    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.584     1.496    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y28         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y28         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=1, routed)           0.099     1.736    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0[19]
    SLICE_X42Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     1.781    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X42Y28         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.851     2.010    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y28         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.121     1.631    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.941%)  route 0.100ns (35.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.585     1.497    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y29         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg3_reg[18]/Q
                         net (fo=1, routed)           0.100     1.739    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg3[18]
    SLICE_X42Y28         LUT6 (Prop_lut6_I2_O)        0.045     1.784 r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     1.784    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/reg_data_out[18]
    SLICE_X42Y28         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.851     2.010    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y28         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X42Y28         FDRE (Hold_fdre_C_D)         0.120     1.630    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.584     1.496    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y19         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=1, routed)           0.102     1.739    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0[13]
    SLICE_X38Y19         LUT6 (Prop_lut6_I1_O)        0.045     1.784 r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     1.784    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X38Y19         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.851     2.010    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y19         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.500     1.510    
    SLICE_X38Y19         FDRE (Hold_fdre_C_D)         0.120     1.630    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_0/q_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_1/q_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.568     1.480    Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_0/clk
    SLICE_X10Y5          FDPE                                         r  Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_0/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y5          FDPE (Prop_fdpe_C_Q)         0.164     1.644 r  Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_0/q_reg/Q
                         net (fo=1, routed)           0.056     1.700    Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_1/data
    SLICE_X10Y5          FDPE                                         r  Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_1/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.836     1.995    Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_1/clk
    SLICE_X10Y5          FDPE                                         r  Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_1/q_reg/C
                         clock pessimism             -0.515     1.480    
    SLICE_X10Y5          FDPE (Hold_fdpe_C_D)         0.060     1.540    Atg_ram_i/axi_traffic_gen_0/inst/ext_st_sync_flop_1/q_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.580     1.492    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y23         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=1, routed)           0.086     1.719    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg0[4]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.764 r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X37Y23         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.846     2.005    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y23         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X37Y23         FDRE (Hold_fdre_C_D)         0.091     1.596    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Atg_ram_i/operator_full_2/U0/max_period_cnt_f_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/operator_full_2/U0/max_period_cnt_f0__0_i_2_psdsp/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.555     1.467    Atg_ram_i/operator_full_2/U0/clk
    SLICE_X33Y27         FDRE                                         r  Atg_ram_i/operator_full_2/U0/max_period_cnt_f_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  Atg_ram_i/operator_full_2/U0/max_period_cnt_f_reg[30]/Q
                         net (fo=8, routed)           0.117     1.725    Atg_ram_i/operator_full_2/U0/max_period_cnt_f[30]
    SLICE_X32Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  Atg_ram_i/operator_full_2/U0/max_period_cnt_f0__0_i_2/O
                         net (fo=3, routed)           0.000     1.770    Atg_ram_i/operator_full_2/U0/max_period_cnt_f0__0_i_2_n_0
    SLICE_X32Y27         FDRE                                         r  Atg_ram_i/operator_full_2/U0/max_period_cnt_f0__0_i_2_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.820     1.979    Atg_ram_i/operator_full_2/U0/clk
    SLICE_X32Y27         FDRE                                         r  Atg_ram_i/operator_full_2/U0/max_period_cnt_f0__0_i_2_psdsp/C
                         clock pessimism             -0.499     1.480    
    SLICE_X32Y27         FDRE (Hold_fdre_C_D)         0.121     1.601    Atg_ram_i/operator_full_2/U0/max_period_cnt_f0__0_i_2_psdsp
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/wdata_m_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.979%)  route 0.111ns (44.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.584     1.496    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X43Y27         FDRE                                         r  Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/wdata_m_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/wdata_m_reg[20]/Q
                         net (fo=4, routed)           0.111     1.748    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_wdata[20]
    SLICE_X41Y27         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.850     2.009    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y27         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1_reg[20]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X41Y27         FDRE (Hold_fdre_C_D)         0.070     1.579    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/wdata_m_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.584     1.496    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/s_axi_aclk
    SLICE_X43Y27         FDRE                                         r  Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/wdata_m_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y27         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/static_mrdwr/wdata_m_reg[22]/Q
                         net (fo=4, routed)           0.112     1.749    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_wdata[22]
    SLICE_X40Y27         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=1174, routed)        0.850     2.009    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y27         FDRE                                         r  Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]/C
                         clock pessimism             -0.500     1.509    
    SLICE_X40Y27         FDRE (Hold_fdre_C_D)         0.070     1.579    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/slv_reg1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X35Y28    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X35Y28    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X35Y28    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X35Y28    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/FSM_onehot_countB_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         8.000       7.000      SLICE_X39Y31    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         8.000       7.000      SLICE_X38Y31    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         8.000       7.000      SLICE_X38Y31    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X36Y31    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X39Y31    Atg_ram_i/Ram_IP_0/U0/Ram_IP_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y28    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y28    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y28    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_20_20/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y28    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X34Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X30Y30    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y24    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_ctrl/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_9_9/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y24    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_mask/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y24    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_mask/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X38Y24    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_mask/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y22    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_mask/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         4.000       2.750      SLICE_X42Y22    Atg_ram_i/axi_traffic_gen_0/inst/ATG_MODE_SYSTEM_INIT_TEST.systeminit_top/ATG_SYSINIT_DMG.systeminit_dmg_mask/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_byte_narrow.for_mem_cols[1].mem_reg_0_15_13_13/SP/CLK



