Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date             : Mon Jun 29 20:06:06 2020
| Host             : DESKTOP-II1MO1M running 64-bit major release  (build 9200)
| Command          : report_power -file top_SNN_uart_power_routed.rpt -pb top_SNN_uart_power_summary_routed.pb -rpx top_SNN_uart_power_routed.rpx
| Design           : top_SNN_uart
| Device           : xczu7ev-ffvc1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.423        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.804        |
| Device Static (W)        | 0.619        |
| Effective TJA (C/W)      | 1.0          |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.267 |        4 |       --- |             --- |
| CLB Logic                |     0.124 |   122335 |       --- |             --- |
|   LUT as Logic           |     0.105 |    45740 |    230400 |           19.85 |
|   Register               |     0.011 |    54377 |    460800 |           11.80 |
|   CARRY8                 |     0.005 |      809 |     28800 |            2.81 |
|   LUT as Distributed RAM |     0.003 |      160 |    101760 |            0.16 |
|   LUT as Shift Register  |    <0.001 |       41 |    101760 |            0.04 |
|   BUFG                   |    <0.001 |        2 |        64 |            3.13 |
|   Others                 |     0.000 |     1333 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     7706 |    230400 |            3.34 |
| Signals                  |     0.269 |    80352 |       --- |             --- |
| Block RAM                |     0.074 |       20 |       312 |            6.41 |
| PLL                      |     0.061 |        1 |       --- |             --- |
| DSPs                     |     0.004 |        6 |      1728 |            0.35 |
| I/O                      |     0.004 |        9 |       360 |            2.50 |
| Static Power             |     0.619 |          |           |                 |
| Total                    |     1.423 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+------------+
| Vccint          |       0.850 |     1.006 |       0.866 |      0.140 | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.071 |       0.001 |      0.070 | Unspecified | NA         |
| Vccbram         |       0.850 |     0.007 |       0.005 |      0.002 | Unspecified | NA         |
| Vccaux          |       1.800 |     0.181 |       0.033 |      0.148 | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.057 |       0.002 |      0.055 | Unspecified | NA         |
| Vcco33          |       3.300 |     0.007 |       0.000 |      0.007 | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.026 |       0.000 |      0.026 | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-------------------------------+-----------------+
| Clock              | Domain                        | Constraint (ns) |
+--------------------+-------------------------------+-----------------+
| clk_in1_p          | clk_in1_p                     |             3.3 |
| clk_out1_clk_wiz_0 | U_CLK/inst/clk_out1_clk_wiz_0 |             3.5 |
+--------------------+-------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| top_SNN_uart                             |     0.804 |
|   U_CLK                                  |     0.064 |
|     inst                                 |     0.064 |
|       clkin1_ibufds                      |     0.003 |
|   U_SNN                                  |     0.682 |
|     U_CTRL                               |     0.041 |
|     U_RL                                 |     0.282 |
|       conv_sum                           |     0.005 |
|       interpolation                      |     0.003 |
|       k_mult                             |     0.002 |
|       spike_train                        |     0.082 |
|     U_SNN                                |     0.360 |
|       HIDDEN_LAYER_GEN[1].U_HIDDEN_LAYER |     0.161 |
|       U_CONTROL                          |     0.003 |
|       U_INPUT_LAYER                      |     0.135 |
|       U_OUTPUT_LAYER                     |     0.061 |
|   U_UART                                 |     0.055 |
|     U_DRIVER                             |     0.004 |
|     U_UART                               |     0.052 |
|       fifo_rx_unit                       |     0.050 |
|       uart_rx_unit                       |     0.001 |
+------------------------------------------+-----------+


