;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB 481, -1
	SUB 421, 1
	MOV 130, 127
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	JMN -77, #50
	SUB #0, -5
	JMP 177, 80
	JMN 0, <-25
	JMN -77, #50
	JMN -77, #50
	SUB @0, @2
	SUB @12, @10
	JMN 0, <-25
	SUB @12, @10
	ADD -77, @50
	JMP 177, 80
	JMP -1, <-13
	JMP 177, 80
	JMP -1, <-13
	DJN @771, 500
	DJN @771, 500
	ADD #129, 109
	SUB @12, @10
	SUB #17, @108
	MOV @121, 150
	ADD -77, @50
	JMP <17, <108
	JMP <17, <108
	JMP @12, #260
	DJN @771, 500
	SUB #0, -65
	ADD -77, @50
	ADD -77, @50
	MOV @121, 106
	ADD -77, @50
	JMP @12, #260
	SUB 421, 1
	MOV -1, <-26
	MOV -1, <-26
	SPL -9, @-12
	SPL -9, @-12
	SUB 481, -1
	SUB 421, 1
	MOV 130, 127
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	JMN -77, #50
	SUB #0, -5
	JMP 177, 80
	JMN 0, <-25
	JMN -77, #50
