WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1315844 cumulative IPC: 3.8 (Simulation time: 00 hr 00 min 14 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1315844 cumulative IPC: 3.8 (Simulation time: 00 hr 00 min 14 sec)
Heartbeat CPU 0 instructions: 10000001 cycles: 53727482 heartbeat IPC: 0.1861 cumulative IPC: 0.0954 (Simulation time: 00 hr 03 min 40 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 52411639 cumulative IPC: 0.0954 (Simulation time: 00 hr 03 min 40 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 52411639 cumulative IPC: 0.0954 (Simulation time: 00 hr 03 min 40 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_46B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.0954 instructions: 5000001 cycles: 52411639
CPU 0 Branch Prediction Accuracy: 91.85% MPKI: 21.99 Average ROB Occupancy at Mispredict: 35.38
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.571
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 21.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     649067 HIT:     225907 MISS:     423160
LLC LOAD         ACCESS:     461836 HIT:     102973 MISS:     358863
LLC RFO          ACCESS:      11594 HIT:       3582 MISS:       8012
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     108721 HIT:     108632 MISS:         89
LLC TRANSLATION  ACCESS:      66916 HIT:      10720 MISS:      56196
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1164 cycles
cpu0_DTLB TOTAL        ACCESS:    1282461 HIT:     673073 MISS:     609388
cpu0_DTLB LOAD         ACCESS:    1282461 HIT:     673073 MISS:     609388
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 158.7 cycles
cpu0_ITLB TOTAL        ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB LOAD         ACCESS:          7 HIT:          7 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1587430 HIT:     664473 MISS:     922957
cpu0_L1D LOAD         ACCESS:    1234911 HIT:     434673 MISS:     800238
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     251119 HIT:     219399 MISS:      31720
cpu0_L1D TRANSLATION  ACCESS:     101400 HIT:      10401 MISS:      90999
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 549.9 cycles
cpu0_L1I TOTAL        ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I LOAD         ACCESS:          8 HIT:          8 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:     856734 HIT:     316385 MISS:     540349
cpu0_L2C LOAD         ACCESS:     599143 HIT:     137307 MISS:     461836
cpu0_L2C RFO          ACCESS:      20657 HIT:       9063 MISS:      11594
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     146422 HIT:     146419 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:      90512 HIT:      23596 MISS:      66916
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 932.2 cycles
cpu0_STLB TOTAL        ACCESS:     466544 HIT:     389682 MISS:      76862
cpu0_STLB LOAD         ACCESS:     466544 HIT:     389682 MISS:      76862
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1244 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18385
  ROW_BUFFER_MISS:     404636
 AVG DBUS CONGESTED CYCLE: 3.976
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1396
  FULL:      90072
