<stg><name>extendedKalmanFilter_Pipeline_VITIS_LOOP_58_43</name>


<trans_list>

<trans id="363" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %empty_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %empty_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %empty_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %P_3_3_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_3_3_load

]]></Node>
<StgValue><ssdm name="P_3_3_load_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %P_3_2_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_3_2_load

]]></Node>
<StgValue><ssdm name="P_3_2_load_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %P_3_1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_3_1_load

]]></Node>
<StgValue><ssdm name="P_3_1_load_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %P_3_0_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_3_0_load

]]></Node>
<StgValue><ssdm name="P_3_0_load_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %P_2_3_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_2_3_load

]]></Node>
<StgValue><ssdm name="P_2_3_load_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %P_2_2_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_2_2_load

]]></Node>
<StgValue><ssdm name="P_2_2_load_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %P_2_1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_2_1_load

]]></Node>
<StgValue><ssdm name="P_2_1_load_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %P_2_0_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_2_0_load

]]></Node>
<StgValue><ssdm name="P_2_0_load_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %P_1_3_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_1_3_load

]]></Node>
<StgValue><ssdm name="P_1_3_load_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %P_1_2_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_1_2_load

]]></Node>
<StgValue><ssdm name="P_1_2_load_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %P_1_1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_1_1_load

]]></Node>
<StgValue><ssdm name="P_1_1_load_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %P_1_0_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_1_0_load

]]></Node>
<StgValue><ssdm name="P_1_0_load_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %P_0_3_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_0_3_load

]]></Node>
<StgValue><ssdm name="P_0_3_load_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %P_0_2_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_0_2_load

]]></Node>
<StgValue><ssdm name="P_0_2_load_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %P_0_1_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_0_1_load

]]></Node>
<StgValue><ssdm name="P_0_1_load_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %P_0_0_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %P_0_0_load

]]></Node>
<StgValue><ssdm name="P_0_0_load_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:21 %store_ln58 = store i3 0, i3 %j_3

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %VITIS_LOOP_60_5.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_5.3:0 %j = load i3 %j_3

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_60_5.3:1 %icmp_ln58 = icmp_eq  i3 %j, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_60_5.3:2 %add_ln58 = add i3 %j, i3 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_60_5.3:3 %br_ln58 = br i1 %icmp_ln58, void %VITIS_LOOP_60_5.3.split, void %VITIS_LOOP_69_8.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="3">
<![CDATA[
VITIS_LOOP_60_5.3.split:3 %trunc_ln58 = trunc i3 %j

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
VITIS_LOOP_60_5.3.split:4 %tmp_11 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %P_0_0_load_read, i2 1, i64 %P_0_1_load_read, i2 2, i64 %P_0_2_load_read, i2 3, i64 %P_0_3_load_read, i64 <undef>, i2 %trunc_ln58

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
VITIS_LOOP_60_5.3.split:15 %switch_ln61 = switch i2 %trunc_ln58, void %arrayidx2431.3.case.3, i2 0, void %VITIS_LOOP_60_5.3.split.arrayidx2431.3.exit_crit_edge23, i2 1, void %arrayidx2431.3.case.1, i2 2, void %VITIS_LOOP_60_5.3.split.arrayidx2431.3.exit_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln61"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx2431.3.exit:0 %store_ln58 = store i3 %add_ln58, i3 %j_3

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2431.3.exit:1 %br_ln58 = br void %VITIS_LOOP_60_5.3

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="103" st_id="2" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="104" st_id="3" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="105" st_id="4" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="106" st_id="5" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="107" st_id="6" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="108" st_id="7" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="109" st_id="8" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="110" st_id="9" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="111" st_id="10" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="112" st_id="11" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="113" st_id="12" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="114" st_id="13" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="115" st_id="14" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
VITIS_LOOP_60_5.3.split:7 %tmp_12 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %P_1_0_load_read, i2 1, i64 %P_1_1_load_read, i2 2, i64 %P_1_2_load_read, i2 3, i64 %P_1_3_load_read, i64 <undef>, i2 %trunc_ln58

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="117" st_id="15" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="119" st_id="16" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:5 %mul_3 = dmul i64 %tmp_11, i64 0

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="121" st_id="17" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="123" st_id="18" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="125" st_id="19" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="126" st_id="19" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="127" st_id="20" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="128" st_id="20" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="129" st_id="21" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="130" st_id="21" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="131" st_id="22" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="132" st_id="22" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="133" st_id="23" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="134" st_id="23" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="135" st_id="24" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="137" st_id="25" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="138" st_id="25" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="139" st_id="26" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="140" st_id="26" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="141" st_id="27" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="142" st_id="27" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="143" st_id="27" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
VITIS_LOOP_60_5.3.split:10 %tmp_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %P_2_0_load_read, i2 1, i64 %P_2_1_load_read, i2 2, i64 %P_2_2_load_read, i2 3, i64 %P_2_3_load_read, i64 <undef>, i2 %trunc_ln58

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="144" st_id="28" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="145" st_id="28" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="146" st_id="28" stage="15" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="147" st_id="29" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:6 %add_3 = dadd i64 %mul_3, i64 0

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="148" st_id="29" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:8 %mul_3_1 = dmul i64 %tmp_12, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="149" st_id="29" stage="14" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="150" st_id="30" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="151" st_id="30" stage="13" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="152" st_id="31" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="153" st_id="31" stage="12" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="154" st_id="32" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="155" st_id="32" stage="11" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="156" st_id="33" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="157" st_id="33" stage="10" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="158" st_id="34" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="159" st_id="34" stage="9" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="160" st_id="35" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="161" st_id="35" stage="8" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="162" st_id="36" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="163" st_id="36" stage="7" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="164" st_id="37" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="165" st_id="37" stage="6" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="166" st_id="38" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="167" st_id="38" stage="5" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="168" st_id="39" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="169" st_id="39" stage="4" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="170" st_id="40" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="171" st_id="40" stage="3" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="172" st_id="41" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="173" st_id="41" stage="2" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="174" st_id="42" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:9 %add_3_1 = dadd i64 %add_3, i64 %mul_3_1

]]></Node>
<StgValue><ssdm name="add_3_1"/></StgValue>
</operation>

<operation id="175" st_id="42" stage="1" lat="15">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:11 %mul_3_2 = dmul i64 %tmp_s, i64 0

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="176" st_id="43" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="177" st_id="44" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="178" st_id="45" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="179" st_id="46" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="180" st_id="47" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="181" st_id="48" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="182" st_id="49" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="183" st_id="50" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="184" st_id="51" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="185" st_id="52" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="186" st_id="53" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="187" st_id="54" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="188" st_id="55" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:12 %add_3_2 = dadd i64 %add_3_1, i64 %mul_3_2

]]></Node>
<StgValue><ssdm name="add_3_2"/></StgValue>
</operation>

<operation id="189" st_id="55" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64" op_1_bw="2" op_2_bw="64" op_3_bw="2" op_4_bw="64" op_5_bw="2" op_6_bw="64" op_7_bw="2" op_8_bw="64" op_9_bw="64" op_10_bw="2">
<![CDATA[
VITIS_LOOP_60_5.3.split:13 %tmp_13 = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.4f64.f64.i2, i2 0, i64 %P_3_0_load_read, i2 1, i64 %P_3_1_load_read, i2 2, i64 %P_3_2_load_read, i2 3, i64 %P_3_3_load_read, i64 <undef>, i2 %trunc_ln58

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="190" st_id="56" stage="13" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="191" st_id="57" stage="12" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="192" st_id="58" stage="11" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="193" st_id="59" stage="10" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="194" st_id="60" stage="9" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="195" st_id="61" stage="8" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="196" st_id="62" stage="7" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="197" st_id="63" stage="6" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="198" st_id="64" stage="5" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="199" st_id="65" stage="4" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="200" st_id="66" stage="3" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="201" st_id="67" stage="2" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>

<operation id="214" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_69_8.preheader.exitStub:0 %p_load24 = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load24"/></StgValue>
</operation>

<operation id="215" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_69_8.preheader.exitStub:1 %p_load22 = load i64 %empty_13

]]></Node>
<StgValue><ssdm name="p_load22"/></StgValue>
</operation>

<operation id="216" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_69_8.preheader.exitStub:2 %p_load21 = load i64 %empty_14

]]></Node>
<StgValue><ssdm name="p_load21"/></StgValue>
</operation>

<operation id="217" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_69_8.preheader.exitStub:3 %p_load = load i64 %empty_15

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="218" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_69_8.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out, i64 %p_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="219" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_69_8.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out1, i64 %p_load21

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="220" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_69_8.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out2, i64 %p_load22

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="221" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_69_8.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %p_out3, i64 %p_load24

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="222" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0">
<![CDATA[
VITIS_LOOP_69_8.preheader.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="202" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_60_5.3.split:0 %specpipeline_ln58 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln58"/></StgValue>
</operation>

<operation id="203" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:1 %speclooptripcount_ln58 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln58"/></StgValue>
</operation>

<operation id="204" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_60_5.3.split:2 %specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln58"/></StgValue>
</operation>

<operation id="205" st_id="68" stage="1" lat="13">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split:14 %add_3_3 = dadd i64 %add_3_2, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="add_3_3"/></StgValue>
</operation>

<operation id="206" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split.arrayidx2431.3.exit_crit_edge:0 %store_ln61 = store i64 %add_3_3, i64 %empty_14

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="207" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_60_5.3.split.arrayidx2431.3.exit_crit_edge:1 %br_ln61 = br void %arrayidx2431.3.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="208" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx2431.3.case.1:0 %store_ln61 = store i64 %add_3_3, i64 %empty_13

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="209" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2431.3.case.1:1 %br_ln61 = br void %arrayidx2431.3.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="210" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_60_5.3.split.arrayidx2431.3.exit_crit_edge23:0 %store_ln61 = store i64 %add_3_3, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="211" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_60_5.3.split.arrayidx2431.3.exit_crit_edge23:1 %br_ln61 = br void %arrayidx2431.3.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="212" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx2431.3.case.3:0 %store_ln61 = store i64 %add_3_3, i64 %empty_15

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="213" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln58" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
arrayidx2431.3.case.3:1 %br_ln61 = br void %arrayidx2431.3.exit

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
