# 1 "arch/arm/boot/dts/r7s72100-rskrza1.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/r7s72100-rskrza1.dts"







/dts-v1/;
# 1 "arch/arm/boot/dts/r7s72100.dtsi" 1
# 9 "arch/arm/boot/dts/r7s72100.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/r7s72100-clock.h" 1
# 10 "arch/arm/boot/dts/r7s72100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm/boot/dts/r7s72100.dtsi" 2


/ {
 compatible = "renesas,r7s72100";
 #address-cells = <1>;
 #size-cells = <1>;

 aliases {
  i2c0 = &i2c0;
  i2c1 = &i2c1;
  i2c2 = &i2c2;
  i2c3 = &i2c3;
  spi0 = &spi0;
  spi1 = &spi1;
  spi2 = &spi2;
  spi3 = &spi3;
  spi4 = &spi4;
 };


 b_clk: b {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&cpg_clocks 0>;
  clock-mult = <1>;
  clock-div = <3>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <0>;
   clock-frequency = <400000000>;
   clocks = <&cpg_clocks 1>;
   next-level-cache = <&L2>;
  };
 };


 extal_clk: extal {
  #clock-cells = <0>;
  compatible = "fixed-clock";

  clock-frequency = <0>;
 };

 p0_clk: p0 {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&cpg_clocks 0>;
  clock-mult = <1>;
  clock-div = <12>;
 };

 p1_clk: p1 {
  #clock-cells = <0>;
  compatible = "fixed-factor-clock";
  clocks = <&cpg_clocks 0>;
  clock-mult = <1>;
  clock-div = <6>;
 };

 pmu {
  compatible = "arm,cortex-a9-pmu";
  interrupts-extended = <&gic 1 0 4>;
 };

 rtc_x1_clk: rtc_x1 {
  #clock-cells = <0>;
  compatible = "fixed-clock";

  clock-frequency = <0>;
 };

 rtc_x3_clk: rtc_x3 {
  #clock-cells = <0>;
  compatible = "fixed-clock";

  clock-frequency = <0>;
 };

 soc {
  compatible = "simple-bus";
  interrupt-parent = <&gic>;

  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  L2: cache-controller@3ffff000 {
   compatible = "arm,pl310-cache";
   reg = <0x3ffff000 0x1000>;
   interrupts = <0 8 4>;
   arm,early-bresp-disable;
   arm,full-line-zero-disable;
   cache-unified;
   cache-level = <2>;
  };

  scif0: serial@e8007000 {
   compatible = "renesas,scif-r7s72100", "renesas,scif";
   reg = <0xe8007000 64>;
   interrupts = <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 189 4>;
   clocks = <&mstp4_clks 7>;
   clock-names = "fck";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  scif1: serial@e8007800 {
   compatible = "renesas,scif-r7s72100", "renesas,scif";
   reg = <0xe8007800 64>;
   interrupts = <0 194 4>,
         <0 195 4>,
         <0 196 4>,
         <0 193 4>;
   clocks = <&mstp4_clks 6>;
   clock-names = "fck";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  scif2: serial@e8008000 {
   compatible = "renesas,scif-r7s72100", "renesas,scif";
   reg = <0xe8008000 64>;
   interrupts = <0 198 4>,
         <0 199 4>,
         <0 200 4>,
         <0 197 4>;
   clocks = <&mstp4_clks 5>;
   clock-names = "fck";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  scif3: serial@e8008800 {
   compatible = "renesas,scif-r7s72100", "renesas,scif";
   reg = <0xe8008800 64>;
   interrupts = <0 202 4>,
         <0 203 4>,
         <0 204 4>,
         <0 201 4>;
   clocks = <&mstp4_clks 4>;
   clock-names = "fck";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  scif4: serial@e8009000 {
   compatible = "renesas,scif-r7s72100", "renesas,scif";
   reg = <0xe8009000 64>;
   interrupts = <0 206 4>,
         <0 207 4>,
         <0 208 4>,
         <0 205 4>;
   clocks = <&mstp4_clks 3>;
   clock-names = "fck";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  scif5: serial@e8009800 {
   compatible = "renesas,scif-r7s72100", "renesas,scif";
   reg = <0xe8009800 64>;
   interrupts = <0 210 4>,
         <0 211 4>,
         <0 212 4>,
         <0 209 4>;
   clocks = <&mstp4_clks 2>;
   clock-names = "fck";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  scif6: serial@e800a000 {
   compatible = "renesas,scif-r7s72100", "renesas,scif";
   reg = <0xe800a000 64>;
   interrupts = <0 214 4>,
         <0 215 4>,
         <0 216 4>,
         <0 213 4>;
   clocks = <&mstp4_clks 1>;
   clock-names = "fck";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  scif7: serial@e800a800 {
   compatible = "renesas,scif-r7s72100", "renesas,scif";
   reg = <0xe800a800 64>;
   interrupts = <0 218 4>,
         <0 219 4>,
         <0 220 4>,
         <0 217 4>;
   clocks = <&mstp4_clks 0>;
   clock-names = "fck";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  spi0: spi@e800c800 {
   compatible = "renesas,rspi-r7s72100", "renesas,rspi-rz";
   reg = <0xe800c800 0x24>;
   interrupts = <0 238 4>,
         <0 239 4>,
         <0 240 4>;
   interrupt-names = "error", "rx", "tx";
   clocks = <&mstp10_clks 7>;
   power-domains = <&cpg_clocks>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi1: spi@e800d000 {
   compatible = "renesas,rspi-r7s72100", "renesas,rspi-rz";
   reg = <0xe800d000 0x24>;
   interrupts = <0 241 4>,
         <0 242 4>,
         <0 243 4>;
   interrupt-names = "error", "rx", "tx";
   clocks = <&mstp10_clks 6>;
   power-domains = <&cpg_clocks>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi2: spi@e800d800 {
   compatible = "renesas,rspi-r7s72100", "renesas,rspi-rz";
   reg = <0xe800d800 0x24>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>;
   interrupt-names = "error", "rx", "tx";
   clocks = <&mstp10_clks 5>;
   power-domains = <&cpg_clocks>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi3: spi@e800e000 {
   compatible = "renesas,rspi-r7s72100", "renesas,rspi-rz";
   reg = <0xe800e000 0x24>;
   interrupts = <0 247 4>,
         <0 248 4>,
         <0 249 4>;
   interrupt-names = "error", "rx", "tx";
   clocks = <&mstp10_clks 4>;
   power-domains = <&cpg_clocks>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  spi4: spi@e800e800 {
   compatible = "renesas,rspi-r7s72100", "renesas,rspi-rz";
   reg = <0xe800e800 0x24>;
   interrupts = <0 250 4>,
         <0 251 4>,
         <0 252 4>;
   interrupt-names = "error", "rx", "tx";
   clocks = <&mstp10_clks 3>;
   power-domains = <&cpg_clocks>;
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  usbhs0: usb@e8010000 {
   compatible = "renesas,usbhs-r7s72100", "renesas,rza1-usbhs";
   reg = <0xe8010000 0x1a0>;
   interrupts = <0 41 4>;
   clocks = <&mstp7_clks 1>;
   renesas,buswait = <4>;
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  usbhs1: usb@e8207000 {
   compatible = "renesas,usbhs-r7s72100", "renesas,rza1-usbhs";
   reg = <0xe8207000 0x1a0>;
   interrupts = <0 42 4>;
   clocks = <&mstp7_clks 0>;
   renesas,buswait = <4>;
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  mmcif: mmc@e804c800 {
   compatible = "renesas,mmcif-r7s72100", "renesas,sh-mmcif";
   reg = <0xe804c800 0x80>;
   interrupts = <0 268 4>,
         <0 269 4>,
         <0 267 4>;
   clocks = <&mstp8_clks 4>;
   power-domains = <&cpg_clocks>;
   reg-io-width = <4>;
   bus-width = <8>;
   status = "disabled";
  };

  sdhi0: mmc@e804e000 {
   compatible = "renesas,sdhi-r7s72100";
   reg = <0xe804e000 0x100>;
   interrupts = <0 270 4>,
         <0 271 4>,
         <0 272 4>;

   clocks = <&mstp12_clks 3>,
     <&mstp12_clks 2>;
   clock-names = "core", "cd";
   power-domains = <&cpg_clocks>;
   cap-sd-highspeed;
   cap-sdio-irq;
   status = "disabled";
  };

  sdhi1: mmc@e804e800 {
   compatible = "renesas,sdhi-r7s72100";
   reg = <0xe804e800 0x100>;
   interrupts = <0 273 4>,
         <0 274 4>,
         <0 275 4>;

   clocks = <&mstp12_clks 1>,
     <&mstp12_clks 0>;
   clock-names = "core", "cd";
   power-domains = <&cpg_clocks>;
   cap-sd-highspeed;
   cap-sdio-irq;
   status = "disabled";
  };

  gic: interrupt-controller@e8201000 {
   compatible = "arm,pl390";
   #interrupt-cells = <3>;
   #address-cells = <0>;
   interrupt-controller;
   reg = <0xe8201000 0x1000>,
    <0xe8202000 0x1000>;
  };

  ether: ethernet@e8203000 {
   compatible = "renesas,ether-r7s72100";
   reg = <0xe8203000 0x800>,
         <0xe8204800 0x200>;
   interrupts = <0 327 4>;
   clocks = <&mstp7_clks 4>;
   power-domains = <&cpg_clocks>;
   phy-mode = "mii";
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  ceu: camera@e8210000 {
   reg = <0xe8210000 0x3000>;
   compatible = "renesas,r7s72100-ceu";
   interrupts = <0 332 4>;
   clocks = <&mstp6_clks 6>;
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  wdt: watchdog@fcfe0000 {
   compatible = "renesas,r7s72100-wdt", "renesas,rza-wdt";
   reg = <0xfcfe0000 0x6>;
   interrupts = <0 106 4>;
   clocks = <&p0_clk>;
  };


  cpg_clocks: cpg_clocks@fcfe0000 {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-cpg-clocks",
         "renesas,rz-cpg-clocks";
   reg = <0xfcfe0000 0x18>;
   clocks = <&extal_clk>, <&usb_x1_clk>;
   clock-output-names = "pll", "i", "g";
   #power-domain-cells = <0>;
  };


  mstp3_clks: mstp3_clks@fcfe0420 {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0xfcfe0420 4>;
   clocks = <&p0_clk>;
   clock-indices = <3>;
   clock-output-names = "mtu2";
  };

  mstp4_clks: mstp4_clks@fcfe0424 {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0xfcfe0424 4>;
   clocks = <&p1_clk>, <&p1_clk>, <&p1_clk>, <&p1_clk>,
     <&p1_clk>, <&p1_clk>, <&p1_clk>, <&p1_clk>;
   clock-indices = <
    7 6 5 4
    3 2 1 0
   >;
   clock-output-names = "scif0", "scif1", "scif2", "scif3", "scif4", "scif5", "scif6", "scif7";
  };

  mstp5_clks: mstp5_clks@fcfe0428 {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0xfcfe0428 4>;
   clocks = <&p0_clk>, <&p0_clk>;
   clock-indices = <1 0>;
   clock-output-names = "ostm0", "ostm1";
  };

  mstp6_clks: mstp6_clks@fcfe042c {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0xfcfe042c 4>;
   clocks = <&b_clk>, <&p0_clk>;
   clock-indices = <6 0>;
   clock-output-names = "ceu", "rtc";
  };

  mstp7_clks: mstp7_clks@fcfe0430 {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0xfcfe0430 4>;
   clocks = <&b_clk>, <&p1_clk>, <&p1_clk>;
   clock-indices = <4 1 0>;
   clock-output-names = "ether", "usb0", "usb1";
  };

  mstp8_clks: mstp8_clks@fcfe0434 {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0xfcfe0434 4>;
   clocks = <&p1_clk>;
   clock-indices = <4>;
   clock-output-names = "mmcif";
  };

  mstp9_clks: mstp9_clks@fcfe0438 {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0xfcfe0438 4>;
   clocks = <&p0_clk>, <&p0_clk>, <&p0_clk>, <&p0_clk>, <&b_clk>, <&b_clk>;
   clock-indices = <
    7 6 5 4
    3 2
   >;
   clock-output-names = "i2c0", "i2c1", "i2c2", "i2c3", "spibsc0", "spibsc1";
  };

  mstp10_clks: mstp10_clks@fcfe043c {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0xfcfe043c 4>;
   clocks = <&p1_clk>, <&p1_clk>, <&p1_clk>, <&p1_clk>,
     <&p1_clk>;
   clock-indices = <
    7 6 5 4
    3
   >;
   clock-output-names = "spi0", "spi1", "spi2", "spi3", "spi4";
  };
  mstp12_clks: mstp12_clks@fcfe0444 {
   #clock-cells = <1>;
   compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
   reg = <0xfcfe0444 4>;
   clocks = <&p1_clk>, <&p1_clk>, <&p1_clk>, <&p1_clk>;
   clock-indices = <
    3 2
    1 0
   >;
   clock-output-names = "sdhi00", "sdhi01", "sdhi10", "sdhi11";
  };

  pinctrl: pinctrl@fcfe3000 {
   compatible = "renesas,r7s72100-ports";

   reg = <0xfcfe3000 0x4230>;

   port0: gpio-0 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 0 6>;
   };

   port1: gpio-1 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 16 16>;
   };

   port2: gpio-2 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 32 16>;
   };

   port3: gpio-3 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 48 16>;
   };

   port4: gpio-4 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 64 16>;
   };

   port5: gpio-5 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 80 11>;
   };

   port6: gpio-6 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 96 16>;
   };

   port7: gpio-7 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 112 16>;
   };

   port8: gpio-8 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 128 16>;
   };

   port9: gpio-9 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 144 8>;
   };

   port10: gpio-10 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 160 16>;
   };

   port11: gpio-11 {
    gpio-controller;
    #gpio-cells = <2>;
    gpio-ranges = <&pinctrl 0 176 16>;
   };
  };

  ostm0: timer@fcfec000 {
   compatible = "renesas,r7s72100-ostm", "renesas,ostm";
   reg = <0xfcfec000 0x30>;
   interrupts = <0 102 1>;
   clocks = <&mstp5_clks 1>;
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  ostm1: timer@fcfec400 {
   compatible = "renesas,r7s72100-ostm", "renesas,ostm";
   reg = <0xfcfec400 0x30>;
   interrupts = <0 103 1>;
   clocks = <&mstp5_clks 0>;
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  i2c0: i2c@fcfee000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,riic-r7s72100", "renesas,riic-rz";
   reg = <0xfcfee000 0x44>;
   interrupts = <0 157 4>,
         <0 158 1>,
         <0 159 1>,
         <0 160 4>,
         <0 161 4>,
         <0 162 4>,
         <0 163 4>,
         <0 164 4>;
   interrupt-names = "tei", "ri", "ti", "spi", "sti",
       "naki", "ali", "tmoi";
   clocks = <&mstp9_clks 7>;
   clock-frequency = <100000>;
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  i2c1: i2c@fcfee400 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,riic-r7s72100", "renesas,riic-rz";
   reg = <0xfcfee400 0x44>;
   interrupts = <0 165 4>,
         <0 166 1>,
         <0 167 1>,
         <0 168 4>,
         <0 169 4>,
         <0 170 4>,
         <0 171 4>,
         <0 172 4>;
   interrupt-names = "tei", "ri", "ti", "spi", "sti",
       "naki", "ali", "tmoi";
   clocks = <&mstp9_clks 6>;
   clock-frequency = <100000>;
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  i2c2: i2c@fcfee800 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,riic-r7s72100", "renesas,riic-rz";
   reg = <0xfcfee800 0x44>;
   interrupts = <0 173 4>,
         <0 174 1>,
         <0 175 1>,
         <0 176 4>,
         <0 177 4>,
         <0 178 4>,
         <0 179 4>,
         <0 180 4>;
   interrupt-names = "tei", "ri", "ti", "spi", "sti",
       "naki", "ali", "tmoi";
   clocks = <&mstp9_clks 5>;
   clock-frequency = <100000>;
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  i2c3: i2c@fcfeec00 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "renesas,riic-r7s72100", "renesas,riic-rz";
   reg = <0xfcfeec00 0x44>;
   interrupts = <0 181 4>,
         <0 182 1>,
         <0 183 1>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>;
   interrupt-names = "tei", "ri", "ti", "spi", "sti",
       "naki", "ali", "tmoi";
   clocks = <&mstp9_clks 4>;
   clock-frequency = <100000>;
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  irqc: interrupt-controller@fcfef800 {
   compatible = "renesas,r7s72100-irqc",
         "renesas,rza1-irqc";
   #interrupt-cells = <2>;
   #address-cells = <0>;
   interrupt-controller;
   reg = <0xfcfef800 0x6>;
   interrupt-map =
    <0 0 &gic 0 0 4>,
    <1 0 &gic 0 1 4>,
    <2 0 &gic 0 2 4>,
    <3 0 &gic 0 3 4>,
    <4 0 &gic 0 4 4>,
    <5 0 &gic 0 5 4>,
    <6 0 &gic 0 6 4>,
    <7 0 &gic 0 7 4>;
   interrupt-map-mask = <7 0>;
  };

  mtu2: timer@fcff0000 {
   compatible = "renesas,mtu2-r7s72100", "renesas,mtu2";
   reg = <0xfcff0000 0x400>;
   interrupts = <0 107 4>;
   interrupt-names = "tgi0a";
   clocks = <&mstp3_clks 3>;
   clock-names = "fck";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };

  rtc: rtc@fcff1000 {
   compatible = "renesas,r7s72100-rtc", "renesas,sh-rtc";
   reg = <0xfcff1000 0x2e>;
   interrupts = <0 276 4>,
         <0 277 4>,
         <0 278 4>;
   interrupt-names = "alarm", "period", "carry";
   clocks = <&mstp6_clks 0>, <&rtc_x1_clk>,
     <&rtc_x3_clk>, <&extal_clk>;
   clock-names = "fck", "rtc_x1", "rtc_x3", "extal";
   power-domains = <&cpg_clocks>;
   status = "disabled";
  };
 };

 usb_x1_clk: usb_x1 {
  #clock-cells = <0>;
  compatible = "fixed-clock";

  clock-frequency = <0>;
 };
};
# 10 "arch/arm/boot/dts/r7s72100-rskrza1.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm/boot/dts/r7s72100-rskrza1.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 12 "arch/arm/boot/dts/r7s72100-rskrza1.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/r7s72100-pinctrl.h" 1
# 13 "arch/arm/boot/dts/r7s72100-rskrza1.dts" 2

/ {
 model = "RSKRZA1";
 compatible = "renesas,rskrza1", "renesas,r7s72100";

 aliases {
  serial0 = &scif2;
 };

 chosen {
  bootargs = "ignore_loglevel";
  stdout-path = "serial0:115200n8";
 };

 memory@8000000 {
  device_type = "memory";
  reg = <0x08000000 0x02000000>;
 };

 keyboard {
  compatible = "gpio-keys";

  pinctrl-names = "default";
  pinctrl-0 = <&keyboard_pins>;

  key-1 {
   interrupt-parent = <&irqc>;
   interrupts = <3 (2 | 1)>;
   linux,code = <2>;
   label = "SW1";
   wakeup-source;
  };

  key-2 {
   interrupt-parent = <&irqc>;
   interrupts = <2 (2 | 1)>;
   linux,code = <3>;
   label = "SW2";
   wakeup-source;
  };

  key-3 {
   interrupt-parent = <&irqc>;
   interrupts = <5 (2 | 1)>;
   linux,code = <4>;
   label = "SW3";
   wakeup-source;
  };
 };

 lbsc {
  #address-cells = <1>;
  #size-cells = <1>;
 };

 leds {
  compatible = "gpio-leds";

  led0 {
   gpios = <&port7 1 1>;
  };

  led1 {
   gpios = <&io_expander1 0 1>;
  };

  led2 {
   gpios = <&io_expander1 1 1>;
  };

  led3 {
   gpios = <&io_expander1 2 1>;
  };
 };
};

&extal_clk {
 clock-frequency = <13330000>;
};

&i2c3 {
 pinctrl-names = "default";
 pinctrl-0 = <&i2c3_pins>;
 status = "okay";

 clock-frequency = <400000>;

 io_expander1: gpio@20 {
  compatible = "onnn,cat9554";
  reg = <0x20>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 io_expander2: gpio@21 {
  compatible = "onnn,cat9554";
  reg = <0x21>;
  gpio-controller;
  #gpio-cells = <2>;
 };

 eeprom@50 {
  compatible = "renesas,r1ex24016", "atmel,24c16";
  reg = <0x50>;
  pagesize = <16>;
 };
};

&usb_x1_clk {
 clock-frequency = <48000000>;
};

&rtc_x1_clk {
 clock-frequency = <32768>;
};

&pinctrl {

 i2c3_pins: i2c3 {
  pinmux = <((1) * 16 + (6) | (1 << 16))>,
    <((1) * 16 + (7) | (1 << 16))>;
 };

 keyboard_pins: keyboard {
  pinmux = <((1) * 16 + (9) | (3 << 16))>,
    <((1) * 16 + (8) | (3 << 16))>,
    <((1) * 16 + (11) | (3 << 16))>;
 };


 scif2_pins: serial2 {
  pinmux = <((3) * 16 + (0) | (6 << 16))>,
    <((3) * 16 + (2) | (4 << 16))>;
 };


 ether_pins: ether {

  pinmux = <((1) * 16 + (14) | (4 << 16))>,
    <((5) * 16 + (9) | (2 << 16))>,
    <((3) * 16 + (3) | (2 << 16))>,
    <((3) * 16 + (4) | (2 << 16))>,
    <((3) * 16 + (5) | (2 << 16))>,
    <((3) * 16 + (6) | (2 << 16))>,
    <((2) * 16 + (0) | (2 << 16))>,
    <((2) * 16 + (1) | (2 << 16))>,
    <((2) * 16 + (2) | (2 << 16))>,
    <((2) * 16 + (3) | (2 << 16))>,
    <((2) * 16 + (4) | (2 << 16))>,
    <((2) * 16 + (5) | (2 << 16))>,
    <((2) * 16 + (6) | (2 << 16))>,
    <((2) * 16 + (7) | (2 << 16))>,
    <((2) * 16 + (8) | (2 << 16))>,
    <((2) * 16 + (9) | (2 << 16))>,
    <((2) * 16 + (10) | (2 << 16))>,
    <((2) * 16 + (11) | (2 << 16))>;
 };


 sdhi1_pins: sdhi1 {
  pinmux = <((3) * 16 + (8) | (7 << 16))>,
    <((3) * 16 + (9) | (7 << 16))>,
    <((3) * 16 + (10) | (7 << 16))>,
    <((3) * 16 + (11) | (7 << 16))>,
    <((3) * 16 + (12) | (7 << 16))>,
    <((3) * 16 + (13) | (7 << 16))>,
    <((3) * 16 + (14) | (7 << 16))>,
    <((3) * 16 + (15) | (7 << 16))>;
 };
};

&mtu2 {
 status = "okay";
};

&ether {
 pinctrl-names = "default";
 pinctrl-0 = <&ether_pins>;
 status = "okay";
 renesas,no-ether-link;
 phy-handle = <&phy0>;
 phy0: ethernet-phy@0 {
  compatible = "ethernet-phy-idb824.2814",
        "ethernet-phy-ieee802.3-c22";
  reg = <0>;
 };
};

&sdhi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&sdhi1_pins>;
 bus-width = <4>;
 status = "okay";
};

&ostm0 {
 status = "okay";
};

&ostm1 {
 status = "okay";
};

&rtc {
 status = "okay";
};

&scif2 {
 pinctrl-names = "default";
 pinctrl-0 = <&scif2_pins>;
 status = "okay";
};
