
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036362                       # Number of seconds simulated
sim_ticks                                 36361592688                       # Number of ticks simulated
final_tick                               565925972625                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 244726                       # Simulator instruction rate (inst/s)
host_op_rate                                   317057                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2759871                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912716                       # Number of bytes of host memory used
host_seconds                                 13175.11                       # Real time elapsed on the host
sim_insts                                  3224292143                       # Number of instructions simulated
sim_ops                                    4177262278                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2161664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2364672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1846656                       # Number of bytes read from this memory
system.physmem.bytes_read::total              6377856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1279488                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1279488                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16888                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        18474                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        14427                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 49827                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9996                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9996                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59449101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     65032135                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52803                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     50785894                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               175400898                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35202                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45763                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52803                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             133768                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35187898                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35187898                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35187898                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59449101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     65032135                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52803                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     50785894                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              210588795                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87198065                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30982712                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25409832                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2014734                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13264972                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12096695                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164503                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87380                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32034945                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170137534                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30982712                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15261198                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36580780                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10808234                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7433647                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15675152                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807639                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84810032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.465691                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326471                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48229252     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3650824      4.30%     61.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3196861      3.77%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3440153      4.06%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023008      3.56%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1581877      1.87%     74.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027225      1.21%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701118      3.18%     78.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17959714     21.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84810032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355314                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951162                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33699418                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7015606                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34797644                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       543136                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8754219                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5078057                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6666                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201820997                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50977                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8754219                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35361953                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3337943                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       981818                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33643802                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2730289                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195001780                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        13268                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1702506                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750900                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          204                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270774651                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909325530                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909325530                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102515387                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34165                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18127                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7256752                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19254591                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10030743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241537                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3542622                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183911803                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34135                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147779123                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       282438                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60975117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186438144                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         2091                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84810032                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742472                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.904725                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30543416     36.01%     36.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17773839     20.96%     56.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12159133     14.34%     71.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7651875      9.02%     80.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7472712      8.81%     89.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4451173      5.25%     94.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3370612      3.97%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       737168      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       650104      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84810032                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082137     70.02%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            40      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        205637     13.31%     83.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       257746     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121590664     82.28%     82.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014816      1.36%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15751627     10.66%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8405994      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147779123                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694752                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1545560                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010459                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382196272                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244922113                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143638301                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149324683                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       265247                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7042462                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          517                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1082                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289070                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          571                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8754219                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2559075                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161215                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183945938                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       309004                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19254591                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10030743                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18113                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115753                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6668                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1082                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232452                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1126249                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2358701                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145204944                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14803967                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2574175                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22978735                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20586393                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8174768                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.665231                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143784430                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143638301                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93723401                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261706032                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.647265                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358125                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61527597                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040391                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76055813                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609633                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.165719                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30740993     40.42%     40.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20448773     26.89%     67.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8373544     11.01%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4287450      5.64%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3695868      4.86%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1816246      2.39%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2015692      2.65%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1013121      1.33%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3664126      4.82%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76055813                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3664126                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256341204                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376661473                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2388033                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.871981                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.871981                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146814                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146814                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655625612                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197043262                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189248668                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87198065                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30571970                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24845706                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2083849                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12911598                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11948625                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3228979                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88457                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30678321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             169501522                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30571970                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15177604                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37294497                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11199371                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7085414                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15027549                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       898166                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84126999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.489505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.298346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46832502     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3270326      3.89%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2655801      3.16%     62.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6440488      7.66%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1753260      2.08%     72.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2245894      2.67%     75.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1617397      1.92%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          906377      1.08%     78.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18404954     21.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84126999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.350604                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.943868                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        32094755                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6898871                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35862957                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       243410                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9026997                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5222423                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        42077                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     202679873                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83790                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9026997                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34446978                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1451808                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1975299                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33698086                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3527823                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     195519012                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        32033                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1463812                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1095461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1385                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    273687058                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    912791610                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    912791610                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    167879451                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105807580                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40472                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22934                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9676290                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18231463                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9284983                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       146358                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3015577                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         184922817                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39006                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146925148                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       286932                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63842980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    195026686                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6482                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84126999                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.746468                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.885060                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29653167     35.25%     35.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17979571     21.37%     56.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11773540     13.99%     70.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8706021     10.35%     80.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7481821      8.89%     89.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3887392      4.62%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3311967      3.94%     98.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       623772      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       709748      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84126999                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         860794     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174376     14.42%     85.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173828     14.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    122413978     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2091605      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16261      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14588139      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7815165      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146925148                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.684959                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1209007                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008229                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    379473234                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248805440                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    143189991                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148134155                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       552388                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7182820                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2880                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          638                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2375132                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9026997                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         603959                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        80820                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    184961825                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       402734                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18231463                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9284983                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22744                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72459                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          638                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1246988                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1170459                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2417447                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    144596897                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13688483                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2328251                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21298643                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20397862                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7610160                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.658258                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             143284848                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            143189991                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93316216                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        263464303                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.642123                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354189                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98349904                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120783138                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64179649                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32524                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2088469                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75100002                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.608297                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135025                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29629023     39.45%     39.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20615315     27.45%     66.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8391108     11.17%     78.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4715498      6.28%     84.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3851597      5.13%     89.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1564844      2.08%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1859460      2.48%     94.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       933511      1.24%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3539646      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75100002                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98349904                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120783138                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17958494                       # Number of memory references committed
system.switch_cpus1.commit.loads             11048643                       # Number of loads committed
system.switch_cpus1.commit.membars              16262                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17354245                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108829944                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2458941                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3539646                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256523143                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          378958258                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44631                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3071066                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98349904                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120783138                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98349904                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.886611                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.886611                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.127891                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.127891                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       650510242                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197885946                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      187004750                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32524                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87197870                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31044936                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27147419                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1961401                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     15590019                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14941545                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2229233                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        62202                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     36605224                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             172785156                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31044936                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     17170778                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35569864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9631432                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4363487                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         18043924                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       776138                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     84197443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.361854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.169890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        48627579     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1761303      2.09%     59.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3227351      3.83%     63.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3022877      3.59%     67.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         4991071      5.93%     73.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5183525      6.16%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1225360      1.46%     80.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          923664      1.10%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15234713     18.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     84197443                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356029                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981530                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        37758059                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4224806                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34423984                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       137399                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       7653194                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3373047                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5656                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     193275700                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1389                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       7653194                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        39342675                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1572806                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       470193                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32961414                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2197160                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188199949                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        752246                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       884710                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    249793694                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    856619876                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    856619876                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    162841323                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        86952245                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        22198                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        10844                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5884022                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     28994353                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6293066                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       105389                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2189438                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178164508                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        21670                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150458735                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       198616                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     53268300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    146353518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     84197443                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.786975                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.840045                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29162256     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     15674360     18.62%     53.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13745191     16.32%     69.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8377791      9.95%     79.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8765937     10.41%     89.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      5176631      6.15%     96.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2271282      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       605935      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       418060      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     84197443                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         592000     66.35%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     66.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        190272     21.32%     87.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       110031     12.33%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117991532     78.42%     78.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1184681      0.79%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        10828      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     25929946     17.23%     96.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      5341748      3.55%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150458735                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.725486                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             892303                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005931                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    386205832                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    231454954                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145576867                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151351038                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       368767                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      8242658                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          994                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          477                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1537755                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       7653194                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         935765                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        62965                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178186182                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       208951                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     28994353                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6293066                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        10844                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         32971                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          261                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          477                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1046291                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1153615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2199906                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147663331                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     24927339                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2795404                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            30140733                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22326282                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           5213394                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.693428                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145738388                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145576867                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89454800                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        218200273                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.669500                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.409966                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    109435222                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124290520                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     53896237                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        21652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1966604                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76544249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.623773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.320503                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     35214888     46.01%     46.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16215665     21.18%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9076125     11.86%     79.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3070670      4.01%     83.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2944320      3.85%     86.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1232106      1.61%     88.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3298450      4.31%     92.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       954115      1.25%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4537910      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76544249                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    109435222                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124290520                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              25506974                       # Number of memory references committed
system.switch_cpus2.commit.loads             20751663                       # Number of loads committed
system.switch_cpus2.commit.membars              10826                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19466143                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108490941                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1677910                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4537910                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           250193096                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364033205                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3000427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          109435222                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124290520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    109435222                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.796799                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.796799                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.255022                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.255022                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       683155340                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190762974                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199315463                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         21652                       # number of misc regfile writes
system.l20.replacements                         16898                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          677010                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27138                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.946938                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.876142                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.944301                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5798.107096                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4424.072461                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001355                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000385                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.566221                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.432038                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79064                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79064                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17793                       # number of Writeback hits
system.l20.Writeback_hits::total                17793                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79064                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79064                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79064                       # number of overall hits
system.l20.overall_hits::total                  79064                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16888                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16898                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16888                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16898                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16888                       # number of overall misses
system.l20.overall_misses::total                16898                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2195657512                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2196862707                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2195657512                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2196862707                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2195657512                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2196862707                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95952                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95962                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17793                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17793                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95952                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95962                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95952                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95962                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.176005                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.176091                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.176005                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.176091                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.176005                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.176091                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130012.879678                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130007.261629                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130012.879678                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130007.261629                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130012.879678                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130007.261629                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4217                       # number of writebacks
system.l20.writebacks::total                     4217                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16888                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16898                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16888                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16898                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16888                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16898                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2036691862                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2037803153                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2036691862                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2037803153                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2036691862                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2037803153                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.176005                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.176091                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.176005                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.176091                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.176005                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.176091                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120599.944458                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120594.339744                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120599.944458                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120594.339744                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120599.944458                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120594.339744                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         18488                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          728410                       # Total number of references to valid blocks.
system.l21.sampled_refs                         28728                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.355402                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          244.417054                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.008229                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3622.298032                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6365.276685                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.023869                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000782                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.353740                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.621609                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        53081                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  53081                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           19574                       # number of Writeback hits
system.l21.Writeback_hits::total                19574                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        53081                       # number of demand (read+write) hits
system.l21.demand_hits::total                   53081                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        53081                       # number of overall hits
system.l21.overall_hits::total                  53081                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        18474                       # number of ReadReq misses
system.l21.ReadReq_misses::total                18487                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        18474                       # number of demand (read+write) misses
system.l21.demand_misses::total                 18487                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        18474                       # number of overall misses
system.l21.overall_misses::total                18487                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1424385                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   2449344533                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     2450768918                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1424385                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   2449344533                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2450768918                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1424385                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   2449344533                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2450768918                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71555                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71568                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        19574                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            19574                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71555                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71568                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71555                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71568                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.258179                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.258314                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.258179                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.258314                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.258179                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.258314                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 132583.335120                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 132567.150863                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 132583.335120                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 132567.150863                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 109568.076923                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 132583.335120                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 132567.150863                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3466                       # number of writebacks
system.l21.writebacks::total                     3466                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        18474                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           18487                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        18474                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            18487                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        18474                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           18487                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2275224796                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2276527375                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2275224796                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2276527375                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1302579                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2275224796                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2276527375                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.258179                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.258314                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.258179                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.258314                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.258179                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.258314                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 123158.211324                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 123142.066046                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 123158.211324                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 123142.066046                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 100198.384615                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 123158.211324                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 123142.066046                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         14442                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          206084                       # Total number of references to valid blocks.
system.l22.sampled_refs                         26730                       # Sample count of references to valid blocks.
system.l22.avg_refs                          7.709839                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          410.414205                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.209387                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  6085.058732                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5784.317676                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.033400                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000668                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.495203                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.470729                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        39606                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  39606                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           11212                       # number of Writeback hits
system.l22.Writeback_hits::total                11212                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        39606                       # number of demand (read+write) hits
system.l22.demand_hits::total                   39606                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        39606                       # number of overall hits
system.l22.overall_hits::total                  39606                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        14428                       # number of ReadReq misses
system.l22.ReadReq_misses::total                14443                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        14428                       # number of demand (read+write) misses
system.l22.demand_misses::total                 14443                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        14428                       # number of overall misses
system.l22.overall_misses::total                14443                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2398918                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1751359178                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1753758096                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2398918                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1751359178                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1753758096                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2398918                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1751359178                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1753758096                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        54034                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              54049                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        11212                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            11212                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        54034                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               54049                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        54034                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              54049                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.267017                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.267220                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.267017                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.267220                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.267017                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.267220                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 121386.136540                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 121426.164647                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 121386.136540                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 121426.164647                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 159927.866667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 121386.136540                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 121426.164647                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2313                       # number of writebacks
system.l22.writebacks::total                     2313                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        14428                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           14443                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        14428                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            14443                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        14428                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           14443                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1615379352                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1617637819                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1615379352                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1617637819                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2258467                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1615379352                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1617637819                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267017                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.267220                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.267017                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.267220                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.267017                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.267220                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111961.418908                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 112001.510697                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 111961.418908                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 112001.510697                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 150564.466667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 111961.418908                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 112001.510697                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997702                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015682802                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846696.003636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997702                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15675141                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15675141                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15675141                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15675141                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15675141                       # number of overall hits
system.cpu0.icache.overall_hits::total       15675141                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15675152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15675152                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15675152                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15675152                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15675152                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15675152                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95952                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191901308                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96208                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1994.650216                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496060                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503940                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084000                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11636818                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11636818                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17206                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17206                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19346258                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19346258                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19346258                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19346258                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357446                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357446                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           85                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357531                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357531                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357531                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357531                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14678070995                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14678070995                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8126485                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8126485                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14686197480                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14686197480                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14686197480                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14686197480                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11994264                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11994264                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19703789                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19703789                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19703789                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19703789                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029801                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029801                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000011                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018145                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018145                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018145                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018145                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41063.743880                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41063.743880                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 95605.705882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 95605.705882                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41076.710775                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41076.710775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41076.710775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41076.710775                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17793                       # number of writebacks
system.cpu0.dcache.writebacks::total            17793                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261494                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261494                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261579                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261579                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261579                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261579                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95952                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95952                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95952                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95952                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95952                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95952                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2865037523                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2865037523                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2865037523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2865037523                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2865037523                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2865037523                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008000                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008000                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004870                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004870                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004870                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004870                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29859.070400                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29859.070400                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29859.070400                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29859.070400                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29859.070400                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29859.070400                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996713                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020108287                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056669.933468                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996713                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15027532                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15027532                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15027532                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15027532                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15027532                       # number of overall hits
system.cpu1.icache.overall_hits::total       15027532                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1838884                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1838884                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1838884                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1838884                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1838884                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1838884                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15027549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15027549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15027549                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15027549                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15027549                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15027549                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 108169.647059                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 108169.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 108169.647059                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 108169.647059                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1437385                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1437385                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1437385                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1437385                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 110568.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 110568.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71555                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181043827                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71811                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2521.115525                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.704113                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.295887                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901188                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098812                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10394341                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10394341                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6877328                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6877328                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22336                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22336                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16262                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16262                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17271669                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17271669                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17271669                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17271669                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       155241                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       155241                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       155241                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        155241                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       155241                       # number of overall misses
system.cpu1.dcache.overall_misses::total       155241                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8722549194                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8722549194                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8722549194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8722549194                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8722549194                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8722549194                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10549582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10549582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6877328                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6877328                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22336                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16262                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17426910                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17426910                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17426910                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17426910                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014715                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014715                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008908                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008908                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008908                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008908                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56187.148975                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56187.148975                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56187.148975                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56187.148975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56187.148975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56187.148975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19574                       # number of writebacks
system.cpu1.dcache.writebacks::total            19574                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83686                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83686                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83686                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83686                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83686                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71555                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71555                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71555                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71555                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71555                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71555                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2871017970                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2871017970                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2871017970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2871017970                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2871017970                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2871017970                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006783                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40123.233457                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 40123.233457                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 40123.233457                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 40123.233457                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 40123.233457                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 40123.233457                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               541.993745                       # Cycle average of tags in use
system.cpu2.icache.total_refs               929509898                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1714962.911439                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.993745                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          527                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024028                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.868580                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     18043908                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       18043908                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     18043908                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        18043908                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     18043908                       # number of overall hits
system.cpu2.icache.overall_hits::total       18043908                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2608632                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2608632                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2608632                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2608632                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2608632                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2608632                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     18043924                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     18043924                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     18043924                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     18043924                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     18043924                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     18043924                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163039.500000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163039.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163039.500000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163039.500000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2414262                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2414262                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2414262                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2414262                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160950.800000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160950.800000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 54033                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               232363505                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54289                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4280.121295                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.042888                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.957112                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.832199                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.167801                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     22638995                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       22638995                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      4733639                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4733639                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        10841                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        10841                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        10826                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        10826                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     27372634                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        27372634                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     27372634                       # number of overall hits
system.cpu2.dcache.overall_hits::total       27372634                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       169151                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       169151                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       169151                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        169151                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       169151                       # number of overall misses
system.cpu2.dcache.overall_misses::total       169151                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  12408991965                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12408991965                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  12408991965                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  12408991965                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  12408991965                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  12408991965                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     22808146                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     22808146                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4733639                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4733639                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        10841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        10841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        10826                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     27541785                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     27541785                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     27541785                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     27541785                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007416                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007416                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006142                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006142                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006142                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006142                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 73360.441056                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 73360.441056                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 73360.441056                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 73360.441056                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 73360.441056                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 73360.441056                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        11212                       # number of writebacks
system.cpu2.dcache.writebacks::total            11212                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       115117                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       115117                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       115117                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       115117                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       115117                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       115117                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        54034                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        54034                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        54034                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        54034                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        54034                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        54034                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2037662096                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2037662096                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2037662096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2037662096                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2037662096                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2037662096                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002369                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001962                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001962                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001962                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001962                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 37710.739460                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37710.739460                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 37710.739460                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37710.739460                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 37710.739460                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37710.739460                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
