

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_1_4_0_0_relu_config4_s'
================================================================
* Date:           Sat Jul 22 16:08:11 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.587 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read69 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 3 'read' 'p_read69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read58 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 4 'read' 'p_read58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read37 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 5 'read' 'p_read37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read26 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 6 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read15 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 7 'read' 'p_read15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_16 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 8 'read' 'p_read_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read_16, i32 5, i32 12"   --->   Operation 9 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_16, i32 5"   --->   Operation 10 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_16, i32 4"   --->   Operation 11 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln727 = trunc i16 %p_read_16"   --->   Operation 12 'trunc' 'trunc_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.96ns)   --->   "%icmp_ln727 = icmp_ne  i4 %trunc_ln727, i4 0"   --->   Operation 13 'icmp' 'icmp_ln727' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%or_ln412 = or i1 %tmp, i1 %icmp_ln727"   --->   Operation 14 'or' 'or_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%and_ln412 = and i1 %or_ln412, i1 %tmp_1"   --->   Operation 15 'and' 'and_ln412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node add_ln415)   --->   "%zext_ln415 = zext i1 %and_ln412"   --->   Operation 16 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415 = add i8 %trunc_ln1, i8 %zext_ln415"   --->   Operation 17 'add' 'add_ln415' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_read_16, i32 13, i32 15"   --->   Operation 18 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.98ns)   --->   "%icmp_ln1049 = icmp_eq  i3 %p_Result_s, i3 7"   --->   Operation 19 'icmp' 'icmp_ln1049' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.98ns)   --->   "%icmp_ln777 = icmp_eq  i3 %p_Result_s, i3 0"   --->   Operation 20 'icmp' 'icmp_ln777' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%trunc_ln717_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read15, i32 5, i32 12"   --->   Operation 21 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read15, i32 5"   --->   Operation 22 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read15, i32 4"   --->   Operation 23 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln727_1 = trunc i16 %p_read15"   --->   Operation 24 'trunc' 'trunc_ln727_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.96ns)   --->   "%icmp_ln727_1 = icmp_ne  i4 %trunc_ln727_1, i4 0"   --->   Operation 25 'icmp' 'icmp_ln727_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%or_ln412_1 = or i1 %tmp_4, i1 %icmp_ln727_1"   --->   Operation 26 'or' 'or_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%and_ln412_1 = and i1 %or_ln412_1, i1 %tmp_5"   --->   Operation 27 'and' 'and_ln412_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_1)   --->   "%zext_ln415_1 = zext i1 %and_ln412_1"   --->   Operation 28 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_1 = add i8 %trunc_ln717_s, i8 %zext_ln415_1"   --->   Operation 29 'add' 'add_ln415_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_136_1 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_read15, i32 13, i32 15"   --->   Operation 30 'partselect' 'p_Result_136_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.98ns)   --->   "%icmp_ln1049_1 = icmp_eq  i3 %p_Result_136_1, i3 7"   --->   Operation 31 'icmp' 'icmp_ln1049_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.98ns)   --->   "%icmp_ln777_1 = icmp_eq  i3 %p_Result_136_1, i3 0"   --->   Operation 32 'icmp' 'icmp_ln777_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%trunc_ln717_15 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read26, i32 5, i32 12"   --->   Operation 33 'partselect' 'trunc_ln717_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read26, i32 5"   --->   Operation 34 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read26, i32 4"   --->   Operation 35 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln727_2 = trunc i16 %p_read26"   --->   Operation 36 'trunc' 'trunc_ln727_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.96ns)   --->   "%icmp_ln727_2 = icmp_ne  i4 %trunc_ln727_2, i4 0"   --->   Operation 37 'icmp' 'icmp_ln727_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%or_ln412_2 = or i1 %tmp_8, i1 %icmp_ln727_2"   --->   Operation 38 'or' 'or_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%and_ln412_2 = and i1 %or_ln412_2, i1 %tmp_9"   --->   Operation 39 'and' 'and_ln412_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_2)   --->   "%zext_ln415_2 = zext i1 %and_ln412_2"   --->   Operation 40 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_2 = add i8 %trunc_ln717_15, i8 %zext_ln415_2"   --->   Operation 41 'add' 'add_ln415_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_136_2 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_read26, i32 13, i32 15"   --->   Operation 42 'partselect' 'p_Result_136_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.98ns)   --->   "%icmp_ln1049_2 = icmp_eq  i3 %p_Result_136_2, i3 7"   --->   Operation 43 'icmp' 'icmp_ln1049_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.98ns)   --->   "%icmp_ln777_2 = icmp_eq  i3 %p_Result_136_2, i3 0"   --->   Operation 44 'icmp' 'icmp_ln777_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%trunc_ln717_16 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read37, i32 5, i32 12"   --->   Operation 45 'partselect' 'trunc_ln717_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read37, i32 5"   --->   Operation 46 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read37, i32 4"   --->   Operation 47 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln727_3 = trunc i16 %p_read37"   --->   Operation 48 'trunc' 'trunc_ln727_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.96ns)   --->   "%icmp_ln727_3 = icmp_ne  i4 %trunc_ln727_3, i4 0"   --->   Operation 49 'icmp' 'icmp_ln727_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%or_ln412_3 = or i1 %tmp_12, i1 %icmp_ln727_3"   --->   Operation 50 'or' 'or_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%and_ln412_3 = and i1 %or_ln412_3, i1 %tmp_13"   --->   Operation 51 'and' 'and_ln412_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_3)   --->   "%zext_ln415_3 = zext i1 %and_ln412_3"   --->   Operation 52 'zext' 'zext_ln415_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_3 = add i8 %trunc_ln717_16, i8 %zext_ln415_3"   --->   Operation 53 'add' 'add_ln415_3' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_Result_136_3 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_read37, i32 13, i32 15"   --->   Operation 54 'partselect' 'p_Result_136_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.98ns)   --->   "%icmp_ln1049_3 = icmp_eq  i3 %p_Result_136_3, i3 7"   --->   Operation 55 'icmp' 'icmp_ln1049_3' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.98ns)   --->   "%icmp_ln777_3 = icmp_eq  i3 %p_Result_136_3, i3 0"   --->   Operation 56 'icmp' 'icmp_ln777_3' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%trunc_ln717_17 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read58, i32 5, i32 12"   --->   Operation 57 'partselect' 'trunc_ln717_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read58, i32 5"   --->   Operation 58 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read58, i32 4"   --->   Operation 59 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln727_4 = trunc i16 %p_read58"   --->   Operation 60 'trunc' 'trunc_ln727_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.96ns)   --->   "%icmp_ln727_4 = icmp_ne  i4 %trunc_ln727_4, i4 0"   --->   Operation 61 'icmp' 'icmp_ln727_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%or_ln412_4 = or i1 %tmp_16, i1 %icmp_ln727_4"   --->   Operation 62 'or' 'or_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%and_ln412_4 = and i1 %or_ln412_4, i1 %tmp_17"   --->   Operation 63 'and' 'and_ln412_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_4)   --->   "%zext_ln415_4 = zext i1 %and_ln412_4"   --->   Operation 64 'zext' 'zext_ln415_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_4 = add i8 %trunc_ln717_17, i8 %zext_ln415_4"   --->   Operation 65 'add' 'add_ln415_4' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_136_5 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_read58, i32 13, i32 15"   --->   Operation 66 'partselect' 'p_Result_136_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.98ns)   --->   "%icmp_ln1049_4 = icmp_eq  i3 %p_Result_136_5, i3 7"   --->   Operation 67 'icmp' 'icmp_ln1049_4' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.98ns)   --->   "%icmp_ln777_4 = icmp_eq  i3 %p_Result_136_5, i3 0"   --->   Operation 68 'icmp' 'icmp_ln777_4' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%trunc_ln717_18 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %p_read69, i32 5, i32 12"   --->   Operation 69 'partselect' 'trunc_ln717_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read69, i32 5"   --->   Operation 70 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read69, i32 4"   --->   Operation 71 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln727_5 = trunc i16 %p_read69"   --->   Operation 72 'trunc' 'trunc_ln727_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.96ns)   --->   "%icmp_ln727_5 = icmp_ne  i4 %trunc_ln727_5, i4 0"   --->   Operation 73 'icmp' 'icmp_ln727_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%or_ln412_5 = or i1 %tmp_20, i1 %icmp_ln727_5"   --->   Operation 74 'or' 'or_ln412_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%and_ln412_5 = and i1 %or_ln412_5, i1 %tmp_21"   --->   Operation 75 'and' 'and_ln412_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln415_5)   --->   "%zext_ln415_5 = zext i1 %and_ln412_5"   --->   Operation 76 'zext' 'zext_ln415_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.30ns) (out node of the LUT)   --->   "%add_ln415_5 = add i8 %trunc_ln717_18, i8 %zext_ln415_5"   --->   Operation 77 'add' 'add_ln415_5' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Result_136_6 = partselect i3 @_ssdm_op_PartSelect.i3.i16.i32.i32, i16 %p_read69, i32 13, i32 15"   --->   Operation 78 'partselect' 'p_Result_136_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.98ns)   --->   "%icmp_ln1049_5 = icmp_eq  i3 %p_Result_136_6, i3 7"   --->   Operation 79 'icmp' 'icmp_ln1049_5' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.98ns)   --->   "%icmp_ln777_5 = icmp_eq  i3 %p_Result_136_6, i3 0"   --->   Operation 80 'icmp' 'icmp_ln777_5' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.58>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:39]   --->   Operation 81 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.13ns)   --->   "%icmp_ln1547 = icmp_sgt  i16 %p_read_16, i16 0"   --->   Operation 82 'icmp' 'icmp_ln1547' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read_16, i32 12"   --->   Operation 83 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415, i32 7"   --->   Operation 84 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln787 = select i1 %tmp_3, i1 %icmp_ln777, i1 %icmp_ln1049"   --->   Operation 85 'select' 'select_ln787' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln394)   --->   "%select_ln403 = select i1 %tmp_2, i1 %select_ln787, i1 %icmp_ln777"   --->   Operation 86 'select' 'select_ln403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394 = select i1 %select_ln403, i8 %add_ln415, i8 255"   --->   Operation 87 'select' 'select_ln394' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547 = select i1 %icmp_ln1547, i8 %select_ln394, i8 0"   --->   Operation 88 'select' 'select_ln1547' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (2.13ns)   --->   "%icmp_ln1547_1 = icmp_sgt  i16 %p_read15, i16 0"   --->   Operation 89 'icmp' 'icmp_ln1547_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read15, i32 12"   --->   Operation 90 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_1, i32 7"   --->   Operation 91 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%select_ln787_1 = select i1 %tmp_7, i1 %icmp_ln777_1, i1 %icmp_ln1049_1"   --->   Operation 92 'select' 'select_ln787_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_1)   --->   "%select_ln403_1 = select i1 %tmp_6, i1 %select_ln787_1, i1 %icmp_ln777_1"   --->   Operation 93 'select' 'select_ln403_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_1 = select i1 %select_ln403_1, i8 %add_ln415_1, i8 255"   --->   Operation 94 'select' 'select_ln394_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_1 = select i1 %icmp_ln1547_1, i8 %select_ln394_1, i8 0"   --->   Operation 95 'select' 'select_ln1547_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.13ns)   --->   "%icmp_ln1547_2 = icmp_sgt  i16 %p_read26, i16 0"   --->   Operation 96 'icmp' 'icmp_ln1547_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read26, i32 12"   --->   Operation 97 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_2, i32 7"   --->   Operation 98 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%select_ln787_2 = select i1 %tmp_11, i1 %icmp_ln777_2, i1 %icmp_ln1049_2"   --->   Operation 99 'select' 'select_ln787_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_2)   --->   "%select_ln403_2 = select i1 %tmp_10, i1 %select_ln787_2, i1 %icmp_ln777_2"   --->   Operation 100 'select' 'select_ln403_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_2 = select i1 %select_ln403_2, i8 %add_ln415_2, i8 255"   --->   Operation 101 'select' 'select_ln394_2' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_2 = select i1 %icmp_ln1547_2, i8 %select_ln394_2, i8 0"   --->   Operation 102 'select' 'select_ln1547_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (2.13ns)   --->   "%icmp_ln1547_3 = icmp_sgt  i16 %p_read37, i16 0"   --->   Operation 103 'icmp' 'icmp_ln1547_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_3)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read37, i32 12"   --->   Operation 104 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_3)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_3, i32 7"   --->   Operation 105 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_3)   --->   "%select_ln787_3 = select i1 %tmp_15, i1 %icmp_ln777_3, i1 %icmp_ln1049_3"   --->   Operation 106 'select' 'select_ln787_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_3)   --->   "%select_ln403_3 = select i1 %tmp_14, i1 %select_ln787_3, i1 %icmp_ln777_3"   --->   Operation 107 'select' 'select_ln403_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_3 = select i1 %select_ln403_3, i8 %add_ln415_3, i8 255"   --->   Operation 108 'select' 'select_ln394_3' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_3 = select i1 %icmp_ln1547_3, i8 %select_ln394_3, i8 0"   --->   Operation 109 'select' 'select_ln1547_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (2.13ns)   --->   "%icmp_ln1547_4 = icmp_sgt  i16 %p_read58, i16 0"   --->   Operation 110 'icmp' 'icmp_ln1547_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_4)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read58, i32 12"   --->   Operation 111 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_4)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_4, i32 7"   --->   Operation 112 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_4)   --->   "%select_ln787_4 = select i1 %tmp_19, i1 %icmp_ln777_4, i1 %icmp_ln1049_4"   --->   Operation 113 'select' 'select_ln787_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_4)   --->   "%select_ln403_4 = select i1 %tmp_18, i1 %select_ln787_4, i1 %icmp_ln777_4"   --->   Operation 114 'select' 'select_ln403_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_4 = select i1 %select_ln403_4, i8 %add_ln415_4, i8 255"   --->   Operation 115 'select' 'select_ln394_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_4 = select i1 %icmp_ln1547_4, i8 %select_ln394_4, i8 0"   --->   Operation 116 'select' 'select_ln1547_4' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (2.13ns)   --->   "%icmp_ln1547_5 = icmp_sgt  i16 %p_read69, i16 0"   --->   Operation 117 'icmp' 'icmp_ln1547_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_5)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_read69, i32 12"   --->   Operation 118 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_5)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln415_5, i32 7"   --->   Operation 119 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_5)   --->   "%select_ln787_5 = select i1 %tmp_23, i1 %icmp_ln777_5, i1 %icmp_ln1049_5"   --->   Operation 120 'select' 'select_ln787_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln394_5)   --->   "%select_ln403_5 = select i1 %tmp_22, i1 %select_ln787_5, i1 %icmp_ln777_5"   --->   Operation 121 'select' 'select_ln403_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln394_5 = select i1 %select_ln403_5, i8 %add_ln415_5, i8 255"   --->   Operation 122 'select' 'select_ln394_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1547_5 = select i1 %icmp_ln1547_5, i8 %select_ln394_5, i8 0"   --->   Operation 123 'select' 'select_ln1547_5' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%newret = insertvalue i48 <undef>, i8 %select_ln1547"   --->   Operation 124 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i48 %newret, i8 %select_ln1547_1"   --->   Operation 125 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i48 %newret2, i8 %select_ln1547_2"   --->   Operation 126 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i48 %newret4, i8 %select_ln1547_3"   --->   Operation 127 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i48 %newret6, i8 %select_ln1547_4"   --->   Operation 128 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%newret1 = insertvalue i48 %newret8, i8 %select_ln1547_5"   --->   Operation 129 'insertvalue' 'newret1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%ret_ln1547 = ret i48 %newret1"   --->   Operation 130 'ret' 'ret_ln1547' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 2.27ns
The critical path consists of the following:
	wire read operation ('data.V[0]', firmware/nnet_utils/nnet_activation.h:39) on port 'p_read' (firmware/nnet_utils/nnet_activation.h:39) [12]  (0 ns)
	'icmp' operation ('icmp_ln727') [19]  (0.965 ns)
	'or' operation ('or_ln412') [21]  (0 ns)
	'and' operation ('and_ln412') [22]  (0 ns)
	'add' operation ('add_ln415') [24]  (1.31 ns)

 <State 2>: 2.59ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1547') [14]  (2.14 ns)
	'select' operation ('res.V[0]') [32]  (0.448 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
