{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.61116",
   "Default View_TopLeft":"-142,-245",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_run -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace portBus sw -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace portBus led -pg 1 -lvl 6 -x 1810 -y 420 -defaultsOSRD
preplace inst led_slave_axi_to_wire_0 -pg 1 -lvl 5 -x 1620 -y 500 -defaultsOSRD -pinDir s_axi_BUS_A left -pinY s_axi_BUS_A 20L -pinBusDir wire_out right -pinBusY wire_out 20R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 60L
preplace inst switch_master_wire_t_0 -pg 1 -lvl 3 -x 780 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 49 48 50 51 52 53 54} -defaultsOSRD -pinDir ap_ctrl right -pinY ap_ctrl 20R -pinDir ap_ctrl.ap_start right -pinY ap_ctrl.ap_start 40R -pinDir m_axi_BUS_A right -pinY m_axi_BUS_A 60R -pinDir wire_out1_ap_vld right -pinY wire_out1_ap_vld 80R -pinDir wire_out2_ap_vld right -pinY wire_out2_ap_vld 100R -pinDir ap_clk left -pinY ap_clk 40L -pinDir ap_rst_n left -pinY ap_rst_n 20L -pinBusDir wire_in left -pinBusY wire_in 60L -pinBusDir axi_out1 left -pinBusY axi_out1 120L -pinBusDir axi_out2 left -pinBusY axi_out2 220L -pinBusDir wire_out1 right -pinBusY wire_out1 120R -pinBusDir wire_out2 right -pinBusY wire_out2 140R
preplace inst clk_wiz -pg 1 -lvl 1 -x 130 -y 160 -defaultsOSRD -pinDir reset left -pinY reset 20L -pinDir clk_in1 left -pinY clk_in1 40L -pinDir clk_out1 right -pinY clk_out1 20R -pinDir locked right -pinY locked 40R
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 390 -y 100 -swap {1 0 3 4 2 5 6 9 8 7} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 120L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 140L -pinDir dcm_locked left -pinY dcm_locked 100L -pinDir mb_reset right -pinY mb_reset 20R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 40R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 140R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst switch_master_wire_t_0_axi_periph -pg 1 -lvl 4 -x 1180 -y 40 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 49 47 50 48 51} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 20L -pinDir M00_AXI right -pinY M00_AXI 140R -pinDir ACLK left -pinY ACLK 40L -pinDir ARESETN left -pinY ARESETN 100L -pinDir S00_ACLK left -pinY S00_ACLK 60L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 80L -pinDir M00_ARESETN left -pinY M00_ARESETN 140L
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 390 -y 360 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst xlconstant_1 -pg 1 -lvl 2 -x 390 -y 460 -defaultsOSRD -pinBusDir dout right -pinBusY dout 20R
preplace inst debouncer_0 -pg 1 -lvl 4 -x 1180 -y 760 -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 40L -pinDir input_r left -pinY input_r 60L -pinDir output_r right -pinY output_r 20R
preplace inst edge_detector_0 -pg 1 -lvl 5 -x 1620 -y 640 -swap {0 2 3 1} -defaultsOSRD -pinDir ap_clk left -pinY ap_clk 20L -pinDir ap_rst left -pinY ap_rst 60L -pinDir input_r left -pinY input_r 140L -pinDir rising_edge_r left -pinY rising_edge_r 40L
preplace inst system_ila_0 -pg 1 -lvl 5 -x 1620 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 62 56 57 55 60 58 61 59} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 20L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 40L -pinDir clk left -pinY clk 60L -pinBusDir probe0 left -pinBusY probe0 240L -pinBusDir probe1 right -pinBusY probe1 240R -pinBusDir probe2 left -pinBusY probe2 100L -pinDir resetn left -pinY resetn 80L -pinBusDir probe3 left -pinBusY probe3 200L -pinBusDir probe4 left -pinBusY probe4 160L -pinBusDir probe5 left -pinBusY probe5 220L -pinBusDir probe6 left -pinBusY probe6 180L
preplace netloc clk_wiz_clk_out1 1 1 4 220 300 580 180 1020 240 1440
preplace netloc clk_wiz_locked 1 1 1 N 200
preplace netloc debouncer_0_output_r 1 4 1 N 780
preplace netloc edge_detector_0_rising_edge_r 1 3 2 NJ 300 1320
preplace netloc input_r_0_1 1 0 5 NJ 720 NJ 720 NJ 720 1000 720 1460
preplace netloc led_slave_axi_to_wire_0_wire_out 1 5 1 1780 420n
preplace netloc reset_1 1 0 2 40 120 NJ
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 3 600 200 1040 260 1420
preplace netloc rst_clk_wiz_100M_peripheral_reset 1 2 3 560 540 980 700 NJ
preplace netloc sys_clock_1 1 0 1 NJ 200
preplace netloc wire_in_0_1 1 0 5 NJ 320 NJ 320 620 220 1000J 280 N
preplace netloc xlconstant_0_dout 1 2 1 NJ 380
preplace netloc xlconstant_1_dout 1 2 1 NJ 480
preplace netloc wire_out2_ap_vld 1 3 2 NJ 360 N
preplace netloc wire_out1 1 3 2 NJ 380 N
preplace netloc wire_out1_ap_vld 1 3 2 NJ 340 N
preplace netloc wire_out2 1 3 2 NJ 400 N
preplace netloc switch_master_wire_t_0_axi_periph_M00_AXI 1 4 1 1400 180n
preplace netloc switch_master_wire_t_0_m_axi_BUS_A 1 3 2 980 320 1340
levelinfo -pg 1 0 130 390 780 1180 1620 1810
pagesize -pg 1 -db -bbox -sgen -110 0 1910 880
",
   "No Loops_ScaleFactor":"1.89369",
   "No Loops_TopLeft":"-109,-18",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_sys_clock -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 50 -defaultsOSRD
preplace port port-id_input_r_0 -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace portBus wire_in_0 -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace portBus wire_out_0 -pg 1 -lvl 8 -x 2080 -y 430 -defaultsOSRD
preplace inst led_slave_axi_to_wire_0 -pg 1 -lvl 7 -x 1900 -y 430 -defaultsOSRD
preplace inst switch_master_wire_t_0 -pg 1 -lvl 5 -x 1280 -y 350 -defaultsOSRD
preplace inst clk_wiz -pg 1 -lvl 1 -x 110 -y 70 -defaultsOSRD
preplace inst rst_clk_wiz_100M -pg 1 -lvl 2 -x 390 -y 260 -defaultsOSRD
preplace inst switch_master_wire_t_0_axi_periph -pg 1 -lvl 6 -x 1590 -y 410 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 4 -x 960 -y 420 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 4 -x 960 -y 520 -defaultsOSRD
preplace inst debouncer_0 -pg 1 -lvl 3 -x 690 -y 120 -defaultsOSRD
preplace inst edge_detector_0 -pg 1 -lvl 4 -x 960 -y 210 -defaultsOSRD
preplace netloc clk_wiz_clk_out1 1 1 6 210 130 560 200 820 290 1110 190 1450 530 1730J
preplace netloc clk_wiz_locked 1 1 1 200 80n
preplace netloc rst_clk_wiz_100M_peripheral_aresetn 1 2 5 N 300 NJ 300 1120 200 1440 540 1740J
preplace netloc sys_clock_1 1 0 1 NJ 80
preplace netloc reset_1 1 0 2 20 240 N
preplace netloc xlconstant_0_dout 1 4 1 NJ 420
preplace netloc xlconstant_1_dout 1 4 1 1100J 440n
preplace netloc debouncer_0_output_r 1 3 1 810 120n
preplace netloc edge_detector_0_rising_edge_r 1 4 1 1100 210n
preplace netloc rst_clk_wiz_100M_peripheral_reset 1 2 2 570 210 NJ
preplace netloc input_r_0_1 1 0 3 NJ 140 NJ 140 NJ
preplace netloc wire_in_0_1 1 0 5 NJ 360 NJ 360 NJ 360 NJ 360 1100J
preplace netloc led_slave_axi_to_wire_0_wire_out 1 7 1 N 430
preplace netloc switch_master_wire_t_0_m_axi_BUS_A 1 5 1 N 350
preplace netloc switch_master_wire_t_0_axi_periph_M00_AXI 1 6 1 N 410
levelinfo -pg 1 0 110 390 690 960 1280 1590 1900 2080
pagesize -pg 1 -db -bbox -sgen -150 0 2230 580
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"3",
   "da_clkrst_cnt":"2"
}
