
zadanie5_x.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007460  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c0  080075f0  080075f0  000085f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080079b0  080079b0  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  080079b0  080079b0  000089b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080079b8  080079b8  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080079b8  080079b8  000089b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080079bc  080079bc  000089bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080079c0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000091d4  2**0
                  CONTENTS
 10 .bss          00000260  200001d4  200001d4  000091d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000434  20000434  000091d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cca9  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021bf  00000000  00000000  00015ead  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000af0  00000000  00000000  00018070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000085b  00000000  00000000  00018b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001c1d0  00000000  00000000  000193bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010b1a  00000000  00000000  0003558b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009dac7  00000000  00000000  000460a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000e3b6c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003cac  00000000  00000000  000e3bb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000046  00000000  00000000  000e785c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080075d8 	.word	0x080075d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	080075d8 	.word	0x080075d8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <HTS221_Init>:
{
    i2c_write(HTS221_ADDRESS, reg_address, &data, 1);
}

uint8_t HTS221_Init(void (*read_callback)(uint8_t, uint8_t, uint8_t*, uint16_t),
                    void (*write_callback)(uint8_t, uint8_t, uint8_t*, uint16_t)) {
 8000c48:	b590      	push	{r4, r7, lr}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
 8000c50:	6039      	str	r1, [r7, #0]
    // Uloženie callback funkcií
    i2c_read = read_callback;
 8000c52:	4a12      	ldr	r2, [pc, #72]	@ (8000c9c <HTS221_Init+0x54>)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	6013      	str	r3, [r2, #0]
    i2c_write = write_callback;
 8000c58:	4a11      	ldr	r2, [pc, #68]	@ (8000ca0 <HTS221_Init+0x58>)
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	6013      	str	r3, [r2, #0]

    uint8_t who_am_i = 0;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	73fb      	strb	r3, [r7, #15]
    i2c_read(HTS221_ADDRESS, HTS221_WHO_AM_I, &who_am_i, 1);
 8000c62:	4b0e      	ldr	r3, [pc, #56]	@ (8000c9c <HTS221_Init+0x54>)
 8000c64:	681c      	ldr	r4, [r3, #0]
 8000c66:	f107 020f 	add.w	r2, r7, #15
 8000c6a:	2301      	movs	r3, #1
 8000c6c:	210f      	movs	r1, #15
 8000c6e:	205f      	movs	r0, #95	@ 0x5f
 8000c70:	47a0      	blx	r4

    // Skontrolovať, či WHO_AM_I vracia očakávanú hodnotu
    if (who_am_i != HTS221_WHO_AM_I_VALUE) {
 8000c72:	7bfb      	ldrb	r3, [r7, #15]
 8000c74:	2bbc      	cmp	r3, #188	@ 0xbc
 8000c76:	d001      	beq.n	8000c7c <HTS221_Init+0x34>
        return 0; // chyba pri inicializácii
 8000c78:	2300      	movs	r3, #0
 8000c7a:	e00a      	b.n	8000c92 <HTS221_Init+0x4a>
    }

    // Nastaviť senzor: zapnúť, nastaviť frekvenciu (podľa dokumentácie)
    uint8_t ctrl_reg1 = 0x81;  // Power on, 1 Hz update rate (podľa potreby)
 8000c7c:	2381      	movs	r3, #129	@ 0x81
 8000c7e:	73bb      	strb	r3, [r7, #14]
    i2c_write(HTS221_ADDRESS, HTS221_CTRL_REG1, &ctrl_reg1, 1);
 8000c80:	4b07      	ldr	r3, [pc, #28]	@ (8000ca0 <HTS221_Init+0x58>)
 8000c82:	681c      	ldr	r4, [r3, #0]
 8000c84:	f107 020e 	add.w	r2, r7, #14
 8000c88:	2301      	movs	r3, #1
 8000c8a:	2120      	movs	r1, #32
 8000c8c:	205f      	movs	r0, #95	@ 0x5f
 8000c8e:	47a0      	blx	r4

    return 1; // inicializácia úspešná
 8000c90:	2301      	movs	r3, #1
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3714      	adds	r7, #20
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd90      	pop	{r4, r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	200001f0 	.word	0x200001f0
 8000ca0:	200001f4 	.word	0x200001f4

08000ca4 <HTS221_ReadTemperature>:

float HTS221_ReadTemperature(void) {
 8000ca4:	b590      	push	{r4, r7, lr}
 8000ca6:	b085      	sub	sp, #20
 8000ca8:	af00      	add	r7, sp, #0
    uint8_t temp_out_l, temp_out_h;
    int16_t temp_out;

    // Čítanie teplotných registrov
    i2c_read(HTS221_ADDRESS, HTS221_TEMP_OUT_L, &temp_out_l, 1);
 8000caa:	4b1e      	ldr	r3, [pc, #120]	@ (8000d24 <HTS221_ReadTemperature+0x80>)
 8000cac:	681c      	ldr	r4, [r3, #0]
 8000cae:	1dfa      	adds	r2, r7, #7
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	212a      	movs	r1, #42	@ 0x2a
 8000cb4:	205f      	movs	r0, #95	@ 0x5f
 8000cb6:	47a0      	blx	r4
    i2c_read(HTS221_ADDRESS, HTS221_TEMP_OUT_H, &temp_out_h, 1);
 8000cb8:	4b1a      	ldr	r3, [pc, #104]	@ (8000d24 <HTS221_ReadTemperature+0x80>)
 8000cba:	681c      	ldr	r4, [r3, #0]
 8000cbc:	1dba      	adds	r2, r7, #6
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	212b      	movs	r1, #43	@ 0x2b
 8000cc2:	205f      	movs	r0, #95	@ 0x5f
 8000cc4:	47a0      	blx	r4

    // Kombinácia bajtov do 16-bitovej hodnoty
    temp_out = (int16_t)(temp_out_h << 8 | temp_out_l);
 8000cc6:	79bb      	ldrb	r3, [r7, #6]
 8000cc8:	021b      	lsls	r3, r3, #8
 8000cca:	b21a      	sxth	r2, r3
 8000ccc:	79fb      	ldrb	r3, [r7, #7]
 8000cce:	b21b      	sxth	r3, r3
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	81fb      	strh	r3, [r7, #14]

    // Konverzia na °C (podľa kalibračných hodnôt v datasheete)
    float temperature = (float)temp_out / 480.0 + 42.5; // Príklad, uprav podľa dokumentácie
 8000cd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cd8:	ee07 3a90 	vmov	s15, r3
 8000cdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ce0:	ee17 0a90 	vmov	r0, s15
 8000ce4:	f7ff fc30 	bl	8000548 <__aeabi_f2d>
 8000ce8:	f04f 0200 	mov.w	r2, #0
 8000cec:	4b0e      	ldr	r3, [pc, #56]	@ (8000d28 <HTS221_ReadTemperature+0x84>)
 8000cee:	f7ff fdad 	bl	800084c <__aeabi_ddiv>
 8000cf2:	4602      	mov	r2, r0
 8000cf4:	460b      	mov	r3, r1
 8000cf6:	4610      	mov	r0, r2
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	f04f 0200 	mov.w	r2, #0
 8000cfe:	4b0b      	ldr	r3, [pc, #44]	@ (8000d2c <HTS221_ReadTemperature+0x88>)
 8000d00:	f7ff fac4 	bl	800028c <__adddf3>
 8000d04:	4602      	mov	r2, r0
 8000d06:	460b      	mov	r3, r1
 8000d08:	4610      	mov	r0, r2
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	f7ff ff4c 	bl	8000ba8 <__aeabi_d2f>
 8000d10:	4603      	mov	r3, r0
 8000d12:	60bb      	str	r3, [r7, #8]
    return temperature;
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	ee07 3a90 	vmov	s15, r3
}
 8000d1a:	eeb0 0a67 	vmov.f32	s0, s15
 8000d1e:	3714      	adds	r7, #20
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd90      	pop	{r4, r7, pc}
 8000d24:	200001f0 	.word	0x200001f0
 8000d28:	407e0000 	.word	0x407e0000
 8000d2c:	40454000 	.word	0x40454000

08000d30 <HTS221_ReadHumidity>:

float HTS221_ReadHumidity(void) {
 8000d30:	b590      	push	{r4, r7, lr}
 8000d32:	b085      	sub	sp, #20
 8000d34:	af00      	add	r7, sp, #0
    uint8_t hum_out_l, hum_out_h;
    int16_t hum_out;

    // Čítanie vlhkostných registrov
    i2c_read(HTS221_ADDRESS, HTS221_HUMIDITY_OUT_L, &hum_out_l, 1);
 8000d36:	4b1e      	ldr	r3, [pc, #120]	@ (8000db0 <HTS221_ReadHumidity+0x80>)
 8000d38:	681c      	ldr	r4, [r3, #0]
 8000d3a:	1dfa      	adds	r2, r7, #7
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	2128      	movs	r1, #40	@ 0x28
 8000d40:	205f      	movs	r0, #95	@ 0x5f
 8000d42:	47a0      	blx	r4
    i2c_read(HTS221_ADDRESS, HTS221_HUMIDITY_OUT_H, &hum_out_h, 1);
 8000d44:	4b1a      	ldr	r3, [pc, #104]	@ (8000db0 <HTS221_ReadHumidity+0x80>)
 8000d46:	681c      	ldr	r4, [r3, #0]
 8000d48:	1dba      	adds	r2, r7, #6
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	2129      	movs	r1, #41	@ 0x29
 8000d4e:	205f      	movs	r0, #95	@ 0x5f
 8000d50:	47a0      	blx	r4

    // Kombinácia bajtov do 16-bitovej hodnoty
    hum_out = (int16_t)(hum_out_h << 8 | hum_out_l);
 8000d52:	79bb      	ldrb	r3, [r7, #6]
 8000d54:	021b      	lsls	r3, r3, #8
 8000d56:	b21a      	sxth	r2, r3
 8000d58:	79fb      	ldrb	r3, [r7, #7]
 8000d5a:	b21b      	sxth	r3, r3
 8000d5c:	4313      	orrs	r3, r2
 8000d5e:	81fb      	strh	r3, [r7, #14]

    // Konverzia na % RH (podľa kalibračných hodnôt v datasheete)
    float humidity = (float)hum_out / 65536.0 * 100.0; // Príklad, uprav podľa dokumentácie
 8000d60:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d64:	ee07 3a90 	vmov	s15, r3
 8000d68:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000d6c:	ee17 0a90 	vmov	r0, s15
 8000d70:	f7ff fbea 	bl	8000548 <__aeabi_f2d>
 8000d74:	f04f 0200 	mov.w	r2, #0
 8000d78:	4b0e      	ldr	r3, [pc, #56]	@ (8000db4 <HTS221_ReadHumidity+0x84>)
 8000d7a:	f7ff fd67 	bl	800084c <__aeabi_ddiv>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	460b      	mov	r3, r1
 8000d82:	4610      	mov	r0, r2
 8000d84:	4619      	mov	r1, r3
 8000d86:	f04f 0200 	mov.w	r2, #0
 8000d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <HTS221_ReadHumidity+0x88>)
 8000d8c:	f7ff fc34 	bl	80005f8 <__aeabi_dmul>
 8000d90:	4602      	mov	r2, r0
 8000d92:	460b      	mov	r3, r1
 8000d94:	4610      	mov	r0, r2
 8000d96:	4619      	mov	r1, r3
 8000d98:	f7ff ff06 	bl	8000ba8 <__aeabi_d2f>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	60bb      	str	r3, [r7, #8]
    return humidity;
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	ee07 3a90 	vmov	s15, r3
}
 8000da6:	eeb0 0a67 	vmov.f32	s0, s15
 8000daa:	3714      	adds	r7, #20
 8000dac:	46bd      	mov	sp, r7
 8000dae:	bd90      	pop	{r4, r7, pc}
 8000db0:	200001f0 	.word	0x200001f0
 8000db4:	40f00000 	.word	0x40f00000
 8000db8:	40590000 	.word	0x40590000

08000dbc <LPS25HB_Init>:
}

/* Inicializačná funkcia */
uint8_t LPS25HB_Init(void (*read_callback)(uint8_t, uint8_t, uint8_t*, uint16_t),
                     void (*write_callback)(uint8_t, uint8_t, uint8_t*, uint16_t))
{
 8000dbc:	b590      	push	{r4, r7, lr}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
 8000dc4:	6039      	str	r1, [r7, #0]
    uint8_t who_am_i = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	73fb      	strb	r3, [r7, #15]

    // Priradíme ukazatele na I2C callbacky
    i2c_read = read_callback;
 8000dca:	4a11      	ldr	r2, [pc, #68]	@ (8000e10 <LPS25HB_Init+0x54>)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6013      	str	r3, [r2, #0]
    i2c_write = write_callback;
 8000dd0:	4a10      	ldr	r2, [pc, #64]	@ (8000e14 <LPS25HB_Init+0x58>)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	6013      	str	r3, [r2, #0]

    // Overenie WHO_AM_I
    i2c_read(0x5C, LPS25HB_WHO_AM_I_REG, &who_am_i, 1);
 8000dd6:	4b0e      	ldr	r3, [pc, #56]	@ (8000e10 <LPS25HB_Init+0x54>)
 8000dd8:	681c      	ldr	r4, [r3, #0]
 8000dda:	f107 020f 	add.w	r2, r7, #15
 8000dde:	2301      	movs	r3, #1
 8000de0:	210f      	movs	r1, #15
 8000de2:	205c      	movs	r0, #92	@ 0x5c
 8000de4:	47a0      	blx	r4
    if (who_am_i != LPS25HB_WHO_AM_I_VALUE) {
 8000de6:	7bfb      	ldrb	r3, [r7, #15]
 8000de8:	2bbd      	cmp	r3, #189	@ 0xbd
 8000dea:	d001      	beq.n	8000df0 <LPS25HB_Init+0x34>
        return 1;  // chyba, nesprávna hodnota
 8000dec:	2301      	movs	r3, #1
 8000dee:	e00a      	b.n	8000e06 <LPS25HB_Init+0x4a>
    }

    // Konfigurácia CTRL_REG1: nastavíme senzor na aktívny režim a obnovovaciu frekvenciu
    uint8_t config = 0x90; // napr. zapnutie, 12.5 Hz
 8000df0:	2390      	movs	r3, #144	@ 0x90
 8000df2:	73bb      	strb	r3, [r7, #14]
    i2c_write(0x5C, LPS25HB_CTRL_REG1, &config, 1);
 8000df4:	4b07      	ldr	r3, [pc, #28]	@ (8000e14 <LPS25HB_Init+0x58>)
 8000df6:	681c      	ldr	r4, [r3, #0]
 8000df8:	f107 020e 	add.w	r2, r7, #14
 8000dfc:	2301      	movs	r3, #1
 8000dfe:	2120      	movs	r1, #32
 8000e00:	205c      	movs	r0, #92	@ 0x5c
 8000e02:	47a0      	blx	r4

    return 0;  // senzor je pripravený
 8000e04:	2300      	movs	r3, #0
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3714      	adds	r7, #20
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd90      	pop	{r4, r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	200001fc 	.word	0x200001fc
 8000e14:	20000200 	.word	0x20000200

08000e18 <LPS25HB_ReadPressure>:

float LPS25HB_ReadPressure(void)
{
 8000e18:	b590      	push	{r4, r7, lr}
 8000e1a:	b083      	sub	sp, #12
 8000e1c:	af00      	add	r7, sp, #0
    uint8_t press_out[3];
    int32_t pressure_raw;

    // Vyčítanie troch bajtov tlaku
    i2c_read(0x5C, LPS25HB_PRESS_OUT_XL, press_out, 3);
 8000e1e:	4b0f      	ldr	r3, [pc, #60]	@ (8000e5c <LPS25HB_ReadPressure+0x44>)
 8000e20:	681c      	ldr	r4, [r3, #0]
 8000e22:	463a      	mov	r2, r7
 8000e24:	2303      	movs	r3, #3
 8000e26:	2128      	movs	r1, #40	@ 0x28
 8000e28:	205c      	movs	r0, #92	@ 0x5c
 8000e2a:	47a0      	blx	r4

    // Spojenie troch bajtov do jedného 24-bitového čísla
    pressure_raw = ((int32_t)press_out[2] << 16) | ((int32_t)press_out[1] << 8) | press_out[0];
 8000e2c:	78bb      	ldrb	r3, [r7, #2]
 8000e2e:	041a      	lsls	r2, r3, #16
 8000e30:	787b      	ldrb	r3, [r7, #1]
 8000e32:	021b      	lsls	r3, r3, #8
 8000e34:	4313      	orrs	r3, r2
 8000e36:	783a      	ldrb	r2, [r7, #0]
 8000e38:	4313      	orrs	r3, r2
 8000e3a:	607b      	str	r3, [r7, #4]

    // Prevod na hPa podľa dokumentácie
    return pressure_raw / 4096.0f;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	ee07 3a90 	vmov	s15, r3
 8000e42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e46:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8000e60 <LPS25HB_ReadPressure+0x48>
 8000e4a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000e4e:	eef0 7a66 	vmov.f32	s15, s13
}
 8000e52:	eeb0 0a67 	vmov.f32	s0, s15
 8000e56:	370c      	adds	r7, #12
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd90      	pop	{r4, r7, pc}
 8000e5c:	200001fc 	.word	0x200001fc
 8000e60:	45800000 	.word	0x45800000

08000e64 <LPS25HB_SetReferencePressure>:

// Inicializuje počiatočný tlak, ktorý sa použije ako referenčný bod
void LPS25HB_SetReferencePressure(float initial_pressure) {
 8000e64:	b480      	push	{r7}
 8000e66:	b083      	sub	sp, #12
 8000e68:	af00      	add	r7, sp, #0
 8000e6a:	ed87 0a01 	vstr	s0, [r7, #4]
    reference_pressure = initial_pressure;
 8000e6e:	4a04      	ldr	r2, [pc, #16]	@ (8000e80 <LPS25HB_SetReferencePressure+0x1c>)
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6013      	str	r3, [r2, #0]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr
 8000e80:	200001f8 	.word	0x200001f8
 8000e84:	00000000 	.word	0x00000000

08000e88 <LPS25HB_CalculateAltitude>:

// Funkcia na výpočet relatívnej výšky na základe aktuálneho tlaku
float LPS25HB_CalculateAltitude(float current_pressure) {
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	ed87 0a01 	vstr	s0, [r7, #4]
    if (reference_pressure == 0.0) {
 8000e92:	4b17      	ldr	r3, [pc, #92]	@ (8000ef0 <LPS25HB_CalculateAltitude+0x68>)
 8000e94:	edd3 7a00 	vldr	s15, [r3]
 8000e98:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000e9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea0:	d102      	bne.n	8000ea8 <LPS25HB_CalculateAltitude+0x20>
        // Zabránime výpočtu, ak ešte nebola inicializovaná počiatočná hodnota tlaku
        return 0.0;
 8000ea2:	f04f 0300 	mov.w	r3, #0
 8000ea6:	e016      	b.n	8000ed6 <LPS25HB_CalculateAltitude+0x4e>
    }
    return (reference_pressure - current_pressure) / (AIR_DENSITY * GRAVITY);
 8000ea8:	4b11      	ldr	r3, [pc, #68]	@ (8000ef0 <LPS25HB_CalculateAltitude+0x68>)
 8000eaa:	ed93 7a00 	vldr	s14, [r3]
 8000eae:	edd7 7a01 	vldr	s15, [r7, #4]
 8000eb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000eb6:	ee17 0a90 	vmov	r0, s15
 8000eba:	f7ff fb45 	bl	8000548 <__aeabi_f2d>
 8000ebe:	a30a      	add	r3, pc, #40	@ (adr r3, 8000ee8 <LPS25HB_CalculateAltitude+0x60>)
 8000ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ec4:	f7ff fcc2 	bl	800084c <__aeabi_ddiv>
 8000ec8:	4602      	mov	r2, r0
 8000eca:	460b      	mov	r3, r1
 8000ecc:	4610      	mov	r0, r2
 8000ece:	4619      	mov	r1, r3
 8000ed0:	f7ff fe6a 	bl	8000ba8 <__aeabi_d2f>
 8000ed4:	4603      	mov	r3, r0
}
 8000ed6:	ee07 3a90 	vmov	s15, r3
 8000eda:	eeb0 0a67 	vmov.f32	s0, s15
 8000ede:	3708      	adds	r7, #8
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	bd80      	pop	{r7, pc}
 8000ee4:	f3af 8000 	nop.w
 8000ee8:	fdf3b646 	.word	0xfdf3b646
 8000eec:	402808d4 	.word	0x402808d4
 8000ef0:	200001f8 	.word	0x200001f8

08000ef4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efa:	4b0f      	ldr	r3, [pc, #60]	@ (8000f38 <MX_GPIO_Init+0x44>)
 8000efc:	695b      	ldr	r3, [r3, #20]
 8000efe:	4a0e      	ldr	r2, [pc, #56]	@ (8000f38 <MX_GPIO_Init+0x44>)
 8000f00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f04:	6153      	str	r3, [r2, #20]
 8000f06:	4b0c      	ldr	r3, [pc, #48]	@ (8000f38 <MX_GPIO_Init+0x44>)
 8000f08:	695b      	ldr	r3, [r3, #20]
 8000f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE(); // Povolenie hodinového signálu pre GPIO port B
 8000f12:	4b09      	ldr	r3, [pc, #36]	@ (8000f38 <MX_GPIO_Init+0x44>)
 8000f14:	695b      	ldr	r3, [r3, #20]
 8000f16:	4a08      	ldr	r2, [pc, #32]	@ (8000f38 <MX_GPIO_Init+0x44>)
 8000f18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f1c:	6153      	str	r3, [r2, #20]
 8000f1e:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <MX_GPIO_Init+0x44>)
 8000f20:	695b      	ldr	r3, [r3, #20]
 8000f22:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f26:	603b      	str	r3, [r7, #0]
 8000f28:	683b      	ldr	r3, [r7, #0]
  //HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); // Inicializácia GPIOB, PIN 3


  //LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_3, LL_GPIO_MODE_OUTPUT);

}
 8000f2a:	bf00      	nop
 8000f2c:	370c      	adds	r7, #12
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	40021000 	.word	0x40021000

08000f3c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

// I2C1 init function
void MX_I2C1_Init(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000f40:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f42:	4a1c      	ldr	r2, [pc, #112]	@ (8000fb4 <MX_I2C1_Init+0x78>)
 8000f44:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x2000090E;
 8000f46:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f48:	4a1b      	ldr	r2, [pc, #108]	@ (8000fb8 <MX_I2C1_Init+0x7c>)
 8000f4a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 2;
 8000f4c:	4b18      	ldr	r3, [pc, #96]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f4e:	2202      	movs	r2, #2
 8000f50:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f52:	4b17      	ldr	r3, [pc, #92]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f54:	2201      	movs	r2, #1
 8000f56:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f58:	4b15      	ldr	r3, [pc, #84]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f5e:	4b14      	ldr	r3, [pc, #80]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f64:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f6a:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f70:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f76:	480e      	ldr	r0, [pc, #56]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f78:	f000 fee8 	bl	8001d4c <HAL_I2C_Init>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000f82:	f000 f993 	bl	80012ac <Error_Handler>
  }

  // Configure Analogue filter
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f86:	2100      	movs	r1, #0
 8000f88:	4809      	ldr	r0, [pc, #36]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f8a:	f001 fc85 	bl	8002898 <HAL_I2CEx_ConfigAnalogFilter>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000f94:	f000 f98a 	bl	80012ac <Error_Handler>
  }

  // Configure Digital filter
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4805      	ldr	r0, [pc, #20]	@ (8000fb0 <MX_I2C1_Init+0x74>)
 8000f9c:	f001 fcc7 	bl	800292e <HAL_I2CEx_ConfigDigitalFilter>
 8000fa0:	4603      	mov	r3, r0
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d001      	beq.n	8000faa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000fa6:	f000 f981 	bl	80012ac <Error_Handler>
  }

}
 8000faa:	bf00      	nop
 8000fac:	bd80      	pop	{r7, pc}
 8000fae:	bf00      	nop
 8000fb0:	20000204 	.word	0x20000204
 8000fb4:	40005400 	.word	0x40005400
 8000fb8:	2000090e 	.word	0x2000090e

08000fbc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b08a      	sub	sp, #40	@ 0x28
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc4:	f107 0314 	add.w	r3, r7, #20
 8000fc8:	2200      	movs	r2, #0
 8000fca:	601a      	str	r2, [r3, #0]
 8000fcc:	605a      	str	r2, [r3, #4]
 8000fce:	609a      	str	r2, [r3, #8]
 8000fd0:	60da      	str	r2, [r3, #12]
 8000fd2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a1b      	ldr	r2, [pc, #108]	@ (8001048 <HAL_I2C_MspInit+0x8c>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d12f      	bne.n	800103e <HAL_I2C_MspInit+0x82>
  {

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fde:	4b1b      	ldr	r3, [pc, #108]	@ (800104c <HAL_I2C_MspInit+0x90>)
 8000fe0:	695b      	ldr	r3, [r3, #20]
 8000fe2:	4a1a      	ldr	r2, [pc, #104]	@ (800104c <HAL_I2C_MspInit+0x90>)
 8000fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000fe8:	6153      	str	r3, [r2, #20]
 8000fea:	4b18      	ldr	r3, [pc, #96]	@ (800104c <HAL_I2C_MspInit+0x90>)
 8000fec:	695b      	ldr	r3, [r3, #20]
 8000fee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000ff2:	613b      	str	r3, [r7, #16]
 8000ff4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000ff6:	23c0      	movs	r3, #192	@ 0xc0
 8000ff8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ffa:	2312      	movs	r3, #18
 8000ffc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001002:	2303      	movs	r3, #3
 8001004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001006:	2304      	movs	r3, #4
 8001008:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800100a:	f107 0314 	add.w	r3, r7, #20
 800100e:	4619      	mov	r1, r3
 8001010:	480f      	ldr	r0, [pc, #60]	@ (8001050 <HAL_I2C_MspInit+0x94>)
 8001012:	f000 fd11 	bl	8001a38 <HAL_GPIO_Init>

    // I2C1 clock enable
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001016:	4b0d      	ldr	r3, [pc, #52]	@ (800104c <HAL_I2C_MspInit+0x90>)
 8001018:	69db      	ldr	r3, [r3, #28]
 800101a:	4a0c      	ldr	r2, [pc, #48]	@ (800104c <HAL_I2C_MspInit+0x90>)
 800101c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001020:	61d3      	str	r3, [r2, #28]
 8001022:	4b0a      	ldr	r3, [pc, #40]	@ (800104c <HAL_I2C_MspInit+0x90>)
 8001024:	69db      	ldr	r3, [r3, #28]
 8001026:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800102a:	60fb      	str	r3, [r7, #12]
 800102c:	68fb      	ldr	r3, [r7, #12]

    // I2C1 interrupt Init
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800102e:	2200      	movs	r2, #0
 8001030:	2100      	movs	r1, #0
 8001032:	201f      	movs	r0, #31
 8001034:	f000 fcc9 	bl	80019ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8001038:	201f      	movs	r0, #31
 800103a:	f000 fce2 	bl	8001a02 <HAL_NVIC_EnableIRQ>
  }
}
 800103e:	bf00      	nop
 8001040:	3728      	adds	r7, #40	@ 0x28
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40005400 	.word	0x40005400
 800104c:	40021000 	.word	0x40021000
 8001050:	48000400 	.word	0x48000400

08001054 <i2c_master_read_bytes>:
  }
}

extern I2C_HandleTypeDef hi2c1;

HAL_StatusTypeDef i2c_master_read_bytes(uint16_t DevAddress, uint16_t RegAddress, uint8_t* pData, uint16_t Size) {
 8001054:	b580      	push	{r7, lr}
 8001056:	b088      	sub	sp, #32
 8001058:	af04      	add	r7, sp, #16
 800105a:	60ba      	str	r2, [r7, #8]
 800105c:	461a      	mov	r2, r3
 800105e:	4603      	mov	r3, r0
 8001060:	81fb      	strh	r3, [r7, #14]
 8001062:	460b      	mov	r3, r1
 8001064:	81bb      	strh	r3, [r7, #12]
 8001066:	4613      	mov	r3, r2
 8001068:	80fb      	strh	r3, [r7, #6]
    // Single alebo multi-byte čítanie na základe hodnoty Size
    if (Size > 1) {
 800106a:	88fb      	ldrh	r3, [r7, #6]
 800106c:	2b01      	cmp	r3, #1
 800106e:	d90e      	bls.n	800108e <i2c_master_read_bytes+0x3a>
        // Multi-byte čítanie (napr. pre viacero registrov alebo 16-bitové dáta)
        return HAL_I2C_Mem_Read(&hi2c1, DevAddress, RegAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, HAL_MAX_DELAY);
 8001070:	89ba      	ldrh	r2, [r7, #12]
 8001072:	89f9      	ldrh	r1, [r7, #14]
 8001074:	f04f 33ff 	mov.w	r3, #4294967295
 8001078:	9302      	str	r3, [sp, #8]
 800107a:	88fb      	ldrh	r3, [r7, #6]
 800107c:	9301      	str	r3, [sp, #4]
 800107e:	68bb      	ldr	r3, [r7, #8]
 8001080:	9300      	str	r3, [sp, #0]
 8001082:	2301      	movs	r3, #1
 8001084:	480b      	ldr	r0, [pc, #44]	@ (80010b4 <i2c_master_read_bytes+0x60>)
 8001086:	f001 f811 	bl	80020ac <HAL_I2C_Mem_Read>
 800108a:	4603      	mov	r3, r0
 800108c:	e00d      	b.n	80010aa <i2c_master_read_bytes+0x56>
    } else {
        // Single-byte čítanie
        return HAL_I2C_Mem_Read(&hi2c1, DevAddress, RegAddress, I2C_MEMADD_SIZE_8BIT, pData, 1, HAL_MAX_DELAY);
 800108e:	89ba      	ldrh	r2, [r7, #12]
 8001090:	89f9      	ldrh	r1, [r7, #14]
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	9302      	str	r3, [sp, #8]
 8001098:	2301      	movs	r3, #1
 800109a:	9301      	str	r3, [sp, #4]
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	9300      	str	r3, [sp, #0]
 80010a0:	2301      	movs	r3, #1
 80010a2:	4804      	ldr	r0, [pc, #16]	@ (80010b4 <i2c_master_read_bytes+0x60>)
 80010a4:	f001 f802 	bl	80020ac <HAL_I2C_Mem_Read>
 80010a8:	4603      	mov	r3, r0
    }
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	20000204 	.word	0x20000204

080010b8 <i2c_master_write_bytes>:

HAL_StatusTypeDef i2c_master_write_bytes(uint16_t DevAddress, uint16_t RegAddress, uint8_t* pData, uint16_t Size) {
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b088      	sub	sp, #32
 80010bc:	af04      	add	r7, sp, #16
 80010be:	60ba      	str	r2, [r7, #8]
 80010c0:	461a      	mov	r2, r3
 80010c2:	4603      	mov	r3, r0
 80010c4:	81fb      	strh	r3, [r7, #14]
 80010c6:	460b      	mov	r3, r1
 80010c8:	81bb      	strh	r3, [r7, #12]
 80010ca:	4613      	mov	r3, r2
 80010cc:	80fb      	strh	r3, [r7, #6]
    // Single alebo multi-byte zápis na základe hodnoty Size
    if (Size > 1) {
 80010ce:	88fb      	ldrh	r3, [r7, #6]
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d90e      	bls.n	80010f2 <i2c_master_write_bytes+0x3a>
        // Multi-byte zápis
        return HAL_I2C_Mem_Write(&hi2c1, DevAddress, RegAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, HAL_MAX_DELAY);
 80010d4:	89ba      	ldrh	r2, [r7, #12]
 80010d6:	89f9      	ldrh	r1, [r7, #14]
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
 80010dc:	9302      	str	r3, [sp, #8]
 80010de:	88fb      	ldrh	r3, [r7, #6]
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	9300      	str	r3, [sp, #0]
 80010e6:	2301      	movs	r3, #1
 80010e8:	480b      	ldr	r0, [pc, #44]	@ (8001118 <i2c_master_write_bytes+0x60>)
 80010ea:	f000 fecb 	bl	8001e84 <HAL_I2C_Mem_Write>
 80010ee:	4603      	mov	r3, r0
 80010f0:	e00d      	b.n	800110e <i2c_master_write_bytes+0x56>
    } else {
        // Single-byte zápis
        return HAL_I2C_Mem_Write(&hi2c1, DevAddress, RegAddress, I2C_MEMADD_SIZE_8BIT, pData, 1, HAL_MAX_DELAY);
 80010f2:	89ba      	ldrh	r2, [r7, #12]
 80010f4:	89f9      	ldrh	r1, [r7, #14]
 80010f6:	f04f 33ff 	mov.w	r3, #4294967295
 80010fa:	9302      	str	r3, [sp, #8]
 80010fc:	2301      	movs	r3, #1
 80010fe:	9301      	str	r3, [sp, #4]
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	4804      	ldr	r0, [pc, #16]	@ (8001118 <i2c_master_write_bytes+0x60>)
 8001108:	f000 febc 	bl	8001e84 <HAL_I2C_Mem_Write>
 800110c:	4603      	mov	r3, r0
    }
}
 800110e:	4618      	mov	r0, r3
 8001110:	3710      	adds	r7, #16
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000204 	.word	0x20000204

0800111c <main>:


void SystemClock_Config(void);

int main(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08c      	sub	sp, #48	@ 0x30
 8001120:	af00      	add	r7, sp, #0


  HAL_Init();
 8001122:	f000 faed 	bl	8001700 <HAL_Init>
  __HAL_RCC_GPIOB_CLK_ENABLE(); // Povolenie hodinového signálu pre GPIOB
 8001126:	4b34      	ldr	r3, [pc, #208]	@ (80011f8 <main+0xdc>)
 8001128:	695b      	ldr	r3, [r3, #20]
 800112a:	4a33      	ldr	r2, [pc, #204]	@ (80011f8 <main+0xdc>)
 800112c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001130:	6153      	str	r3, [r2, #20]
 8001132:	4b31      	ldr	r3, [pc, #196]	@ (80011f8 <main+0xdc>)
 8001134:	695b      	ldr	r3, [r3, #20]
 8001136:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800113a:	607b      	str	r3, [r7, #4]
 800113c:	687b      	ldr	r3, [r7, #4]
  SystemClock_Config();
 800113e:	f000 f863 	bl	8001208 <SystemClock_Config>

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001142:	f107 0308 	add.w	r3, r7, #8
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
 8001150:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001152:	2308      	movs	r3, #8
 8001154:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; // Output push-pull
 8001156:	2301      	movs	r3, #1
 8001158:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115a:	2300      	movs	r3, #0
 800115c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800115e:	2300      	movs	r3, #0
 8001160:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct); // Inicializácia GPIOB, PIN 3
 8001162:	f107 0308 	add.w	r3, r7, #8
 8001166:	4619      	mov	r1, r3
 8001168:	4824      	ldr	r0, [pc, #144]	@ (80011fc <main+0xe0>)
 800116a:	f000 fc65 	bl	8001a38 <HAL_GPIO_Init>

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800116e:	f7ff fec1 	bl	8000ef4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001172:	f7ff fee3 	bl	8000f3c <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001176:	f000 f9d5 	bl	8001524 <MX_USART2_UART_Init>

  //inicializuje senzory
  LPS25HB_Init(i2c_master_read_bytes, i2c_master_write_bytes);
 800117a:	4921      	ldr	r1, [pc, #132]	@ (8001200 <main+0xe4>)
 800117c:	4821      	ldr	r0, [pc, #132]	@ (8001204 <main+0xe8>)
 800117e:	f7ff fe1d 	bl	8000dbc <LPS25HB_Init>
  HTS221_Init(i2c_master_read_bytes, i2c_master_write_bytes);
 8001182:	491f      	ldr	r1, [pc, #124]	@ (8001200 <main+0xe4>)
 8001184:	481f      	ldr	r0, [pc, #124]	@ (8001204 <main+0xe8>)
 8001186:	f7ff fd5f 	bl	8000c48 <HTS221_Init>

  // Nastavenie počiatočného tlaku
  float initial_pressure = LPS25HB_ReadPressure();
 800118a:	f7ff fe45 	bl	8000e18 <LPS25HB_ReadPressure>
 800118e:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
  LPS25HB_SetReferencePressure(initial_pressure);
 8001192:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8001196:	f7ff fe65 	bl	8000e64 <LPS25HB_SetReferencePressure>

  while (1)
  {
	  float current_pressure = LPS25HB_ReadPressure();
 800119a:	f7ff fe3d 	bl	8000e18 <LPS25HB_ReadPressure>
 800119e:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
	  float altitude = LPS25HB_CalculateAltitude(current_pressure);
 80011a2:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 80011a6:	f7ff fe6f 	bl	8000e88 <LPS25HB_CalculateAltitude>
 80011aa:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
	  float temperature = HTS221_ReadTemperature();
 80011ae:	f7ff fd79 	bl	8000ca4 <HTS221_ReadTemperature>
 80011b2:	ed87 0a08 	vstr	s0, [r7, #32]
	  float humidity = HTS221_ReadHumidity();
 80011b6:	f7ff fdbb 	bl	8000d30 <HTS221_ReadHumidity>
 80011ba:	ed87 0a07 	vstr	s0, [r7, #28]

	  //USART_SendString("Testovacia sprava\n");
	  // Odoslanie formátovaných dát cez USART
	  USART_SendFormattedData(temperature, humidity, current_pressure, altitude);
 80011be:	edd7 1a09 	vldr	s3, [r7, #36]	@ 0x24
 80011c2:	ed97 1a0a 	vldr	s2, [r7, #40]	@ 0x28
 80011c6:	edd7 0a07 	vldr	s1, [r7, #28]
 80011ca:	ed97 0a08 	vldr	s0, [r7, #32]
 80011ce:	f000 fa33 	bl	8001638 <USART_SendFormattedData>

	  //LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_3);  // Zapnutie LED
	  //HAL_Delay(200);                              // Pauza 0,2 sekundy
	  //LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3); // Vypnutie LED

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET); // Zapnutie LED
 80011d2:	2201      	movs	r2, #1
 80011d4:	2108      	movs	r1, #8
 80011d6:	4809      	ldr	r0, [pc, #36]	@ (80011fc <main+0xe0>)
 80011d8:	f000 fda0 	bl	8001d1c <HAL_GPIO_WritePin>
	  HAL_Delay(200); // Pauza 0,2 sekundy
 80011dc:	20c8      	movs	r0, #200	@ 0xc8
 80011de:	f000 faf5 	bl	80017cc <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET); // Vypnutie LED
 80011e2:	2200      	movs	r2, #0
 80011e4:	2108      	movs	r1, #8
 80011e6:	4805      	ldr	r0, [pc, #20]	@ (80011fc <main+0xe0>)
 80011e8:	f000 fd98 	bl	8001d1c <HAL_GPIO_WritePin>

	  HAL_Delay(1000);
 80011ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011f0:	f000 faec 	bl	80017cc <HAL_Delay>
  {
 80011f4:	bf00      	nop
 80011f6:	e7d0      	b.n	800119a <main+0x7e>
 80011f8:	40021000 	.word	0x40021000
 80011fc:	48000400 	.word	0x48000400
 8001200:	080010b9 	.word	0x080010b9
 8001204:	08001055 	.word	0x08001055

08001208 <SystemClock_Config>:

}


void SystemClock_Config(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b096      	sub	sp, #88	@ 0x58
 800120c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800120e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001212:	2228      	movs	r2, #40	@ 0x28
 8001214:	2100      	movs	r1, #0
 8001216:	4618      	mov	r0, r3
 8001218:	f004 f913 	bl	8005442 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800121c:	f107 031c 	add.w	r3, r7, #28
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800122c:	1d3b      	adds	r3, r7, #4
 800122e:	2200      	movs	r2, #0
 8001230:	601a      	str	r2, [r3, #0]
 8001232:	605a      	str	r2, [r3, #4]
 8001234:	609a      	str	r2, [r3, #8]
 8001236:	60da      	str	r2, [r3, #12]
 8001238:	611a      	str	r2, [r3, #16]
 800123a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800123c:	2302      	movs	r3, #2
 800123e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001240:	2301      	movs	r3, #1
 8001242:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001244:	2310      	movs	r3, #16
 8001246:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001248:	2300      	movs	r3, #0
 800124a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800124c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001250:	4618      	mov	r0, r3
 8001252:	f001 fbb9 	bl	80029c8 <HAL_RCC_OscConfig>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d001      	beq.n	8001260 <SystemClock_Config+0x58>
  {
    Error_Handler();
 800125c:	f000 f826 	bl	80012ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001260:	230f      	movs	r3, #15
 8001262:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001264:	2300      	movs	r3, #0
 8001266:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001268:	2300      	movs	r3, #0
 800126a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800126c:	2300      	movs	r3, #0
 800126e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001270:	2300      	movs	r3, #0
 8001272:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001274:	f107 031c 	add.w	r3, r7, #28
 8001278:	2100      	movs	r1, #0
 800127a:	4618      	mov	r0, r3
 800127c:	f002 fbe2 	bl	8003a44 <HAL_RCC_ClockConfig>
 8001280:	4603      	mov	r3, r0
 8001282:	2b00      	cmp	r3, #0
 8001284:	d001      	beq.n	800128a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001286:	f000 f811 	bl	80012ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800128a:	2320      	movs	r3, #32
 800128c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800128e:	2300      	movs	r3, #0
 8001290:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001292:	1d3b      	adds	r3, r7, #4
 8001294:	4618      	mov	r0, r3
 8001296:	f002 fdf5 	bl	8003e84 <HAL_RCCEx_PeriphCLKConfig>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80012a0:	f000 f804 	bl	80012ac <Error_Handler>
  }
}
 80012a4:	bf00      	nop
 80012a6:	3758      	adds	r7, #88	@ 0x58
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012b0:	b672      	cpsid	i
}
 80012b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <Error_Handler+0x8>

080012b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012be:	4b0f      	ldr	r3, [pc, #60]	@ (80012fc <HAL_MspInit+0x44>)
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	4a0e      	ldr	r2, [pc, #56]	@ (80012fc <HAL_MspInit+0x44>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6193      	str	r3, [r2, #24]
 80012ca:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <HAL_MspInit+0x44>)
 80012cc:	699b      	ldr	r3, [r3, #24]
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	607b      	str	r3, [r7, #4]
 80012d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d6:	4b09      	ldr	r3, [pc, #36]	@ (80012fc <HAL_MspInit+0x44>)
 80012d8:	69db      	ldr	r3, [r3, #28]
 80012da:	4a08      	ldr	r2, [pc, #32]	@ (80012fc <HAL_MspInit+0x44>)
 80012dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012e0:	61d3      	str	r3, [r2, #28]
 80012e2:	4b06      	ldr	r3, [pc, #24]	@ (80012fc <HAL_MspInit+0x44>)
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ea:	603b      	str	r3, [r7, #0]
 80012ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ee:	bf00      	nop
 80012f0:	370c      	adds	r7, #12
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	40021000 	.word	0x40021000

08001300 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <NMI_Handler+0x4>

08001308 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <HardFault_Handler+0x4>

08001310 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001314:	bf00      	nop
 8001316:	e7fd      	b.n	8001314 <MemManage_Handler+0x4>

08001318 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <BusFault_Handler+0x4>

08001320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001324:	bf00      	nop
 8001326:	e7fd      	b.n	8001324 <UsageFault_Handler+0x4>

08001328 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001328:	b480      	push	{r7}
 800132a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800132c:	bf00      	nop
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr

08001336 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001336:	b480      	push	{r7}
 8001338:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800133a:	bf00      	nop
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr

08001352 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001352:	b580      	push	{r7, lr}
 8001354:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001356:	f000 fa19 	bl	800178c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800135a:	bf00      	nop
 800135c:	bd80      	pop	{r7, pc}
	...

08001360 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXT line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001364:	4802      	ldr	r0, [pc, #8]	@ (8001370 <I2C1_EV_IRQHandler+0x10>)
 8001366:	f000 ffbb 	bl	80022e0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800136a:	bf00      	nop
 800136c:	bd80      	pop	{r7, pc}
 800136e:	bf00      	nop
 8001370:	20000204 	.word	0x20000204

08001374 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  return 1;
 8001378:	2301      	movs	r3, #1
}
 800137a:	4618      	mov	r0, r3
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <_kill>:

int _kill(int pid, int sig)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b082      	sub	sp, #8
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800138e:	f004 f8ab 	bl	80054e8 <__errno>
 8001392:	4603      	mov	r3, r0
 8001394:	2216      	movs	r2, #22
 8001396:	601a      	str	r2, [r3, #0]
  return -1;
 8001398:	f04f 33ff 	mov.w	r3, #4294967295
}
 800139c:	4618      	mov	r0, r3
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <_exit>:

void _exit (int status)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013ac:	f04f 31ff 	mov.w	r1, #4294967295
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff ffe7 	bl	8001384 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013b6:	bf00      	nop
 80013b8:	e7fd      	b.n	80013b6 <_exit+0x12>

080013ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b086      	sub	sp, #24
 80013be:	af00      	add	r7, sp, #0
 80013c0:	60f8      	str	r0, [r7, #12]
 80013c2:	60b9      	str	r1, [r7, #8]
 80013c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c6:	2300      	movs	r3, #0
 80013c8:	617b      	str	r3, [r7, #20]
 80013ca:	e00a      	b.n	80013e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013cc:	f3af 8000 	nop.w
 80013d0:	4601      	mov	r1, r0
 80013d2:	68bb      	ldr	r3, [r7, #8]
 80013d4:	1c5a      	adds	r2, r3, #1
 80013d6:	60ba      	str	r2, [r7, #8]
 80013d8:	b2ca      	uxtb	r2, r1
 80013da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	3301      	adds	r3, #1
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	697a      	ldr	r2, [r7, #20]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	429a      	cmp	r2, r3
 80013e8:	dbf0      	blt.n	80013cc <_read+0x12>
  }

  return len;
 80013ea:	687b      	ldr	r3, [r7, #4]
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3718      	adds	r7, #24
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	60f8      	str	r0, [r7, #12]
 80013fc:	60b9      	str	r1, [r7, #8]
 80013fe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001400:	2300      	movs	r3, #0
 8001402:	617b      	str	r3, [r7, #20]
 8001404:	e009      	b.n	800141a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001406:	68bb      	ldr	r3, [r7, #8]
 8001408:	1c5a      	adds	r2, r3, #1
 800140a:	60ba      	str	r2, [r7, #8]
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	3301      	adds	r3, #1
 8001418:	617b      	str	r3, [r7, #20]
 800141a:	697a      	ldr	r2, [r7, #20]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	429a      	cmp	r2, r3
 8001420:	dbf1      	blt.n	8001406 <_write+0x12>
  }
  return len;
 8001422:	687b      	ldr	r3, [r7, #4]
}
 8001424:	4618      	mov	r0, r3
 8001426:	3718      	adds	r7, #24
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}

0800142c <_close>:

int _close(int file)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001434:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001438:	4618      	mov	r0, r3
 800143a:	370c      	adds	r7, #12
 800143c:	46bd      	mov	sp, r7
 800143e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001442:	4770      	bx	lr

08001444 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001454:	605a      	str	r2, [r3, #4]
  return 0;
 8001456:	2300      	movs	r3, #0
}
 8001458:	4618      	mov	r0, r3
 800145a:	370c      	adds	r7, #12
 800145c:	46bd      	mov	sp, r7
 800145e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001462:	4770      	bx	lr

08001464 <_isatty>:

int _isatty(int file)
{
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800146c:	2301      	movs	r3, #1
}
 800146e:	4618      	mov	r0, r3
 8001470:	370c      	adds	r7, #12
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr

0800147a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800147a:	b480      	push	{r7}
 800147c:	b085      	sub	sp, #20
 800147e:	af00      	add	r7, sp, #0
 8001480:	60f8      	str	r0, [r7, #12]
 8001482:	60b9      	str	r1, [r7, #8]
 8001484:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001486:	2300      	movs	r3, #0
}
 8001488:	4618      	mov	r0, r3
 800148a:	3714      	adds	r7, #20
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b086      	sub	sp, #24
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800149c:	4a14      	ldr	r2, [pc, #80]	@ (80014f0 <_sbrk+0x5c>)
 800149e:	4b15      	ldr	r3, [pc, #84]	@ (80014f4 <_sbrk+0x60>)
 80014a0:	1ad3      	subs	r3, r2, r3
 80014a2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014a8:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <_sbrk+0x64>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d102      	bne.n	80014b6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014b0:	4b11      	ldr	r3, [pc, #68]	@ (80014f8 <_sbrk+0x64>)
 80014b2:	4a12      	ldr	r2, [pc, #72]	@ (80014fc <_sbrk+0x68>)
 80014b4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014b6:	4b10      	ldr	r3, [pc, #64]	@ (80014f8 <_sbrk+0x64>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4413      	add	r3, r2
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d207      	bcs.n	80014d4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c4:	f004 f810 	bl	80054e8 <__errno>
 80014c8:	4603      	mov	r3, r0
 80014ca:	220c      	movs	r2, #12
 80014cc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ce:	f04f 33ff 	mov.w	r3, #4294967295
 80014d2:	e009      	b.n	80014e8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d4:	4b08      	ldr	r3, [pc, #32]	@ (80014f8 <_sbrk+0x64>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014da:	4b07      	ldr	r3, [pc, #28]	@ (80014f8 <_sbrk+0x64>)
 80014dc:	681a      	ldr	r2, [r3, #0]
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	4413      	add	r3, r2
 80014e2:	4a05      	ldr	r2, [pc, #20]	@ (80014f8 <_sbrk+0x64>)
 80014e4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014e6:	68fb      	ldr	r3, [r7, #12]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3718      	adds	r7, #24
 80014ec:	46bd      	mov	sp, r7
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20003000 	.word	0x20003000
 80014f4:	00000400 	.word	0x00000400
 80014f8:	20000258 	.word	0x20000258
 80014fc:	20000438 	.word	0x20000438

08001500 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001500:	b480      	push	{r7}
 8001502:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001504:	4b06      	ldr	r3, [pc, #24]	@ (8001520 <SystemInit+0x20>)
 8001506:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800150a:	4a05      	ldr	r2, [pc, #20]	@ (8001520 <SystemInit+0x20>)
 800150c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001510:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001514:	bf00      	nop
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	e000ed00 	.word	0xe000ed00

08001524 <MX_USART2_UART_Init>:

UART_HandleTypeDef huart2;

// USART2 init function
void MX_USART2_UART_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8001528:	4b14      	ldr	r3, [pc, #80]	@ (800157c <MX_USART2_UART_Init+0x58>)
 800152a:	4a15      	ldr	r2, [pc, #84]	@ (8001580 <MX_USART2_UART_Init+0x5c>)
 800152c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 800152e:	4b13      	ldr	r3, [pc, #76]	@ (800157c <MX_USART2_UART_Init+0x58>)
 8001530:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001534:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <MX_USART2_UART_Init+0x58>)
 8001538:	2200      	movs	r2, #0
 800153a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800153c:	4b0f      	ldr	r3, [pc, #60]	@ (800157c <MX_USART2_UART_Init+0x58>)
 800153e:	2200      	movs	r2, #0
 8001540:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001542:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <MX_USART2_UART_Init+0x58>)
 8001544:	2200      	movs	r2, #0
 8001546:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001548:	4b0c      	ldr	r3, [pc, #48]	@ (800157c <MX_USART2_UART_Init+0x58>)
 800154a:	220c      	movs	r2, #12
 800154c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800154e:	4b0b      	ldr	r3, [pc, #44]	@ (800157c <MX_USART2_UART_Init+0x58>)
 8001550:	2200      	movs	r2, #0
 8001552:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001554:	4b09      	ldr	r3, [pc, #36]	@ (800157c <MX_USART2_UART_Init+0x58>)
 8001556:	2200      	movs	r2, #0
 8001558:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800155a:	4b08      	ldr	r3, [pc, #32]	@ (800157c <MX_USART2_UART_Init+0x58>)
 800155c:	2200      	movs	r2, #0
 800155e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001560:	4b06      	ldr	r3, [pc, #24]	@ (800157c <MX_USART2_UART_Init+0x58>)
 8001562:	2200      	movs	r2, #0
 8001564:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001566:	4805      	ldr	r0, [pc, #20]	@ (800157c <MX_USART2_UART_Init+0x58>)
 8001568:	f002 fdb2 	bl	80040d0 <HAL_UART_Init>
 800156c:	4603      	mov	r3, r0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d001      	beq.n	8001576 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001572:	f7ff fe9b 	bl	80012ac <Error_Handler>
  }
}
 8001576:	bf00      	nop
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	2000025c 	.word	0x2000025c
 8001580:	40004400 	.word	0x40004400

08001584 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b08a      	sub	sp, #40	@ 0x28
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800158c:	f107 0314 	add.w	r3, r7, #20
 8001590:	2200      	movs	r2, #0
 8001592:	601a      	str	r2, [r3, #0]
 8001594:	605a      	str	r2, [r3, #4]
 8001596:	609a      	str	r2, [r3, #8]
 8001598:	60da      	str	r2, [r3, #12]
 800159a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a18      	ldr	r2, [pc, #96]	@ (8001604 <HAL_UART_MspInit+0x80>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d129      	bne.n	80015fa <HAL_UART_MspInit+0x76>
  {
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80015a6:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <HAL_UART_MspInit+0x84>)
 80015a8:	69db      	ldr	r3, [r3, #28]
 80015aa:	4a17      	ldr	r2, [pc, #92]	@ (8001608 <HAL_UART_MspInit+0x84>)
 80015ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015b0:	61d3      	str	r3, [r2, #28]
 80015b2:	4b15      	ldr	r3, [pc, #84]	@ (8001608 <HAL_UART_MspInit+0x84>)
 80015b4:	69db      	ldr	r3, [r3, #28]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ba:	613b      	str	r3, [r7, #16]
 80015bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015be:	4b12      	ldr	r3, [pc, #72]	@ (8001608 <HAL_UART_MspInit+0x84>)
 80015c0:	695b      	ldr	r3, [r3, #20]
 80015c2:	4a11      	ldr	r2, [pc, #68]	@ (8001608 <HAL_UART_MspInit+0x84>)
 80015c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80015c8:	6153      	str	r3, [r2, #20]
 80015ca:	4b0f      	ldr	r3, [pc, #60]	@ (8001608 <HAL_UART_MspInit+0x84>)
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 80015d6:	f248 0304 	movw	r3, #32772	@ 0x8004
 80015da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015dc:	2302      	movs	r3, #2
 80015de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015e4:	2303      	movs	r3, #3
 80015e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80015e8:	2307      	movs	r3, #7
 80015ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015ec:	f107 0314 	add.w	r3, r7, #20
 80015f0:	4619      	mov	r1, r3
 80015f2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015f6:	f000 fa1f 	bl	8001a38 <HAL_GPIO_Init>
  }
}
 80015fa:	bf00      	nop
 80015fc:	3728      	adds	r7, #40	@ 0x28
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40004400 	.word	0x40004400
 8001608:	40021000 	.word	0x40021000

0800160c <USART_SendString>:
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_15);
  }
}

/* USER CODE BEGIN 1 */
void USART_SendString(char *str) {
 800160c:	b580      	push	{r7, lr}
 800160e:	b082      	sub	sp, #8
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7fe fe2b 	bl	8000270 <strlen>
 800161a:	4603      	mov	r3, r0
 800161c:	b29a      	uxth	r2, r3
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
 8001622:	6879      	ldr	r1, [r7, #4]
 8001624:	4803      	ldr	r0, [pc, #12]	@ (8001634 <USART_SendString+0x28>)
 8001626:	f002 fda1 	bl	800416c <HAL_UART_Transmit>
}
 800162a:	bf00      	nop
 800162c:	3708      	adds	r7, #8
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	2000025c 	.word	0x2000025c

08001638 <USART_SendFormattedData>:

void USART_SendFormattedData(float temperature, float humidity, float pressure, float altitude) {
 8001638:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800163c:	b09a      	sub	sp, #104	@ 0x68
 800163e:	af08      	add	r7, sp, #32
 8001640:	ed87 0a03 	vstr	s0, [r7, #12]
 8001644:	edc7 0a02 	vstr	s1, [r7, #8]
 8001648:	ed87 1a01 	vstr	s2, [r7, #4]
 800164c:	edc7 1a00 	vstr	s3, [r7]
    char buffer[50];
    // Formátovanie údajov podľa požadovanej štruktúry CSV
    snprintf(buffer, sizeof(buffer), "%.1f,%.0f,%.2f,%.2f\n", temperature, humidity, pressure, altitude);
 8001650:	68f8      	ldr	r0, [r7, #12]
 8001652:	f7fe ff79 	bl	8000548 <__aeabi_f2d>
 8001656:	4604      	mov	r4, r0
 8001658:	460d      	mov	r5, r1
 800165a:	68b8      	ldr	r0, [r7, #8]
 800165c:	f7fe ff74 	bl	8000548 <__aeabi_f2d>
 8001660:	4680      	mov	r8, r0
 8001662:	4689      	mov	r9, r1
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f7fe ff6f 	bl	8000548 <__aeabi_f2d>
 800166a:	4682      	mov	sl, r0
 800166c:	468b      	mov	fp, r1
 800166e:	6838      	ldr	r0, [r7, #0]
 8001670:	f7fe ff6a 	bl	8000548 <__aeabi_f2d>
 8001674:	4602      	mov	r2, r0
 8001676:	460b      	mov	r3, r1
 8001678:	f107 0014 	add.w	r0, r7, #20
 800167c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001680:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001684:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001688:	e9cd 4500 	strd	r4, r5, [sp]
 800168c:	4a06      	ldr	r2, [pc, #24]	@ (80016a8 <USART_SendFormattedData+0x70>)
 800168e:	2132      	movs	r1, #50	@ 0x32
 8001690:	f003 fe60 	bl	8005354 <sniprintf>
    USART_SendString(buffer);
 8001694:	f107 0314 	add.w	r3, r7, #20
 8001698:	4618      	mov	r0, r3
 800169a:	f7ff ffb7 	bl	800160c <USART_SendString>
}
 800169e:	bf00      	nop
 80016a0:	3748      	adds	r7, #72	@ 0x48
 80016a2:	46bd      	mov	sp, r7
 80016a4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016a8:	080075f0 	.word	0x080075f0

080016ac <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016e4 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80016b0:	f7ff ff26 	bl	8001500 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80016b4:	480c      	ldr	r0, [pc, #48]	@ (80016e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80016b6:	490d      	ldr	r1, [pc, #52]	@ (80016ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80016b8:	4a0d      	ldr	r2, [pc, #52]	@ (80016f0 <LoopForever+0xe>)
  movs r3, #0
 80016ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016bc:	e002      	b.n	80016c4 <LoopCopyDataInit>

080016be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016c2:	3304      	adds	r3, #4

080016c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c8:	d3f9      	bcc.n	80016be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016ca:	4a0a      	ldr	r2, [pc, #40]	@ (80016f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80016cc:	4c0a      	ldr	r4, [pc, #40]	@ (80016f8 <LoopForever+0x16>)
  movs r3, #0
 80016ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016d0:	e001      	b.n	80016d6 <LoopFillZerobss>

080016d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d4:	3204      	adds	r2, #4

080016d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d8:	d3fb      	bcc.n	80016d2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016da:	f003 ff0b 	bl	80054f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80016de:	f7ff fd1d 	bl	800111c <main>

080016e2 <LoopForever>:

LoopForever:
    b LoopForever
 80016e2:	e7fe      	b.n	80016e2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80016e4:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80016e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016ec:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80016f0:	080079c0 	.word	0x080079c0
  ldr r2, =_sbss
 80016f4:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80016f8:	20000434 	.word	0x20000434

080016fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016fc:	e7fe      	b.n	80016fc <ADC1_2_IRQHandler>
	...

08001700 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001704:	4b08      	ldr	r3, [pc, #32]	@ (8001728 <HAL_Init+0x28>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4a07      	ldr	r2, [pc, #28]	@ (8001728 <HAL_Init+0x28>)
 800170a:	f043 0310 	orr.w	r3, r3, #16
 800170e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001710:	2003      	movs	r0, #3
 8001712:	f000 f94f 	bl	80019b4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001716:	200f      	movs	r0, #15
 8001718:	f000 f808 	bl	800172c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800171c:	f7ff fdcc 	bl	80012b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001720:	2300      	movs	r3, #0
}
 8001722:	4618      	mov	r0, r3
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40022000 	.word	0x40022000

0800172c <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001734:	4b12      	ldr	r3, [pc, #72]	@ (8001780 <HAL_InitTick+0x54>)
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	4b12      	ldr	r3, [pc, #72]	@ (8001784 <HAL_InitTick+0x58>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	4619      	mov	r1, r3
 800173e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001742:	fbb3 f3f1 	udiv	r3, r3, r1
 8001746:	fbb2 f3f3 	udiv	r3, r2, r3
 800174a:	4618      	mov	r0, r3
 800174c:	f000 f967 	bl	8001a1e <HAL_SYSTICK_Config>
 8001750:	4603      	mov	r3, r0
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e00e      	b.n	8001778 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b0f      	cmp	r3, #15
 800175e:	d80a      	bhi.n	8001776 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001760:	2200      	movs	r2, #0
 8001762:	6879      	ldr	r1, [r7, #4]
 8001764:	f04f 30ff 	mov.w	r0, #4294967295
 8001768:	f000 f92f 	bl	80019ca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800176c:	4a06      	ldr	r2, [pc, #24]	@ (8001788 <HAL_InitTick+0x5c>)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001772:	2300      	movs	r3, #0
 8001774:	e000      	b.n	8001778 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
}
 8001778:	4618      	mov	r0, r3
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	20000000 	.word	0x20000000
 8001784:	20000008 	.word	0x20000008
 8001788:	20000004 	.word	0x20000004

0800178c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001790:	4b06      	ldr	r3, [pc, #24]	@ (80017ac <HAL_IncTick+0x20>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <HAL_IncTick+0x24>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4413      	add	r3, r2
 800179c:	4a04      	ldr	r2, [pc, #16]	@ (80017b0 <HAL_IncTick+0x24>)
 800179e:	6013      	str	r3, [r2, #0]
}
 80017a0:	bf00      	nop
 80017a2:	46bd      	mov	sp, r7
 80017a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a8:	4770      	bx	lr
 80017aa:	bf00      	nop
 80017ac:	20000008 	.word	0x20000008
 80017b0:	200002e4 	.word	0x200002e4

080017b4 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  return uwTick;  
 80017b8:	4b03      	ldr	r3, [pc, #12]	@ (80017c8 <HAL_GetTick+0x14>)
 80017ba:	681b      	ldr	r3, [r3, #0]
}
 80017bc:	4618      	mov	r0, r3
 80017be:	46bd      	mov	sp, r7
 80017c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c4:	4770      	bx	lr
 80017c6:	bf00      	nop
 80017c8:	200002e4 	.word	0x200002e4

080017cc <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017d4:	f7ff ffee 	bl	80017b4 <HAL_GetTick>
 80017d8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017e4:	d005      	beq.n	80017f2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001810 <HAL_Delay+0x44>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	461a      	mov	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	4413      	add	r3, r2
 80017f0:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80017f2:	bf00      	nop
 80017f4:	f7ff ffde 	bl	80017b4 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	68fa      	ldr	r2, [r7, #12]
 8001800:	429a      	cmp	r2, r3
 8001802:	d8f7      	bhi.n	80017f4 <HAL_Delay+0x28>
  {
  }
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3710      	adds	r7, #16
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	20000008 	.word	0x20000008

08001814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001814:	b480      	push	{r7}
 8001816:	b085      	sub	sp, #20
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	f003 0307 	and.w	r3, r3, #7
 8001822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <__NVIC_SetPriorityGrouping+0x44>)
 8001826:	68db      	ldr	r3, [r3, #12]
 8001828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800182a:	68ba      	ldr	r2, [r7, #8]
 800182c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001830:	4013      	ands	r3, r2
 8001832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800183c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001840:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001846:	4a04      	ldr	r2, [pc, #16]	@ (8001858 <__NVIC_SetPriorityGrouping+0x44>)
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	60d3      	str	r3, [r2, #12]
}
 800184c:	bf00      	nop
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	e000ed00 	.word	0xe000ed00

0800185c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001860:	4b04      	ldr	r3, [pc, #16]	@ (8001874 <__NVIC_GetPriorityGrouping+0x18>)
 8001862:	68db      	ldr	r3, [r3, #12]
 8001864:	0a1b      	lsrs	r3, r3, #8
 8001866:	f003 0307 	and.w	r3, r3, #7
}
 800186a:	4618      	mov	r0, r3
 800186c:	46bd      	mov	sp, r7
 800186e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001872:	4770      	bx	lr
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001878:	b480      	push	{r7}
 800187a:	b083      	sub	sp, #12
 800187c:	af00      	add	r7, sp, #0
 800187e:	4603      	mov	r3, r0
 8001880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001886:	2b00      	cmp	r3, #0
 8001888:	db0b      	blt.n	80018a2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800188a:	79fb      	ldrb	r3, [r7, #7]
 800188c:	f003 021f 	and.w	r2, r3, #31
 8001890:	4907      	ldr	r1, [pc, #28]	@ (80018b0 <__NVIC_EnableIRQ+0x38>)
 8001892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001896:	095b      	lsrs	r3, r3, #5
 8001898:	2001      	movs	r0, #1
 800189a:	fa00 f202 	lsl.w	r2, r0, r2
 800189e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80018a2:	bf00      	nop
 80018a4:	370c      	adds	r7, #12
 80018a6:	46bd      	mov	sp, r7
 80018a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ac:	4770      	bx	lr
 80018ae:	bf00      	nop
 80018b0:	e000e100 	.word	0xe000e100

080018b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	6039      	str	r1, [r7, #0]
 80018be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	db0a      	blt.n	80018de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	b2da      	uxtb	r2, r3
 80018cc:	490c      	ldr	r1, [pc, #48]	@ (8001900 <__NVIC_SetPriority+0x4c>)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	0112      	lsls	r2, r2, #4
 80018d4:	b2d2      	uxtb	r2, r2
 80018d6:	440b      	add	r3, r1
 80018d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018dc:	e00a      	b.n	80018f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	b2da      	uxtb	r2, r3
 80018e2:	4908      	ldr	r1, [pc, #32]	@ (8001904 <__NVIC_SetPriority+0x50>)
 80018e4:	79fb      	ldrb	r3, [r7, #7]
 80018e6:	f003 030f 	and.w	r3, r3, #15
 80018ea:	3b04      	subs	r3, #4
 80018ec:	0112      	lsls	r2, r2, #4
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	440b      	add	r3, r1
 80018f2:	761a      	strb	r2, [r3, #24]
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	e000e100 	.word	0xe000e100
 8001904:	e000ed00 	.word	0xe000ed00

08001908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001908:	b480      	push	{r7}
 800190a:	b089      	sub	sp, #36	@ 0x24
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	f003 0307 	and.w	r3, r3, #7
 800191a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800191c:	69fb      	ldr	r3, [r7, #28]
 800191e:	f1c3 0307 	rsb	r3, r3, #7
 8001922:	2b04      	cmp	r3, #4
 8001924:	bf28      	it	cs
 8001926:	2304      	movcs	r3, #4
 8001928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	3304      	adds	r3, #4
 800192e:	2b06      	cmp	r3, #6
 8001930:	d902      	bls.n	8001938 <NVIC_EncodePriority+0x30>
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	3b03      	subs	r3, #3
 8001936:	e000      	b.n	800193a <NVIC_EncodePriority+0x32>
 8001938:	2300      	movs	r3, #0
 800193a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800193c:	f04f 32ff 	mov.w	r2, #4294967295
 8001940:	69bb      	ldr	r3, [r7, #24]
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	43da      	mvns	r2, r3
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	401a      	ands	r2, r3
 800194c:	697b      	ldr	r3, [r7, #20]
 800194e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001950:	f04f 31ff 	mov.w	r1, #4294967295
 8001954:	697b      	ldr	r3, [r7, #20]
 8001956:	fa01 f303 	lsl.w	r3, r1, r3
 800195a:	43d9      	mvns	r1, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001960:	4313      	orrs	r3, r2
         );
}
 8001962:	4618      	mov	r0, r3
 8001964:	3724      	adds	r7, #36	@ 0x24
 8001966:	46bd      	mov	sp, r7
 8001968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196c:	4770      	bx	lr
	...

08001970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3b01      	subs	r3, #1
 800197c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001980:	d301      	bcc.n	8001986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001982:	2301      	movs	r3, #1
 8001984:	e00f      	b.n	80019a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001986:	4a0a      	ldr	r2, [pc, #40]	@ (80019b0 <SysTick_Config+0x40>)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3b01      	subs	r3, #1
 800198c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800198e:	210f      	movs	r1, #15
 8001990:	f04f 30ff 	mov.w	r0, #4294967295
 8001994:	f7ff ff8e 	bl	80018b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001998:	4b05      	ldr	r3, [pc, #20]	@ (80019b0 <SysTick_Config+0x40>)
 800199a:	2200      	movs	r2, #0
 800199c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800199e:	4b04      	ldr	r3, [pc, #16]	@ (80019b0 <SysTick_Config+0x40>)
 80019a0:	2207      	movs	r2, #7
 80019a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3708      	adds	r7, #8
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	e000e010 	.word	0xe000e010

080019b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f7ff ff29 	bl	8001814 <__NVIC_SetPriorityGrouping>
}
 80019c2:	bf00      	nop
 80019c4:	3708      	adds	r7, #8
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b086      	sub	sp, #24
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	4603      	mov	r3, r0
 80019d2:	60b9      	str	r1, [r7, #8]
 80019d4:	607a      	str	r2, [r7, #4]
 80019d6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019d8:	2300      	movs	r3, #0
 80019da:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019dc:	f7ff ff3e 	bl	800185c <__NVIC_GetPriorityGrouping>
 80019e0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	6978      	ldr	r0, [r7, #20]
 80019e8:	f7ff ff8e 	bl	8001908 <NVIC_EncodePriority>
 80019ec:	4602      	mov	r2, r0
 80019ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019f2:	4611      	mov	r1, r2
 80019f4:	4618      	mov	r0, r3
 80019f6:	f7ff ff5d 	bl	80018b4 <__NVIC_SetPriority>
}
 80019fa:	bf00      	nop
 80019fc:	3718      	adds	r7, #24
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}

08001a02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a02:	b580      	push	{r7, lr}
 8001a04:	b082      	sub	sp, #8
 8001a06:	af00      	add	r7, sp, #0
 8001a08:	4603      	mov	r3, r0
 8001a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a10:	4618      	mov	r0, r3
 8001a12:	f7ff ff31 	bl	8001878 <__NVIC_EnableIRQ>
}
 8001a16:	bf00      	nop
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}

08001a1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a1e:	b580      	push	{r7, lr}
 8001a20:	b082      	sub	sp, #8
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a26:	6878      	ldr	r0, [r7, #4]
 8001a28:	f7ff ffa2 	bl	8001970 <SysTick_Config>
 8001a2c:	4603      	mov	r3, r0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b087      	sub	sp, #28
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001a42:	2300      	movs	r3, #0
 8001a44:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001a46:	e14e      	b.n	8001ce6 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	681a      	ldr	r2, [r3, #0]
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	fa01 f303 	lsl.w	r3, r1, r3
 8001a54:	4013      	ands	r3, r2
 8001a56:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	f000 8140 	beq.w	8001ce0 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	f003 0303 	and.w	r3, r3, #3
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d005      	beq.n	8001a78 <HAL_GPIO_Init+0x40>
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	685b      	ldr	r3, [r3, #4]
 8001a70:	f003 0303 	and.w	r3, r3, #3
 8001a74:	2b02      	cmp	r3, #2
 8001a76:	d130      	bne.n	8001ada <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	689b      	ldr	r3, [r3, #8]
 8001a7c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	005b      	lsls	r3, r3, #1
 8001a82:	2203      	movs	r2, #3
 8001a84:	fa02 f303 	lsl.w	r3, r2, r3
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	68da      	ldr	r2, [r3, #12]
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	005b      	lsls	r3, r3, #1
 8001a98:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9c:	693a      	ldr	r2, [r7, #16]
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	693a      	ldr	r2, [r7, #16]
 8001aa6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001aae:	2201      	movs	r2, #1
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	693a      	ldr	r2, [r7, #16]
 8001aba:	4013      	ands	r3, r2
 8001abc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	091b      	lsrs	r3, r3, #4
 8001ac4:	f003 0201 	and.w	r2, r3, #1
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	fa02 f303 	lsl.w	r3, r2, r3
 8001ace:	693a      	ldr	r2, [r7, #16]
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	693a      	ldr	r2, [r7, #16]
 8001ad8:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	f003 0303 	and.w	r3, r3, #3
 8001ae2:	2b03      	cmp	r3, #3
 8001ae4:	d017      	beq.n	8001b16 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68db      	ldr	r3, [r3, #12]
 8001aea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	2203      	movs	r2, #3
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43db      	mvns	r3, r3
 8001af8:	693a      	ldr	r2, [r7, #16]
 8001afa:	4013      	ands	r3, r2
 8001afc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	689a      	ldr	r2, [r3, #8]
 8001b02:	697b      	ldr	r3, [r7, #20]
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	fa02 f303 	lsl.w	r3, r2, r3
 8001b0a:	693a      	ldr	r2, [r7, #16]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	693a      	ldr	r2, [r7, #16]
 8001b14:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b16:	683b      	ldr	r3, [r7, #0]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	f003 0303 	and.w	r3, r3, #3
 8001b1e:	2b02      	cmp	r3, #2
 8001b20:	d123      	bne.n	8001b6a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	08da      	lsrs	r2, r3, #3
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	3208      	adds	r2, #8
 8001b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b2e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	220f      	movs	r2, #15
 8001b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b3e:	43db      	mvns	r3, r3
 8001b40:	693a      	ldr	r2, [r7, #16]
 8001b42:	4013      	ands	r3, r2
 8001b44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	691a      	ldr	r2, [r3, #16]
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	f003 0307 	and.w	r3, r3, #7
 8001b50:	009b      	lsls	r3, r3, #2
 8001b52:	fa02 f303 	lsl.w	r3, r2, r3
 8001b56:	693a      	ldr	r2, [r7, #16]
 8001b58:	4313      	orrs	r3, r2
 8001b5a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	08da      	lsrs	r2, r3, #3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	3208      	adds	r2, #8
 8001b64:	6939      	ldr	r1, [r7, #16]
 8001b66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001b70:	697b      	ldr	r3, [r7, #20]
 8001b72:	005b      	lsls	r3, r3, #1
 8001b74:	2203      	movs	r2, #3
 8001b76:	fa02 f303 	lsl.w	r3, r2, r3
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	4013      	ands	r3, r2
 8001b80:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b82:	683b      	ldr	r3, [r7, #0]
 8001b84:	685b      	ldr	r3, [r3, #4]
 8001b86:	f003 0203 	and.w	r2, r3, #3
 8001b8a:	697b      	ldr	r3, [r7, #20]
 8001b8c:	005b      	lsls	r3, r3, #1
 8001b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	4313      	orrs	r3, r2
 8001b96:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b9e:	683b      	ldr	r3, [r7, #0]
 8001ba0:	685b      	ldr	r3, [r3, #4]
 8001ba2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 809a 	beq.w	8001ce0 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bac:	4b55      	ldr	r3, [pc, #340]	@ (8001d04 <HAL_GPIO_Init+0x2cc>)
 8001bae:	699b      	ldr	r3, [r3, #24]
 8001bb0:	4a54      	ldr	r2, [pc, #336]	@ (8001d04 <HAL_GPIO_Init+0x2cc>)
 8001bb2:	f043 0301 	orr.w	r3, r3, #1
 8001bb6:	6193      	str	r3, [r2, #24]
 8001bb8:	4b52      	ldr	r3, [pc, #328]	@ (8001d04 <HAL_GPIO_Init+0x2cc>)
 8001bba:	699b      	ldr	r3, [r3, #24]
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001bc4:	4a50      	ldr	r2, [pc, #320]	@ (8001d08 <HAL_GPIO_Init+0x2d0>)
 8001bc6:	697b      	ldr	r3, [r7, #20]
 8001bc8:	089b      	lsrs	r3, r3, #2
 8001bca:	3302      	adds	r3, #2
 8001bcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	f003 0303 	and.w	r3, r3, #3
 8001bd8:	009b      	lsls	r3, r3, #2
 8001bda:	220f      	movs	r2, #15
 8001bdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001be0:	43db      	mvns	r3, r3
 8001be2:	693a      	ldr	r2, [r7, #16]
 8001be4:	4013      	ands	r3, r2
 8001be6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001bee:	d013      	beq.n	8001c18 <HAL_GPIO_Init+0x1e0>
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	4a46      	ldr	r2, [pc, #280]	@ (8001d0c <HAL_GPIO_Init+0x2d4>)
 8001bf4:	4293      	cmp	r3, r2
 8001bf6:	d00d      	beq.n	8001c14 <HAL_GPIO_Init+0x1dc>
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	4a45      	ldr	r2, [pc, #276]	@ (8001d10 <HAL_GPIO_Init+0x2d8>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d007      	beq.n	8001c10 <HAL_GPIO_Init+0x1d8>
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	4a44      	ldr	r2, [pc, #272]	@ (8001d14 <HAL_GPIO_Init+0x2dc>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d101      	bne.n	8001c0c <HAL_GPIO_Init+0x1d4>
 8001c08:	2303      	movs	r3, #3
 8001c0a:	e006      	b.n	8001c1a <HAL_GPIO_Init+0x1e2>
 8001c0c:	2305      	movs	r3, #5
 8001c0e:	e004      	b.n	8001c1a <HAL_GPIO_Init+0x1e2>
 8001c10:	2302      	movs	r3, #2
 8001c12:	e002      	b.n	8001c1a <HAL_GPIO_Init+0x1e2>
 8001c14:	2301      	movs	r3, #1
 8001c16:	e000      	b.n	8001c1a <HAL_GPIO_Init+0x1e2>
 8001c18:	2300      	movs	r3, #0
 8001c1a:	697a      	ldr	r2, [r7, #20]
 8001c1c:	f002 0203 	and.w	r2, r2, #3
 8001c20:	0092      	lsls	r2, r2, #2
 8001c22:	4093      	lsls	r3, r2
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c2a:	4937      	ldr	r1, [pc, #220]	@ (8001d08 <HAL_GPIO_Init+0x2d0>)
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	089b      	lsrs	r3, r3, #2
 8001c30:	3302      	adds	r3, #2
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c38:	4b37      	ldr	r3, [pc, #220]	@ (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	43db      	mvns	r3, r3
 8001c42:	693a      	ldr	r2, [r7, #16]
 8001c44:	4013      	ands	r3, r2
 8001c46:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001c5c:	4a2e      	ldr	r2, [pc, #184]	@ (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c62:	4b2d      	ldr	r3, [pc, #180]	@ (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001c64:	68db      	ldr	r3, [r3, #12]
 8001c66:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	693a      	ldr	r2, [r7, #16]
 8001c6e:	4013      	ands	r3, r2
 8001c70:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d003      	beq.n	8001c86 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001c86:	4a24      	ldr	r2, [pc, #144]	@ (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c8c:	4b22      	ldr	r3, [pc, #136]	@ (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	43db      	mvns	r3, r3
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	4013      	ands	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d003      	beq.n	8001cb0 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001cb0:	4a19      	ldr	r2, [pc, #100]	@ (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001cb6:	4b18      	ldr	r3, [pc, #96]	@ (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	43db      	mvns	r3, r3
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d003      	beq.n	8001cda <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001cda:	4a0f      	ldr	r2, [pc, #60]	@ (8001d18 <HAL_GPIO_Init+0x2e0>)
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	fa22 f303 	lsr.w	r3, r2, r3
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	f47f aea9 	bne.w	8001a48 <HAL_GPIO_Init+0x10>
  }
}
 8001cf6:	bf00      	nop
 8001cf8:	bf00      	nop
 8001cfa:	371c      	adds	r7, #28
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d02:	4770      	bx	lr
 8001d04:	40021000 	.word	0x40021000
 8001d08:	40010000 	.word	0x40010000
 8001d0c:	48000400 	.word	0x48000400
 8001d10:	48000800 	.word	0x48000800
 8001d14:	48000c00 	.word	0x48000c00
 8001d18:	40010400 	.word	0x40010400

08001d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	807b      	strh	r3, [r7, #2]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d2c:	787b      	ldrb	r3, [r7, #1]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001d32:	887a      	ldrh	r2, [r7, #2]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001d38:	e002      	b.n	8001d40 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001d3a:	887a      	ldrh	r2, [r7, #2]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr

08001d4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b082      	sub	sp, #8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d101      	bne.n	8001d5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	e08d      	b.n	8001e7a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d106      	bne.n	8001d78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	f7ff f922 	bl	8000fbc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2224      	movs	r2, #36	@ 0x24
 8001d7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f022 0201 	bic.w	r2, r2, #1
 8001d8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001d9c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	689a      	ldr	r2, [r3, #8]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001dac:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	68db      	ldr	r3, [r3, #12]
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d107      	bne.n	8001dc6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	689a      	ldr	r2, [r3, #8]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	e006      	b.n	8001dd4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	689a      	ldr	r2, [r3, #8]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001dd2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	2b02      	cmp	r3, #2
 8001dda:	d108      	bne.n	8001dee <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	685a      	ldr	r2, [r3, #4]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	e007      	b.n	8001dfe <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	685a      	ldr	r2, [r3, #4]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001dfc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	6812      	ldr	r2, [r2, #0]
 8001e08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001e10:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	68da      	ldr	r2, [r3, #12]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e20:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	691a      	ldr	r2, [r3, #16]
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	695b      	ldr	r3, [r3, #20]
 8001e2a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	430a      	orrs	r2, r1
 8001e3a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	69d9      	ldr	r1, [r3, #28]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a1a      	ldr	r2, [r3, #32]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f042 0201 	orr.w	r2, r2, #1
 8001e5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2200      	movs	r2, #0
 8001e60:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	2220      	movs	r2, #32
 8001e66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001e78:	2300      	movs	r3, #0
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3708      	adds	r7, #8
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
	...

08001e84 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b088      	sub	sp, #32
 8001e88:	af02      	add	r7, sp, #8
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	4608      	mov	r0, r1
 8001e8e:	4611      	mov	r1, r2
 8001e90:	461a      	mov	r2, r3
 8001e92:	4603      	mov	r3, r0
 8001e94:	817b      	strh	r3, [r7, #10]
 8001e96:	460b      	mov	r3, r1
 8001e98:	813b      	strh	r3, [r7, #8]
 8001e9a:	4613      	mov	r3, r2
 8001e9c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	2b20      	cmp	r3, #32
 8001ea8:	f040 80f9 	bne.w	800209e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001eac:	6a3b      	ldr	r3, [r7, #32]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d002      	beq.n	8001eb8 <HAL_I2C_Mem_Write+0x34>
 8001eb2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d105      	bne.n	8001ec4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ebe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0ed      	b.n	80020a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d101      	bne.n	8001ed2 <HAL_I2C_Mem_Write+0x4e>
 8001ece:	2302      	movs	r3, #2
 8001ed0:	e0e6      	b.n	80020a0 <HAL_I2C_Mem_Write+0x21c>
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	2201      	movs	r2, #1
 8001ed6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001eda:	f7ff fc6b 	bl	80017b4 <HAL_GetTick>
 8001ede:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	9300      	str	r3, [sp, #0]
 8001ee4:	2319      	movs	r3, #25
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001eec:	68f8      	ldr	r0, [r7, #12]
 8001eee:	f000 fadd 	bl	80024ac <I2C_WaitOnFlagUntilTimeout>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d001      	beq.n	8001efc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e0d1      	b.n	80020a0 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2221      	movs	r2, #33	@ 0x21
 8001f00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	2240      	movs	r2, #64	@ 0x40
 8001f08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	6a3a      	ldr	r2, [r7, #32]
 8001f16:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8001f1c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2200      	movs	r2, #0
 8001f22:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f24:	88f8      	ldrh	r0, [r7, #6]
 8001f26:	893a      	ldrh	r2, [r7, #8]
 8001f28:	8979      	ldrh	r1, [r7, #10]
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	9301      	str	r3, [sp, #4]
 8001f2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	4603      	mov	r3, r0
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f000 f9ed 	bl	8002314 <I2C_RequestMemoryWrite>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d005      	beq.n	8001f4c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8001f48:	2301      	movs	r3, #1
 8001f4a:	e0a9      	b.n	80020a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	2bff      	cmp	r3, #255	@ 0xff
 8001f54:	d90e      	bls.n	8001f74 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	22ff      	movs	r2, #255	@ 0xff
 8001f5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f60:	b2da      	uxtb	r2, r3
 8001f62:	8979      	ldrh	r1, [r7, #10]
 8001f64:	2300      	movs	r3, #0
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001f6c:	68f8      	ldr	r0, [r7, #12]
 8001f6e:	f000 fc61 	bl	8002834 <I2C_TransferConfig>
 8001f72:	e00f      	b.n	8001f94 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f78:	b29a      	uxth	r2, r3
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f82:	b2da      	uxtb	r2, r3
 8001f84:	8979      	ldrh	r1, [r7, #10]
 8001f86:	2300      	movs	r3, #0
 8001f88:	9300      	str	r3, [sp, #0]
 8001f8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001f8e:	68f8      	ldr	r0, [r7, #12]
 8001f90:	f000 fc50 	bl	8002834 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f94:	697a      	ldr	r2, [r7, #20]
 8001f96:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8001f98:	68f8      	ldr	r0, [r7, #12]
 8001f9a:	f000 fae0 	bl	800255e <I2C_WaitOnTXISFlagUntilTimeout>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d001      	beq.n	8001fa8 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001fa4:	2301      	movs	r3, #1
 8001fa6:	e07b      	b.n	80020a0 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fac:	781a      	ldrb	r2, [r3, #0]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb8:	1c5a      	adds	r2, r3, #1
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fc2:	b29b      	uxth	r3, r3
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	b29a      	uxth	r2, r3
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fdc:	b29b      	uxth	r3, r3
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d034      	beq.n	800204c <HAL_I2C_Mem_Write+0x1c8>
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d130      	bne.n	800204c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001fea:	697b      	ldr	r3, [r7, #20]
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	2180      	movs	r1, #128	@ 0x80
 8001ff4:	68f8      	ldr	r0, [r7, #12]
 8001ff6:	f000 fa59 	bl	80024ac <I2C_WaitOnFlagUntilTimeout>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e04d      	b.n	80020a0 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002008:	b29b      	uxth	r3, r3
 800200a:	2bff      	cmp	r3, #255	@ 0xff
 800200c:	d90e      	bls.n	800202c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	22ff      	movs	r2, #255	@ 0xff
 8002012:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002018:	b2da      	uxtb	r2, r3
 800201a:	8979      	ldrh	r1, [r7, #10]
 800201c:	2300      	movs	r3, #0
 800201e:	9300      	str	r3, [sp, #0]
 8002020:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002024:	68f8      	ldr	r0, [r7, #12]
 8002026:	f000 fc05 	bl	8002834 <I2C_TransferConfig>
 800202a:	e00f      	b.n	800204c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002030:	b29a      	uxth	r2, r3
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800203a:	b2da      	uxtb	r2, r3
 800203c:	8979      	ldrh	r1, [r7, #10]
 800203e:	2300      	movs	r3, #0
 8002040:	9300      	str	r3, [sp, #0]
 8002042:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f000 fbf4 	bl	8002834 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002050:	b29b      	uxth	r3, r3
 8002052:	2b00      	cmp	r3, #0
 8002054:	d19e      	bne.n	8001f94 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002056:	697a      	ldr	r2, [r7, #20]
 8002058:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800205a:	68f8      	ldr	r0, [r7, #12]
 800205c:	f000 fac6 	bl	80025ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e01a      	b.n	80020a0 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	2220      	movs	r2, #32
 8002070:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6859      	ldr	r1, [r3, #4]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	4b0a      	ldr	r3, [pc, #40]	@ (80020a8 <HAL_I2C_Mem_Write+0x224>)
 800207e:	400b      	ands	r3, r1
 8002080:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2220      	movs	r2, #32
 8002086:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2200      	movs	r2, #0
 800208e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	e000      	b.n	80020a0 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800209e:	2302      	movs	r3, #2
  }
}
 80020a0:	4618      	mov	r0, r3
 80020a2:	3718      	adds	r7, #24
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	fe00e800 	.word	0xfe00e800

080020ac <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	b088      	sub	sp, #32
 80020b0:	af02      	add	r7, sp, #8
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	4608      	mov	r0, r1
 80020b6:	4611      	mov	r1, r2
 80020b8:	461a      	mov	r2, r3
 80020ba:	4603      	mov	r3, r0
 80020bc:	817b      	strh	r3, [r7, #10]
 80020be:	460b      	mov	r3, r1
 80020c0:	813b      	strh	r3, [r7, #8]
 80020c2:	4613      	mov	r3, r2
 80020c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020cc:	b2db      	uxtb	r3, r3
 80020ce:	2b20      	cmp	r3, #32
 80020d0:	f040 80fd 	bne.w	80022ce <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80020d4:	6a3b      	ldr	r3, [r7, #32]
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d002      	beq.n	80020e0 <HAL_I2C_Mem_Read+0x34>
 80020da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d105      	bne.n	80020ec <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020e6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e0f1      	b.n	80022d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80020f2:	2b01      	cmp	r3, #1
 80020f4:	d101      	bne.n	80020fa <HAL_I2C_Mem_Read+0x4e>
 80020f6:	2302      	movs	r3, #2
 80020f8:	e0ea      	b.n	80022d0 <HAL_I2C_Mem_Read+0x224>
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	2201      	movs	r2, #1
 80020fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002102:	f7ff fb57 	bl	80017b4 <HAL_GetTick>
 8002106:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	9300      	str	r3, [sp, #0]
 800210c:	2319      	movs	r3, #25
 800210e:	2201      	movs	r2, #1
 8002110:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f000 f9c9 	bl	80024ac <I2C_WaitOnFlagUntilTimeout>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e0d5      	b.n	80022d0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	2222      	movs	r2, #34	@ 0x22
 8002128:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2240      	movs	r2, #64	@ 0x40
 8002130:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2200      	movs	r2, #0
 8002138:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	6a3a      	ldr	r2, [r7, #32]
 800213e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002144:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	2200      	movs	r2, #0
 800214a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800214c:	88f8      	ldrh	r0, [r7, #6]
 800214e:	893a      	ldrh	r2, [r7, #8]
 8002150:	8979      	ldrh	r1, [r7, #10]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	9301      	str	r3, [sp, #4]
 8002156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002158:	9300      	str	r3, [sp, #0]
 800215a:	4603      	mov	r3, r0
 800215c:	68f8      	ldr	r0, [r7, #12]
 800215e:	f000 f92d 	bl	80023bc <I2C_RequestMemoryRead>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d005      	beq.n	8002174 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002170:	2301      	movs	r3, #1
 8002172:	e0ad      	b.n	80022d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002178:	b29b      	uxth	r3, r3
 800217a:	2bff      	cmp	r3, #255	@ 0xff
 800217c:	d90e      	bls.n	800219c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2201      	movs	r2, #1
 8002182:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002188:	b2da      	uxtb	r2, r3
 800218a:	8979      	ldrh	r1, [r7, #10]
 800218c:	4b52      	ldr	r3, [pc, #328]	@ (80022d8 <HAL_I2C_Mem_Read+0x22c>)
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002194:	68f8      	ldr	r0, [r7, #12]
 8002196:	f000 fb4d 	bl	8002834 <I2C_TransferConfig>
 800219a:	e00f      	b.n	80021bc <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021a0:	b29a      	uxth	r2, r3
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021aa:	b2da      	uxtb	r2, r3
 80021ac:	8979      	ldrh	r1, [r7, #10]
 80021ae:	4b4a      	ldr	r3, [pc, #296]	@ (80022d8 <HAL_I2C_Mem_Read+0x22c>)
 80021b0:	9300      	str	r3, [sp, #0]
 80021b2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021b6:	68f8      	ldr	r0, [r7, #12]
 80021b8:	f000 fb3c 	bl	8002834 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021c2:	2200      	movs	r2, #0
 80021c4:	2104      	movs	r1, #4
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f000 f970 	bl	80024ac <I2C_WaitOnFlagUntilTimeout>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e07c      	b.n	80022d0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e0:	b2d2      	uxtb	r2, r2
 80021e2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021e8:	1c5a      	adds	r2, r3, #1
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021f2:	3b01      	subs	r3, #1
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021fe:	b29b      	uxth	r3, r3
 8002200:	3b01      	subs	r3, #1
 8002202:	b29a      	uxth	r2, r3
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800220c:	b29b      	uxth	r3, r3
 800220e:	2b00      	cmp	r3, #0
 8002210:	d034      	beq.n	800227c <HAL_I2C_Mem_Read+0x1d0>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002216:	2b00      	cmp	r3, #0
 8002218:	d130      	bne.n	800227c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	9300      	str	r3, [sp, #0]
 800221e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002220:	2200      	movs	r2, #0
 8002222:	2180      	movs	r1, #128	@ 0x80
 8002224:	68f8      	ldr	r0, [r7, #12]
 8002226:	f000 f941 	bl	80024ac <I2C_WaitOnFlagUntilTimeout>
 800222a:	4603      	mov	r3, r0
 800222c:	2b00      	cmp	r3, #0
 800222e:	d001      	beq.n	8002234 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002230:	2301      	movs	r3, #1
 8002232:	e04d      	b.n	80022d0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002238:	b29b      	uxth	r3, r3
 800223a:	2bff      	cmp	r3, #255	@ 0xff
 800223c:	d90e      	bls.n	800225c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2201      	movs	r2, #1
 8002242:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002248:	b2da      	uxtb	r2, r3
 800224a:	8979      	ldrh	r1, [r7, #10]
 800224c:	2300      	movs	r3, #0
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002254:	68f8      	ldr	r0, [r7, #12]
 8002256:	f000 faed 	bl	8002834 <I2C_TransferConfig>
 800225a:	e00f      	b.n	800227c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002260:	b29a      	uxth	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800226a:	b2da      	uxtb	r2, r3
 800226c:	8979      	ldrh	r1, [r7, #10]
 800226e:	2300      	movs	r3, #0
 8002270:	9300      	str	r3, [sp, #0]
 8002272:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002276:	68f8      	ldr	r0, [r7, #12]
 8002278:	f000 fadc 	bl	8002834 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002280:	b29b      	uxth	r3, r3
 8002282:	2b00      	cmp	r3, #0
 8002284:	d19a      	bne.n	80021bc <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800228a:	68f8      	ldr	r0, [r7, #12]
 800228c:	f000 f9ae 	bl	80025ec <I2C_WaitOnSTOPFlagUntilTimeout>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002296:	2301      	movs	r3, #1
 8002298:	e01a      	b.n	80022d0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2220      	movs	r2, #32
 80022a0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	6859      	ldr	r1, [r3, #4]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <HAL_I2C_Mem_Read+0x230>)
 80022ae:	400b      	ands	r3, r1
 80022b0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	2220      	movs	r2, #32
 80022b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	2200      	movs	r2, #0
 80022be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80022ca:	2300      	movs	r3, #0
 80022cc:	e000      	b.n	80022d0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80022ce:	2302      	movs	r3, #2
  }
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	80002400 	.word	0x80002400
 80022dc:	fe00e800 	.word	0xfe00e800

080022e0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d005      	beq.n	800230c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002304:	68ba      	ldr	r2, [r7, #8]
 8002306:	68f9      	ldr	r1, [r7, #12]
 8002308:	6878      	ldr	r0, [r7, #4]
 800230a:	4798      	blx	r3
  }
}
 800230c:	bf00      	nop
 800230e:	3710      	adds	r7, #16
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af02      	add	r7, sp, #8
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	4608      	mov	r0, r1
 800231e:	4611      	mov	r1, r2
 8002320:	461a      	mov	r2, r3
 8002322:	4603      	mov	r3, r0
 8002324:	817b      	strh	r3, [r7, #10]
 8002326:	460b      	mov	r3, r1
 8002328:	813b      	strh	r3, [r7, #8]
 800232a:	4613      	mov	r3, r2
 800232c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800232e:	88fb      	ldrh	r3, [r7, #6]
 8002330:	b2da      	uxtb	r2, r3
 8002332:	8979      	ldrh	r1, [r7, #10]
 8002334:	4b20      	ldr	r3, [pc, #128]	@ (80023b8 <I2C_RequestMemoryWrite+0xa4>)
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800233c:	68f8      	ldr	r0, [r7, #12]
 800233e:	f000 fa79 	bl	8002834 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002342:	69fa      	ldr	r2, [r7, #28]
 8002344:	69b9      	ldr	r1, [r7, #24]
 8002346:	68f8      	ldr	r0, [r7, #12]
 8002348:	f000 f909 	bl	800255e <I2C_WaitOnTXISFlagUntilTimeout>
 800234c:	4603      	mov	r3, r0
 800234e:	2b00      	cmp	r3, #0
 8002350:	d001      	beq.n	8002356 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e02c      	b.n	80023b0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002356:	88fb      	ldrh	r3, [r7, #6]
 8002358:	2b01      	cmp	r3, #1
 800235a:	d105      	bne.n	8002368 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800235c:	893b      	ldrh	r3, [r7, #8]
 800235e:	b2da      	uxtb	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	629a      	str	r2, [r3, #40]	@ 0x28
 8002366:	e015      	b.n	8002394 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002368:	893b      	ldrh	r3, [r7, #8]
 800236a:	0a1b      	lsrs	r3, r3, #8
 800236c:	b29b      	uxth	r3, r3
 800236e:	b2da      	uxtb	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002376:	69fa      	ldr	r2, [r7, #28]
 8002378:	69b9      	ldr	r1, [r7, #24]
 800237a:	68f8      	ldr	r0, [r7, #12]
 800237c:	f000 f8ef 	bl	800255e <I2C_WaitOnTXISFlagUntilTimeout>
 8002380:	4603      	mov	r3, r0
 8002382:	2b00      	cmp	r3, #0
 8002384:	d001      	beq.n	800238a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e012      	b.n	80023b0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800238a:	893b      	ldrh	r3, [r7, #8]
 800238c:	b2da      	uxtb	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002394:	69fb      	ldr	r3, [r7, #28]
 8002396:	9300      	str	r3, [sp, #0]
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	2200      	movs	r2, #0
 800239c:	2180      	movs	r1, #128	@ 0x80
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 f884 	bl	80024ac <I2C_WaitOnFlagUntilTimeout>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e000      	b.n	80023b0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3710      	adds	r7, #16
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	80002000 	.word	0x80002000

080023bc <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b086      	sub	sp, #24
 80023c0:	af02      	add	r7, sp, #8
 80023c2:	60f8      	str	r0, [r7, #12]
 80023c4:	4608      	mov	r0, r1
 80023c6:	4611      	mov	r1, r2
 80023c8:	461a      	mov	r2, r3
 80023ca:	4603      	mov	r3, r0
 80023cc:	817b      	strh	r3, [r7, #10]
 80023ce:	460b      	mov	r3, r1
 80023d0:	813b      	strh	r3, [r7, #8]
 80023d2:	4613      	mov	r3, r2
 80023d4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80023d6:	88fb      	ldrh	r3, [r7, #6]
 80023d8:	b2da      	uxtb	r2, r3
 80023da:	8979      	ldrh	r1, [r7, #10]
 80023dc:	4b20      	ldr	r3, [pc, #128]	@ (8002460 <I2C_RequestMemoryRead+0xa4>)
 80023de:	9300      	str	r3, [sp, #0]
 80023e0:	2300      	movs	r3, #0
 80023e2:	68f8      	ldr	r0, [r7, #12]
 80023e4:	f000 fa26 	bl	8002834 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80023e8:	69fa      	ldr	r2, [r7, #28]
 80023ea:	69b9      	ldr	r1, [r7, #24]
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f000 f8b6 	bl	800255e <I2C_WaitOnTXISFlagUntilTimeout>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d001      	beq.n	80023fc <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80023f8:	2301      	movs	r3, #1
 80023fa:	e02c      	b.n	8002456 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80023fc:	88fb      	ldrh	r3, [r7, #6]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d105      	bne.n	800240e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002402:	893b      	ldrh	r3, [r7, #8]
 8002404:	b2da      	uxtb	r2, r3
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	629a      	str	r2, [r3, #40]	@ 0x28
 800240c:	e015      	b.n	800243a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800240e:	893b      	ldrh	r3, [r7, #8]
 8002410:	0a1b      	lsrs	r3, r3, #8
 8002412:	b29b      	uxth	r3, r3
 8002414:	b2da      	uxtb	r2, r3
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800241c:	69fa      	ldr	r2, [r7, #28]
 800241e:	69b9      	ldr	r1, [r7, #24]
 8002420:	68f8      	ldr	r0, [r7, #12]
 8002422:	f000 f89c 	bl	800255e <I2C_WaitOnTXISFlagUntilTimeout>
 8002426:	4603      	mov	r3, r0
 8002428:	2b00      	cmp	r3, #0
 800242a:	d001      	beq.n	8002430 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e012      	b.n	8002456 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002430:	893b      	ldrh	r3, [r7, #8]
 8002432:	b2da      	uxtb	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800243a:	69fb      	ldr	r3, [r7, #28]
 800243c:	9300      	str	r3, [sp, #0]
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	2200      	movs	r2, #0
 8002442:	2140      	movs	r1, #64	@ 0x40
 8002444:	68f8      	ldr	r0, [r7, #12]
 8002446:	f000 f831 	bl	80024ac <I2C_WaitOnFlagUntilTimeout>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002450:	2301      	movs	r3, #1
 8002452:	e000      	b.n	8002456 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	3710      	adds	r7, #16
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	80002000 	.word	0x80002000

08002464 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002464:	b480      	push	{r7}
 8002466:	b083      	sub	sp, #12
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b02      	cmp	r3, #2
 8002478:	d103      	bne.n	8002482 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2200      	movs	r2, #0
 8002480:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	699b      	ldr	r3, [r3, #24]
 8002488:	f003 0301 	and.w	r3, r3, #1
 800248c:	2b01      	cmp	r3, #1
 800248e:	d007      	beq.n	80024a0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	699a      	ldr	r2, [r3, #24]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f042 0201 	orr.w	r2, r2, #1
 800249e:	619a      	str	r2, [r3, #24]
  }
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	60f8      	str	r0, [r7, #12]
 80024b4:	60b9      	str	r1, [r7, #8]
 80024b6:	603b      	str	r3, [r7, #0]
 80024b8:	4613      	mov	r3, r2
 80024ba:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024bc:	e03b      	b.n	8002536 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	6839      	ldr	r1, [r7, #0]
 80024c2:	68f8      	ldr	r0, [r7, #12]
 80024c4:	f000 f8d6 	bl	8002674 <I2C_IsErrorOccurred>
 80024c8:	4603      	mov	r3, r0
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d001      	beq.n	80024d2 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e041      	b.n	8002556 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d8:	d02d      	beq.n	8002536 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80024da:	f7ff f96b 	bl	80017b4 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	683a      	ldr	r2, [r7, #0]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d302      	bcc.n	80024f0 <I2C_WaitOnFlagUntilTimeout+0x44>
 80024ea:	683b      	ldr	r3, [r7, #0]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d122      	bne.n	8002536 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	699a      	ldr	r2, [r3, #24]
 80024f6:	68bb      	ldr	r3, [r7, #8]
 80024f8:	4013      	ands	r3, r2
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	bf0c      	ite	eq
 8002500:	2301      	moveq	r3, #1
 8002502:	2300      	movne	r3, #0
 8002504:	b2db      	uxtb	r3, r3
 8002506:	461a      	mov	r2, r3
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	429a      	cmp	r2, r3
 800250c:	d113      	bne.n	8002536 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002512:	f043 0220 	orr.w	r2, r3, #32
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	2220      	movs	r2, #32
 800251e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e00f      	b.n	8002556 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	699a      	ldr	r2, [r3, #24]
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	4013      	ands	r3, r2
 8002540:	68ba      	ldr	r2, [r7, #8]
 8002542:	429a      	cmp	r2, r3
 8002544:	bf0c      	ite	eq
 8002546:	2301      	moveq	r3, #1
 8002548:	2300      	movne	r3, #0
 800254a:	b2db      	uxtb	r3, r3
 800254c:	461a      	mov	r2, r3
 800254e:	79fb      	ldrb	r3, [r7, #7]
 8002550:	429a      	cmp	r2, r3
 8002552:	d0b4      	beq.n	80024be <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}

0800255e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800255e:	b580      	push	{r7, lr}
 8002560:	b084      	sub	sp, #16
 8002562:	af00      	add	r7, sp, #0
 8002564:	60f8      	str	r0, [r7, #12]
 8002566:	60b9      	str	r1, [r7, #8]
 8002568:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800256a:	e033      	b.n	80025d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	68b9      	ldr	r1, [r7, #8]
 8002570:	68f8      	ldr	r0, [r7, #12]
 8002572:	f000 f87f 	bl	8002674 <I2C_IsErrorOccurred>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	d001      	beq.n	8002580 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e031      	b.n	80025e4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002580:	68bb      	ldr	r3, [r7, #8]
 8002582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002586:	d025      	beq.n	80025d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002588:	f7ff f914 	bl	80017b4 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	429a      	cmp	r2, r3
 8002596:	d302      	bcc.n	800259e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	2b00      	cmp	r3, #0
 800259c:	d11a      	bne.n	80025d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	699b      	ldr	r3, [r3, #24]
 80025a4:	f003 0302 	and.w	r3, r3, #2
 80025a8:	2b02      	cmp	r3, #2
 80025aa:	d013      	beq.n	80025d4 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b0:	f043 0220 	orr.w	r2, r3, #32
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	2220      	movs	r2, #32
 80025bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2200      	movs	r2, #0
 80025c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	e007      	b.n	80025e4 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	699b      	ldr	r3, [r3, #24]
 80025da:	f003 0302 	and.w	r3, r3, #2
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d1c4      	bne.n	800256c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80025e2:	2300      	movs	r3, #0
}
 80025e4:	4618      	mov	r0, r3
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b084      	sub	sp, #16
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	60f8      	str	r0, [r7, #12]
 80025f4:	60b9      	str	r1, [r7, #8]
 80025f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025f8:	e02f      	b.n	800265a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	68b9      	ldr	r1, [r7, #8]
 80025fe:	68f8      	ldr	r0, [r7, #12]
 8002600:	f000 f838 	bl	8002674 <I2C_IsErrorOccurred>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d001      	beq.n	800260e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	e02d      	b.n	800266a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800260e:	f7ff f8d1 	bl	80017b4 <HAL_GetTick>
 8002612:	4602      	mov	r2, r0
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	1ad3      	subs	r3, r2, r3
 8002618:	68ba      	ldr	r2, [r7, #8]
 800261a:	429a      	cmp	r2, r3
 800261c:	d302      	bcc.n	8002624 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d11a      	bne.n	800265a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	699b      	ldr	r3, [r3, #24]
 800262a:	f003 0320 	and.w	r3, r3, #32
 800262e:	2b20      	cmp	r3, #32
 8002630:	d013      	beq.n	800265a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002636:	f043 0220 	orr.w	r2, r3, #32
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	2220      	movs	r2, #32
 8002642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e007      	b.n	800266a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	f003 0320 	and.w	r3, r3, #32
 8002664:	2b20      	cmp	r3, #32
 8002666:	d1c8      	bne.n	80025fa <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002668:	2300      	movs	r3, #0
}
 800266a:	4618      	mov	r0, r3
 800266c:	3710      	adds	r7, #16
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}
	...

08002674 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	b08a      	sub	sp, #40	@ 0x28
 8002678:	af00      	add	r7, sp, #0
 800267a:	60f8      	str	r0, [r7, #12]
 800267c:	60b9      	str	r1, [r7, #8]
 800267e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800268e:	2300      	movs	r3, #0
 8002690:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002696:	69bb      	ldr	r3, [r7, #24]
 8002698:	f003 0310 	and.w	r3, r3, #16
 800269c:	2b00      	cmp	r3, #0
 800269e:	d068      	beq.n	8002772 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	2210      	movs	r2, #16
 80026a6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026a8:	e049      	b.n	800273e <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026b0:	d045      	beq.n	800273e <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80026b2:	f7ff f87f 	bl	80017b4 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	68ba      	ldr	r2, [r7, #8]
 80026be:	429a      	cmp	r2, r3
 80026c0:	d302      	bcc.n	80026c8 <I2C_IsErrorOccurred+0x54>
 80026c2:	68bb      	ldr	r3, [r7, #8]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d13a      	bne.n	800273e <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80026d2:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80026da:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	699b      	ldr	r3, [r3, #24]
 80026e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80026e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026ea:	d121      	bne.n	8002730 <I2C_IsErrorOccurred+0xbc>
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026f2:	d01d      	beq.n	8002730 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80026f4:	7cfb      	ldrb	r3, [r7, #19]
 80026f6:	2b20      	cmp	r3, #32
 80026f8:	d01a      	beq.n	8002730 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002708:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800270a:	f7ff f853 	bl	80017b4 <HAL_GetTick>
 800270e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002710:	e00e      	b.n	8002730 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002712:	f7ff f84f 	bl	80017b4 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	2b19      	cmp	r3, #25
 800271e:	d907      	bls.n	8002730 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002720:	6a3b      	ldr	r3, [r7, #32]
 8002722:	f043 0320 	orr.w	r3, r3, #32
 8002726:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800272e:	e006      	b.n	800273e <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	699b      	ldr	r3, [r3, #24]
 8002736:	f003 0320 	and.w	r3, r3, #32
 800273a:	2b20      	cmp	r3, #32
 800273c:	d1e9      	bne.n	8002712 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	699b      	ldr	r3, [r3, #24]
 8002744:	f003 0320 	and.w	r3, r3, #32
 8002748:	2b20      	cmp	r3, #32
 800274a:	d003      	beq.n	8002754 <I2C_IsErrorOccurred+0xe0>
 800274c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002750:	2b00      	cmp	r3, #0
 8002752:	d0aa      	beq.n	80026aa <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002754:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002758:	2b00      	cmp	r3, #0
 800275a:	d103      	bne.n	8002764 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2220      	movs	r2, #32
 8002762:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	f043 0304 	orr.w	r3, r3, #4
 800276a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	699b      	ldr	r3, [r3, #24]
 8002778:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800277a:	69bb      	ldr	r3, [r7, #24]
 800277c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002780:	2b00      	cmp	r3, #0
 8002782:	d00b      	beq.n	800279c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002784:	6a3b      	ldr	r3, [r7, #32]
 8002786:	f043 0301 	orr.w	r3, r3, #1
 800278a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002794:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800279c:	69bb      	ldr	r3, [r7, #24]
 800279e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d00b      	beq.n	80027be <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80027a6:	6a3b      	ldr	r3, [r7, #32]
 80027a8:	f043 0308 	orr.w	r3, r3, #8
 80027ac:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80027b6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027b8:	2301      	movs	r3, #1
 80027ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80027be:	69bb      	ldr	r3, [r7, #24]
 80027c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d00b      	beq.n	80027e0 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80027c8:	6a3b      	ldr	r3, [r7, #32]
 80027ca:	f043 0302 	orr.w	r3, r3, #2
 80027ce:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80027da:	2301      	movs	r3, #1
 80027dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80027e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d01c      	beq.n	8002822 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80027e8:	68f8      	ldr	r0, [r7, #12]
 80027ea:	f7ff fe3b 	bl	8002464 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	6859      	ldr	r1, [r3, #4]
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b0d      	ldr	r3, [pc, #52]	@ (8002830 <I2C_IsErrorOccurred+0x1bc>)
 80027fa:	400b      	ands	r3, r1
 80027fc:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	431a      	orrs	r2, r3
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	2220      	movs	r2, #32
 800280e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2200      	movs	r2, #0
 800281e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002822:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002826:	4618      	mov	r0, r3
 8002828:	3728      	adds	r7, #40	@ 0x28
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	fe00e800 	.word	0xfe00e800

08002834 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002834:	b480      	push	{r7}
 8002836:	b087      	sub	sp, #28
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	607b      	str	r3, [r7, #4]
 800283e:	460b      	mov	r3, r1
 8002840:	817b      	strh	r3, [r7, #10]
 8002842:	4613      	mov	r3, r2
 8002844:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002846:	897b      	ldrh	r3, [r7, #10]
 8002848:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800284c:	7a7b      	ldrb	r3, [r7, #9]
 800284e:	041b      	lsls	r3, r3, #16
 8002850:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002854:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800285a:	6a3b      	ldr	r3, [r7, #32]
 800285c:	4313      	orrs	r3, r2
 800285e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002862:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	6a3b      	ldr	r3, [r7, #32]
 800286c:	0d5b      	lsrs	r3, r3, #21
 800286e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002872:	4b08      	ldr	r3, [pc, #32]	@ (8002894 <I2C_TransferConfig+0x60>)
 8002874:	430b      	orrs	r3, r1
 8002876:	43db      	mvns	r3, r3
 8002878:	ea02 0103 	and.w	r1, r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	697a      	ldr	r2, [r7, #20]
 8002882:	430a      	orrs	r2, r1
 8002884:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002886:	bf00      	nop
 8002888:	371c      	adds	r7, #28
 800288a:	46bd      	mov	sp, r7
 800288c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002890:	4770      	bx	lr
 8002892:	bf00      	nop
 8002894:	03ff63ff 	.word	0x03ff63ff

08002898 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028a8:	b2db      	uxtb	r3, r3
 80028aa:	2b20      	cmp	r3, #32
 80028ac:	d138      	bne.n	8002920 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d101      	bne.n	80028bc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80028b8:	2302      	movs	r3, #2
 80028ba:	e032      	b.n	8002922 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	2201      	movs	r2, #1
 80028c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	2224      	movs	r2, #36	@ 0x24
 80028c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	681a      	ldr	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f022 0201 	bic.w	r2, r2, #1
 80028da:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	681a      	ldr	r2, [r3, #0]
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80028ea:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	6819      	ldr	r1, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	430a      	orrs	r2, r1
 80028fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f042 0201 	orr.w	r2, r2, #1
 800290a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2220      	movs	r2, #32
 8002910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800291c:	2300      	movs	r3, #0
 800291e:	e000      	b.n	8002922 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002920:	2302      	movs	r3, #2
  }
}
 8002922:	4618      	mov	r0, r3
 8002924:	370c      	adds	r7, #12
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr

0800292e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800292e:	b480      	push	{r7}
 8002930:	b085      	sub	sp, #20
 8002932:	af00      	add	r7, sp, #0
 8002934:	6078      	str	r0, [r7, #4]
 8002936:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b20      	cmp	r3, #32
 8002942:	d139      	bne.n	80029b8 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800294a:	2b01      	cmp	r3, #1
 800294c:	d101      	bne.n	8002952 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800294e:	2302      	movs	r3, #2
 8002950:	e033      	b.n	80029ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2224      	movs	r2, #36	@ 0x24
 800295e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0201 	bic.w	r2, r2, #1
 8002970:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002980:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	021b      	lsls	r3, r3, #8
 8002986:	68fa      	ldr	r2, [r7, #12]
 8002988:	4313      	orrs	r3, r2
 800298a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	68fa      	ldr	r2, [r7, #12]
 8002992:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	681a      	ldr	r2, [r3, #0]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f042 0201 	orr.w	r2, r2, #1
 80029a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2220      	movs	r2, #32
 80029a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80029b4:	2300      	movs	r3, #0
 80029b6:	e000      	b.n	80029ba <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80029b8:	2302      	movs	r3, #2
  }
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	3714      	adds	r7, #20
 80029be:	46bd      	mov	sp, r7
 80029c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c4:	4770      	bx	lr
	...

080029c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 80029ce:	af00      	add	r7, sp, #0
 80029d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029d4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029d8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d102      	bne.n	80029ee <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80029e8:	2301      	movs	r3, #1
 80029ea:	f001 b823 	b.w	8003a34 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 817d 	beq.w	8002cfe <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002a04:	4bbc      	ldr	r3, [pc, #752]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 030c 	and.w	r3, r3, #12
 8002a0c:	2b04      	cmp	r3, #4
 8002a0e:	d00c      	beq.n	8002a2a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002a10:	4bb9      	ldr	r3, [pc, #740]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 030c 	and.w	r3, r3, #12
 8002a18:	2b08      	cmp	r3, #8
 8002a1a:	d15c      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x10e>
 8002a1c:	4bb6      	ldr	r3, [pc, #728]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002a28:	d155      	bne.n	8002ad6 <HAL_RCC_OscConfig+0x10e>
 8002a2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a2e:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a32:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8002a36:	fa93 f3a3 	rbit	r3, r3
 8002a3a:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a3e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a42:	fab3 f383 	clz	r3, r3
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	095b      	lsrs	r3, r3, #5
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	f043 0301 	orr.w	r3, r3, #1
 8002a50:	b2db      	uxtb	r3, r3
 8002a52:	2b01      	cmp	r3, #1
 8002a54:	d102      	bne.n	8002a5c <HAL_RCC_OscConfig+0x94>
 8002a56:	4ba8      	ldr	r3, [pc, #672]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	e015      	b.n	8002a88 <HAL_RCC_OscConfig+0xc0>
 8002a5c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a60:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a64:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8002a68:	fa93 f3a3 	rbit	r3, r3
 8002a6c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002a70:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a74:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002a78:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8002a7c:	fa93 f3a3 	rbit	r3, r3
 8002a80:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8002a84:	4b9c      	ldr	r3, [pc, #624]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a88:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002a8c:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8002a90:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002a94:	fa92 f2a2 	rbit	r2, r2
 8002a98:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8002a9c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8002aa0:	fab2 f282 	clz	r2, r2
 8002aa4:	b2d2      	uxtb	r2, r2
 8002aa6:	f042 0220 	orr.w	r2, r2, #32
 8002aaa:	b2d2      	uxtb	r2, r2
 8002aac:	f002 021f 	and.w	r2, r2, #31
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	f000 811f 	beq.w	8002cfc <HAL_RCC_OscConfig+0x334>
 8002abe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	685b      	ldr	r3, [r3, #4]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f040 8116 	bne.w	8002cfc <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	f000 bfaf 	b.w	8003a34 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ada:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ae6:	d106      	bne.n	8002af6 <HAL_RCC_OscConfig+0x12e>
 8002ae8:	4b83      	ldr	r3, [pc, #524]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a82      	ldr	r2, [pc, #520]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002aee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002af2:	6013      	str	r3, [r2, #0]
 8002af4:	e036      	b.n	8002b64 <HAL_RCC_OscConfig+0x19c>
 8002af6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002afa:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10c      	bne.n	8002b20 <HAL_RCC_OscConfig+0x158>
 8002b06:	4b7c      	ldr	r3, [pc, #496]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	4a7b      	ldr	r2, [pc, #492]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	4b79      	ldr	r3, [pc, #484]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a78      	ldr	r2, [pc, #480]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b18:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b1c:	6013      	str	r3, [r2, #0]
 8002b1e:	e021      	b.n	8002b64 <HAL_RCC_OscConfig+0x19c>
 8002b20:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b24:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b30:	d10c      	bne.n	8002b4c <HAL_RCC_OscConfig+0x184>
 8002b32:	4b71      	ldr	r3, [pc, #452]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a70      	ldr	r2, [pc, #448]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b3c:	6013      	str	r3, [r2, #0]
 8002b3e:	4b6e      	ldr	r3, [pc, #440]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a6d      	ldr	r2, [pc, #436]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b48:	6013      	str	r3, [r2, #0]
 8002b4a:	e00b      	b.n	8002b64 <HAL_RCC_OscConfig+0x19c>
 8002b4c:	4b6a      	ldr	r3, [pc, #424]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a69      	ldr	r2, [pc, #420]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b56:	6013      	str	r3, [r2, #0]
 8002b58:	4b67      	ldr	r3, [pc, #412]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a66      	ldr	r2, [pc, #408]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b62:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002b64:	4b64      	ldr	r3, [pc, #400]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b68:	f023 020f 	bic.w	r2, r3, #15
 8002b6c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b70:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	495f      	ldr	r1, [pc, #380]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b7e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b82:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d059      	beq.n	8002c42 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8e:	f7fe fe11 	bl	80017b4 <HAL_GetTick>
 8002b92:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b96:	e00a      	b.n	8002bae <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b98:	f7fe fe0c 	bl	80017b4 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	2b64      	cmp	r3, #100	@ 0x64
 8002ba6:	d902      	bls.n	8002bae <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002ba8:	2303      	movs	r3, #3
 8002baa:	f000 bf43 	b.w	8003a34 <HAL_RCC_OscConfig+0x106c>
 8002bae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bb2:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bb6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8002bba:	fa93 f3a3 	rbit	r3, r3
 8002bbe:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8002bc2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bc6:	fab3 f383 	clz	r3, r3
 8002bca:	b2db      	uxtb	r3, r3
 8002bcc:	095b      	lsrs	r3, r3, #5
 8002bce:	b2db      	uxtb	r3, r3
 8002bd0:	f043 0301 	orr.w	r3, r3, #1
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d102      	bne.n	8002be0 <HAL_RCC_OscConfig+0x218>
 8002bda:	4b47      	ldr	r3, [pc, #284]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	e015      	b.n	8002c0c <HAL_RCC_OscConfig+0x244>
 8002be0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002be4:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002be8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8002bec:	fa93 f3a3 	rbit	r3, r3
 8002bf0:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8002bf4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002bf8:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002bfc:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8002c00:	fa93 f3a3 	rbit	r3, r3
 8002c04:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8002c08:	4b3b      	ldr	r3, [pc, #236]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002c10:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8002c14:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002c18:	fa92 f2a2 	rbit	r2, r2
 8002c1c:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8002c20:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8002c24:	fab2 f282 	clz	r2, r2
 8002c28:	b2d2      	uxtb	r2, r2
 8002c2a:	f042 0220 	orr.w	r2, r2, #32
 8002c2e:	b2d2      	uxtb	r2, r2
 8002c30:	f002 021f 	and.w	r2, r2, #31
 8002c34:	2101      	movs	r1, #1
 8002c36:	fa01 f202 	lsl.w	r2, r1, r2
 8002c3a:	4013      	ands	r3, r2
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d0ab      	beq.n	8002b98 <HAL_RCC_OscConfig+0x1d0>
 8002c40:	e05d      	b.n	8002cfe <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c42:	f7fe fdb7 	bl	80017b4 <HAL_GetTick>
 8002c46:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c4a:	e00a      	b.n	8002c62 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002c4c:	f7fe fdb2 	bl	80017b4 <HAL_GetTick>
 8002c50:	4602      	mov	r2, r0
 8002c52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b64      	cmp	r3, #100	@ 0x64
 8002c5a:	d902      	bls.n	8002c62 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	f000 bee9 	b.w	8003a34 <HAL_RCC_OscConfig+0x106c>
 8002c62:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c66:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c6a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8002c6e:	fa93 f3a3 	rbit	r3, r3
 8002c72:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8002c76:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c7a:	fab3 f383 	clz	r3, r3
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	095b      	lsrs	r3, r3, #5
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	f043 0301 	orr.w	r3, r3, #1
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d102      	bne.n	8002c94 <HAL_RCC_OscConfig+0x2cc>
 8002c8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	e015      	b.n	8002cc0 <HAL_RCC_OscConfig+0x2f8>
 8002c94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002c98:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c9c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8002ca0:	fa93 f3a3 	rbit	r3, r3
 8002ca4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8002ca8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002cac:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8002cb0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8002cb4:	fa93 f3a3 	rbit	r3, r3
 8002cb8:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8002cbc:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf8 <HAL_RCC_OscConfig+0x330>)
 8002cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002cc4:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8002cc8:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8002ccc:	fa92 f2a2 	rbit	r2, r2
 8002cd0:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8002cd4:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8002cd8:	fab2 f282 	clz	r2, r2
 8002cdc:	b2d2      	uxtb	r2, r2
 8002cde:	f042 0220 	orr.w	r2, r2, #32
 8002ce2:	b2d2      	uxtb	r2, r2
 8002ce4:	f002 021f 	and.w	r2, r2, #31
 8002ce8:	2101      	movs	r1, #1
 8002cea:	fa01 f202 	lsl.w	r2, r1, r2
 8002cee:	4013      	ands	r3, r2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d1ab      	bne.n	8002c4c <HAL_RCC_OscConfig+0x284>
 8002cf4:	e003      	b.n	8002cfe <HAL_RCC_OscConfig+0x336>
 8002cf6:	bf00      	nop
 8002cf8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cfe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d02:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f003 0302 	and.w	r3, r3, #2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	f000 817d 	beq.w	800300e <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002d14:	4ba6      	ldr	r3, [pc, #664]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	f003 030c 	and.w	r3, r3, #12
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00b      	beq.n	8002d38 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002d20:	4ba3      	ldr	r3, [pc, #652]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f003 030c 	and.w	r3, r3, #12
 8002d28:	2b08      	cmp	r3, #8
 8002d2a:	d172      	bne.n	8002e12 <HAL_RCC_OscConfig+0x44a>
 8002d2c:	4ba0      	ldr	r3, [pc, #640]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d16c      	bne.n	8002e12 <HAL_RCC_OscConfig+0x44a>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d3e:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8002d42:	fa93 f3a3 	rbit	r3, r3
 8002d46:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002d4a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d4e:	fab3 f383 	clz	r3, r3
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	095b      	lsrs	r3, r3, #5
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	f043 0301 	orr.w	r3, r3, #1
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d102      	bne.n	8002d68 <HAL_RCC_OscConfig+0x3a0>
 8002d62:	4b93      	ldr	r3, [pc, #588]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	e013      	b.n	8002d90 <HAL_RCC_OscConfig+0x3c8>
 8002d68:	2302      	movs	r3, #2
 8002d6a:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d6e:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8002d72:	fa93 f3a3 	rbit	r3, r3
 8002d76:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002d7a:	2302      	movs	r3, #2
 8002d7c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002d80:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002d84:	fa93 f3a3 	rbit	r3, r3
 8002d88:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002d8c:	4b88      	ldr	r3, [pc, #544]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d90:	2202      	movs	r2, #2
 8002d92:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002d96:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002d9a:	fa92 f2a2 	rbit	r2, r2
 8002d9e:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8002da2:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002da6:	fab2 f282 	clz	r2, r2
 8002daa:	b2d2      	uxtb	r2, r2
 8002dac:	f042 0220 	orr.w	r2, r2, #32
 8002db0:	b2d2      	uxtb	r2, r2
 8002db2:	f002 021f 	and.w	r2, r2, #31
 8002db6:	2101      	movs	r1, #1
 8002db8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00a      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x410>
 8002dc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002dc6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	691b      	ldr	r3, [r3, #16]
 8002dce:	2b01      	cmp	r3, #1
 8002dd0:	d002      	beq.n	8002dd8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	f000 be2e 	b.w	8003a34 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd8:	4b75      	ldr	r3, [pc, #468]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002de0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002de4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	21f8      	movs	r1, #248	@ 0xf8
 8002dee:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df2:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002df6:	fa91 f1a1 	rbit	r1, r1
 8002dfa:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8002dfe:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8002e02:	fab1 f181 	clz	r1, r1
 8002e06:	b2c9      	uxtb	r1, r1
 8002e08:	408b      	lsls	r3, r1
 8002e0a:	4969      	ldr	r1, [pc, #420]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e10:	e0fd      	b.n	800300e <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002e16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f000 8088 	beq.w	8002f34 <HAL_RCC_OscConfig+0x56c>
 8002e24:	2301      	movs	r3, #1
 8002e26:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002e2e:	fa93 f3a3 	rbit	r3, r3
 8002e32:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8002e36:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e3a:	fab3 f383 	clz	r3, r3
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002e44:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002e48:	009b      	lsls	r3, r3, #2
 8002e4a:	461a      	mov	r2, r3
 8002e4c:	2301      	movs	r3, #1
 8002e4e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e50:	f7fe fcb0 	bl	80017b4 <HAL_GetTick>
 8002e54:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e58:	e00a      	b.n	8002e70 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e5a:	f7fe fcab 	bl	80017b4 <HAL_GetTick>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002e64:	1ad3      	subs	r3, r2, r3
 8002e66:	2b02      	cmp	r3, #2
 8002e68:	d902      	bls.n	8002e70 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	f000 bde2 	b.w	8003a34 <HAL_RCC_OscConfig+0x106c>
 8002e70:	2302      	movs	r3, #2
 8002e72:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e76:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8002e82:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e86:	fab3 f383 	clz	r3, r3
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	095b      	lsrs	r3, r3, #5
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	f043 0301 	orr.w	r3, r3, #1
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d102      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x4d8>
 8002e9a:	4b45      	ldr	r3, [pc, #276]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	e013      	b.n	8002ec8 <HAL_RCC_OscConfig+0x500>
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea6:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002eaa:	fa93 f3a3 	rbit	r3, r3
 8002eae:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002eb2:	2302      	movs	r3, #2
 8002eb4:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002eb8:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002ebc:	fa93 f3a3 	rbit	r3, r3
 8002ec0:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002ec4:	4b3a      	ldr	r3, [pc, #232]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ec8:	2202      	movs	r2, #2
 8002eca:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8002ece:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8002ed2:	fa92 f2a2 	rbit	r2, r2
 8002ed6:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002eda:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8002ede:	fab2 f282 	clz	r2, r2
 8002ee2:	b2d2      	uxtb	r2, r2
 8002ee4:	f042 0220 	orr.w	r2, r2, #32
 8002ee8:	b2d2      	uxtb	r2, r2
 8002eea:	f002 021f 	and.w	r2, r2, #31
 8002eee:	2101      	movs	r1, #1
 8002ef0:	fa01 f202 	lsl.w	r2, r1, r2
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d0af      	beq.n	8002e5a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002efa:	4b2d      	ldr	r3, [pc, #180]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002f02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002f06:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	695b      	ldr	r3, [r3, #20]
 8002f0e:	21f8      	movs	r1, #248	@ 0xf8
 8002f10:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f14:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002f18:	fa91 f1a1 	rbit	r1, r1
 8002f1c:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8002f20:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002f24:	fab1 f181 	clz	r1, r1
 8002f28:	b2c9      	uxtb	r1, r1
 8002f2a:	408b      	lsls	r3, r1
 8002f2c:	4920      	ldr	r1, [pc, #128]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	600b      	str	r3, [r1, #0]
 8002f32:	e06c      	b.n	800300e <HAL_RCC_OscConfig+0x646>
 8002f34:	2301      	movs	r3, #1
 8002f36:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002f3e:	fa93 f3a3 	rbit	r3, r3
 8002f42:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002f46:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f4a:	fab3 f383 	clz	r3, r3
 8002f4e:	b2db      	uxtb	r3, r3
 8002f50:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002f54:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002f58:	009b      	lsls	r3, r3, #2
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f60:	f7fe fc28 	bl	80017b4 <HAL_GetTick>
 8002f64:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f68:	e00a      	b.n	8002f80 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f6a:	f7fe fc23 	bl	80017b4 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	2b02      	cmp	r3, #2
 8002f78:	d902      	bls.n	8002f80 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	f000 bd5a 	b.w	8003a34 <HAL_RCC_OscConfig+0x106c>
 8002f80:	2302      	movs	r3, #2
 8002f82:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f86:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002f8a:	fa93 f3a3 	rbit	r3, r3
 8002f8e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 8002f92:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f96:	fab3 f383 	clz	r3, r3
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	095b      	lsrs	r3, r3, #5
 8002f9e:	b2db      	uxtb	r3, r3
 8002fa0:	f043 0301 	orr.w	r3, r3, #1
 8002fa4:	b2db      	uxtb	r3, r3
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d104      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x5ec>
 8002faa:	4b01      	ldr	r3, [pc, #4]	@ (8002fb0 <HAL_RCC_OscConfig+0x5e8>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	e015      	b.n	8002fdc <HAL_RCC_OscConfig+0x614>
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	2302      	movs	r3, #2
 8002fb6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8002fbe:	fa93 f3a3 	rbit	r3, r3
 8002fc2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002fcc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8002fd0:	fa93 f3a3 	rbit	r3, r3
 8002fd4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002fd8:	4bc8      	ldr	r3, [pc, #800]	@ (80032fc <HAL_RCC_OscConfig+0x934>)
 8002fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fdc:	2202      	movs	r2, #2
 8002fde:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 8002fe2:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8002fe6:	fa92 f2a2 	rbit	r2, r2
 8002fea:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8002fee:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002ff2:	fab2 f282 	clz	r2, r2
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	f042 0220 	orr.w	r2, r2, #32
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	f002 021f 	and.w	r2, r2, #31
 8003002:	2101      	movs	r1, #1
 8003004:	fa01 f202 	lsl.w	r2, r1, r2
 8003008:	4013      	ands	r3, r2
 800300a:	2b00      	cmp	r3, #0
 800300c:	d1ad      	bne.n	8002f6a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800300e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003012:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0308 	and.w	r3, r3, #8
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 8110 	beq.w	8003244 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003024:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003028:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	699b      	ldr	r3, [r3, #24]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d079      	beq.n	8003128 <HAL_RCC_OscConfig+0x760>
 8003034:	2301      	movs	r3, #1
 8003036:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800303a:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 800303e:	fa93 f3a3 	rbit	r3, r3
 8003042:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8003046:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800304a:	fab3 f383 	clz	r3, r3
 800304e:	b2db      	uxtb	r3, r3
 8003050:	461a      	mov	r2, r3
 8003052:	4bab      	ldr	r3, [pc, #684]	@ (8003300 <HAL_RCC_OscConfig+0x938>)
 8003054:	4413      	add	r3, r2
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	461a      	mov	r2, r3
 800305a:	2301      	movs	r3, #1
 800305c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800305e:	f7fe fba9 	bl	80017b4 <HAL_GetTick>
 8003062:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003066:	e00a      	b.n	800307e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003068:	f7fe fba4 	bl	80017b4 <HAL_GetTick>
 800306c:	4602      	mov	r2, r0
 800306e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b02      	cmp	r3, #2
 8003076:	d902      	bls.n	800307e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	f000 bcdb 	b.w	8003a34 <HAL_RCC_OscConfig+0x106c>
 800307e:	2302      	movs	r3, #2
 8003080:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003084:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8003088:	fa93 f3a3 	rbit	r3, r3
 800308c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003090:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003094:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003098:	2202      	movs	r2, #2
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030a0:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	fa93 f2a3 	rbit	r2, r3
 80030aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80030b2:	601a      	str	r2, [r3, #0]
 80030b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80030bc:	2202      	movs	r2, #2
 80030be:	601a      	str	r2, [r3, #0]
 80030c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030c4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	fa93 f2a3 	rbit	r2, r3
 80030ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030d2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80030d6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030d8:	4b88      	ldr	r3, [pc, #544]	@ (80032fc <HAL_RCC_OscConfig+0x934>)
 80030da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80030dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030e0:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80030e4:	2102      	movs	r1, #2
 80030e6:	6019      	str	r1, [r3, #0]
 80030e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030ec:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	fa93 f1a3 	rbit	r1, r3
 80030f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80030fa:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80030fe:	6019      	str	r1, [r3, #0]
  return result;
 8003100:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003104:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	fab3 f383 	clz	r3, r3
 800310e:	b2db      	uxtb	r3, r3
 8003110:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003114:	b2db      	uxtb	r3, r3
 8003116:	f003 031f 	and.w	r3, r3, #31
 800311a:	2101      	movs	r1, #1
 800311c:	fa01 f303 	lsl.w	r3, r1, r3
 8003120:	4013      	ands	r3, r2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0a0      	beq.n	8003068 <HAL_RCC_OscConfig+0x6a0>
 8003126:	e08d      	b.n	8003244 <HAL_RCC_OscConfig+0x87c>
 8003128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800312c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8003130:	2201      	movs	r2, #1
 8003132:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003134:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003138:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	fa93 f2a3 	rbit	r2, r3
 8003142:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003146:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800314a:	601a      	str	r2, [r3, #0]
  return result;
 800314c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003150:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003154:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003156:	fab3 f383 	clz	r3, r3
 800315a:	b2db      	uxtb	r3, r3
 800315c:	461a      	mov	r2, r3
 800315e:	4b68      	ldr	r3, [pc, #416]	@ (8003300 <HAL_RCC_OscConfig+0x938>)
 8003160:	4413      	add	r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	461a      	mov	r2, r3
 8003166:	2300      	movs	r3, #0
 8003168:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800316a:	f7fe fb23 	bl	80017b4 <HAL_GetTick>
 800316e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003172:	e00a      	b.n	800318a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003174:	f7fe fb1e 	bl	80017b4 <HAL_GetTick>
 8003178:	4602      	mov	r2, r0
 800317a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d902      	bls.n	800318a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	f000 bc55 	b.w	8003a34 <HAL_RCC_OscConfig+0x106c>
 800318a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800318e:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003192:	2202      	movs	r2, #2
 8003194:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003196:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800319a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	fa93 f2a3 	rbit	r2, r3
 80031a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031a8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80031ac:	601a      	str	r2, [r3, #0]
 80031ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031b2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80031b6:	2202      	movs	r2, #2
 80031b8:	601a      	str	r2, [r3, #0]
 80031ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031be:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	fa93 f2a3 	rbit	r2, r3
 80031c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031cc:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80031d0:	601a      	str	r2, [r3, #0]
 80031d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031d6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80031da:	2202      	movs	r2, #2
 80031dc:	601a      	str	r2, [r3, #0]
 80031de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031e2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	fa93 f2a3 	rbit	r2, r3
 80031ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031f0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80031f4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f6:	4b41      	ldr	r3, [pc, #260]	@ (80032fc <HAL_RCC_OscConfig+0x934>)
 80031f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80031fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80031fe:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8003202:	2102      	movs	r1, #2
 8003204:	6019      	str	r1, [r3, #0]
 8003206:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800320a:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	fa93 f1a3 	rbit	r1, r3
 8003214:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003218:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800321c:	6019      	str	r1, [r3, #0]
  return result;
 800321e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003222:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	fab3 f383 	clz	r3, r3
 800322c:	b2db      	uxtb	r3, r3
 800322e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8003232:	b2db      	uxtb	r3, r3
 8003234:	f003 031f 	and.w	r3, r3, #31
 8003238:	2101      	movs	r1, #1
 800323a:	fa01 f303 	lsl.w	r3, r1, r3
 800323e:	4013      	ands	r3, r2
 8003240:	2b00      	cmp	r3, #0
 8003242:	d197      	bne.n	8003174 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003244:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003248:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0304 	and.w	r3, r3, #4
 8003254:	2b00      	cmp	r3, #0
 8003256:	f000 81a1 	beq.w	800359c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800325a:	2300      	movs	r3, #0
 800325c:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003260:	4b26      	ldr	r3, [pc, #152]	@ (80032fc <HAL_RCC_OscConfig+0x934>)
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003268:	2b00      	cmp	r3, #0
 800326a:	d116      	bne.n	800329a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800326c:	4b23      	ldr	r3, [pc, #140]	@ (80032fc <HAL_RCC_OscConfig+0x934>)
 800326e:	69db      	ldr	r3, [r3, #28]
 8003270:	4a22      	ldr	r2, [pc, #136]	@ (80032fc <HAL_RCC_OscConfig+0x934>)
 8003272:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003276:	61d3      	str	r3, [r2, #28]
 8003278:	4b20      	ldr	r3, [pc, #128]	@ (80032fc <HAL_RCC_OscConfig+0x934>)
 800327a:	69db      	ldr	r3, [r3, #28]
 800327c:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003280:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003284:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003288:	601a      	str	r2, [r3, #0]
 800328a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800328e:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8003292:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8003294:	2301      	movs	r3, #1
 8003296:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800329a:	4b1a      	ldr	r3, [pc, #104]	@ (8003304 <HAL_RCC_OscConfig+0x93c>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d11a      	bne.n	80032dc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80032a6:	4b17      	ldr	r3, [pc, #92]	@ (8003304 <HAL_RCC_OscConfig+0x93c>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4a16      	ldr	r2, [pc, #88]	@ (8003304 <HAL_RCC_OscConfig+0x93c>)
 80032ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032b0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032b2:	f7fe fa7f 	bl	80017b4 <HAL_GetTick>
 80032b6:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032ba:	e009      	b.n	80032d0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032bc:	f7fe fa7a 	bl	80017b4 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	2b64      	cmp	r3, #100	@ 0x64
 80032ca:	d901      	bls.n	80032d0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e3b1      	b.n	8003a34 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003304 <HAL_RCC_OscConfig+0x93c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d0ef      	beq.n	80032bc <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80032e0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	68db      	ldr	r3, [r3, #12]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d10d      	bne.n	8003308 <HAL_RCC_OscConfig+0x940>
 80032ec:	4b03      	ldr	r3, [pc, #12]	@ (80032fc <HAL_RCC_OscConfig+0x934>)
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	4a02      	ldr	r2, [pc, #8]	@ (80032fc <HAL_RCC_OscConfig+0x934>)
 80032f2:	f043 0301 	orr.w	r3, r3, #1
 80032f6:	6213      	str	r3, [r2, #32]
 80032f8:	e03c      	b.n	8003374 <HAL_RCC_OscConfig+0x9ac>
 80032fa:	bf00      	nop
 80032fc:	40021000 	.word	0x40021000
 8003300:	10908120 	.word	0x10908120
 8003304:	40007000 	.word	0x40007000
 8003308:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800330c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10c      	bne.n	8003332 <HAL_RCC_OscConfig+0x96a>
 8003318:	4bc1      	ldr	r3, [pc, #772]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	4ac0      	ldr	r2, [pc, #768]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 800331e:	f023 0301 	bic.w	r3, r3, #1
 8003322:	6213      	str	r3, [r2, #32]
 8003324:	4bbe      	ldr	r3, [pc, #760]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003326:	6a1b      	ldr	r3, [r3, #32]
 8003328:	4abd      	ldr	r2, [pc, #756]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 800332a:	f023 0304 	bic.w	r3, r3, #4
 800332e:	6213      	str	r3, [r2, #32]
 8003330:	e020      	b.n	8003374 <HAL_RCC_OscConfig+0x9ac>
 8003332:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003336:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	2b05      	cmp	r3, #5
 8003340:	d10c      	bne.n	800335c <HAL_RCC_OscConfig+0x994>
 8003342:	4bb7      	ldr	r3, [pc, #732]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003344:	6a1b      	ldr	r3, [r3, #32]
 8003346:	4ab6      	ldr	r2, [pc, #728]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003348:	f043 0304 	orr.w	r3, r3, #4
 800334c:	6213      	str	r3, [r2, #32]
 800334e:	4bb4      	ldr	r3, [pc, #720]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	4ab3      	ldr	r2, [pc, #716]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003354:	f043 0301 	orr.w	r3, r3, #1
 8003358:	6213      	str	r3, [r2, #32]
 800335a:	e00b      	b.n	8003374 <HAL_RCC_OscConfig+0x9ac>
 800335c:	4bb0      	ldr	r3, [pc, #704]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 800335e:	6a1b      	ldr	r3, [r3, #32]
 8003360:	4aaf      	ldr	r2, [pc, #700]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003362:	f023 0301 	bic.w	r3, r3, #1
 8003366:	6213      	str	r3, [r2, #32]
 8003368:	4bad      	ldr	r3, [pc, #692]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 800336a:	6a1b      	ldr	r3, [r3, #32]
 800336c:	4aac      	ldr	r2, [pc, #688]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 800336e:	f023 0304 	bic.w	r3, r3, #4
 8003372:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003374:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003378:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	2b00      	cmp	r3, #0
 8003382:	f000 8081 	beq.w	8003488 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003386:	f7fe fa15 	bl	80017b4 <HAL_GetTick>
 800338a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800338e:	e00b      	b.n	80033a8 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003390:	f7fe fa10 	bl	80017b4 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800339a:	1ad3      	subs	r3, r2, r3
 800339c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d901      	bls.n	80033a8 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e345      	b.n	8003a34 <HAL_RCC_OscConfig+0x106c>
 80033a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033ac:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80033b0:	2202      	movs	r2, #2
 80033b2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033b8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	fa93 f2a3 	rbit	r2, r3
 80033c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033c6:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80033ca:	601a      	str	r2, [r3, #0]
 80033cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033d0:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80033d4:	2202      	movs	r2, #2
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033dc:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	fa93 f2a3 	rbit	r2, r3
 80033e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033ea:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80033ee:	601a      	str	r2, [r3, #0]
  return result;
 80033f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80033f4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80033f8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033fa:	fab3 f383 	clz	r3, r3
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	095b      	lsrs	r3, r3, #5
 8003402:	b2db      	uxtb	r3, r3
 8003404:	f043 0302 	orr.w	r3, r3, #2
 8003408:	b2db      	uxtb	r3, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d102      	bne.n	8003414 <HAL_RCC_OscConfig+0xa4c>
 800340e:	4b84      	ldr	r3, [pc, #528]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003410:	6a1b      	ldr	r3, [r3, #32]
 8003412:	e013      	b.n	800343c <HAL_RCC_OscConfig+0xa74>
 8003414:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003418:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800341c:	2202      	movs	r2, #2
 800341e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003420:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003424:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	fa93 f2a3 	rbit	r2, r3
 800342e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003432:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	4b79      	ldr	r3, [pc, #484]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 800343a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800343c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003440:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003444:	2102      	movs	r1, #2
 8003446:	6011      	str	r1, [r2, #0]
 8003448:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800344c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8003450:	6812      	ldr	r2, [r2, #0]
 8003452:	fa92 f1a2 	rbit	r1, r2
 8003456:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800345a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800345e:	6011      	str	r1, [r2, #0]
  return result;
 8003460:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003464:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8003468:	6812      	ldr	r2, [r2, #0]
 800346a:	fab2 f282 	clz	r2, r2
 800346e:	b2d2      	uxtb	r2, r2
 8003470:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003474:	b2d2      	uxtb	r2, r2
 8003476:	f002 021f 	and.w	r2, r2, #31
 800347a:	2101      	movs	r1, #1
 800347c:	fa01 f202 	lsl.w	r2, r1, r2
 8003480:	4013      	ands	r3, r2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d084      	beq.n	8003390 <HAL_RCC_OscConfig+0x9c8>
 8003486:	e07f      	b.n	8003588 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003488:	f7fe f994 	bl	80017b4 <HAL_GetTick>
 800348c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003490:	e00b      	b.n	80034aa <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003492:	f7fe f98f 	bl	80017b4 <HAL_GetTick>
 8003496:	4602      	mov	r2, r0
 8003498:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e2c4      	b.n	8003a34 <HAL_RCC_OscConfig+0x106c>
 80034aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ae:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80034b2:	2202      	movs	r2, #2
 80034b4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ba:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	fa93 f2a3 	rbit	r2, r3
 80034c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034c8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80034cc:	601a      	str	r2, [r3, #0]
 80034ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034d2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80034d6:	2202      	movs	r2, #2
 80034d8:	601a      	str	r2, [r3, #0]
 80034da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034de:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	fa93 f2a3 	rbit	r2, r3
 80034e8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034ec:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80034f0:	601a      	str	r2, [r3, #0]
  return result;
 80034f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80034f6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80034fa:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034fc:	fab3 f383 	clz	r3, r3
 8003500:	b2db      	uxtb	r3, r3
 8003502:	095b      	lsrs	r3, r3, #5
 8003504:	b2db      	uxtb	r3, r3
 8003506:	f043 0302 	orr.w	r3, r3, #2
 800350a:	b2db      	uxtb	r3, r3
 800350c:	2b02      	cmp	r3, #2
 800350e:	d102      	bne.n	8003516 <HAL_RCC_OscConfig+0xb4e>
 8003510:	4b43      	ldr	r3, [pc, #268]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003512:	6a1b      	ldr	r3, [r3, #32]
 8003514:	e013      	b.n	800353e <HAL_RCC_OscConfig+0xb76>
 8003516:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800351a:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800351e:	2202      	movs	r2, #2
 8003520:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003522:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003526:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	fa93 f2a3 	rbit	r2, r3
 8003530:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003534:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8003538:	601a      	str	r2, [r3, #0]
 800353a:	4b39      	ldr	r3, [pc, #228]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 800353c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800353e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003542:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003546:	2102      	movs	r1, #2
 8003548:	6011      	str	r1, [r2, #0]
 800354a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800354e:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8003552:	6812      	ldr	r2, [r2, #0]
 8003554:	fa92 f1a2 	rbit	r1, r2
 8003558:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800355c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8003560:	6011      	str	r1, [r2, #0]
  return result;
 8003562:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003566:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800356a:	6812      	ldr	r2, [r2, #0]
 800356c:	fab2 f282 	clz	r2, r2
 8003570:	b2d2      	uxtb	r2, r2
 8003572:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003576:	b2d2      	uxtb	r2, r2
 8003578:	f002 021f 	and.w	r2, r2, #31
 800357c:	2101      	movs	r1, #1
 800357e:	fa01 f202 	lsl.w	r2, r1, r2
 8003582:	4013      	ands	r3, r2
 8003584:	2b00      	cmp	r3, #0
 8003586:	d184      	bne.n	8003492 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003588:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 800358c:	2b01      	cmp	r3, #1
 800358e:	d105      	bne.n	800359c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003590:	4b23      	ldr	r3, [pc, #140]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003592:	69db      	ldr	r3, [r3, #28]
 8003594:	4a22      	ldr	r2, [pc, #136]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 8003596:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800359a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800359c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	69db      	ldr	r3, [r3, #28]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 8242 	beq.w	8003a32 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80035ae:	4b1c      	ldr	r3, [pc, #112]	@ (8003620 <HAL_RCC_OscConfig+0xc58>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f003 030c 	and.w	r3, r3, #12
 80035b6:	2b08      	cmp	r3, #8
 80035b8:	f000 8213 	beq.w	80039e2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80035bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035c0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	69db      	ldr	r3, [r3, #28]
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	f040 8162 	bne.w	8003892 <HAL_RCC_OscConfig+0xeca>
 80035ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035d2:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80035d6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80035da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035e0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	fa93 f2a3 	rbit	r2, r3
 80035ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035ee:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80035f2:	601a      	str	r2, [r3, #0]
  return result;
 80035f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80035f8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80035fc:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035fe:	fab3 f383 	clz	r3, r3
 8003602:	b2db      	uxtb	r3, r3
 8003604:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003608:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	461a      	mov	r2, r3
 8003610:	2300      	movs	r3, #0
 8003612:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003614:	f7fe f8ce 	bl	80017b4 <HAL_GetTick>
 8003618:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800361c:	e00c      	b.n	8003638 <HAL_RCC_OscConfig+0xc70>
 800361e:	bf00      	nop
 8003620:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003624:	f7fe f8c6 	bl	80017b4 <HAL_GetTick>
 8003628:	4602      	mov	r2, r0
 800362a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d901      	bls.n	8003638 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003634:	2303      	movs	r3, #3
 8003636:	e1fd      	b.n	8003a34 <HAL_RCC_OscConfig+0x106c>
 8003638:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800363c:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003640:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003644:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003646:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800364a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	fa93 f2a3 	rbit	r2, r3
 8003654:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003658:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800365c:	601a      	str	r2, [r3, #0]
  return result;
 800365e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003662:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003666:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003668:	fab3 f383 	clz	r3, r3
 800366c:	b2db      	uxtb	r3, r3
 800366e:	095b      	lsrs	r3, r3, #5
 8003670:	b2db      	uxtb	r3, r3
 8003672:	f043 0301 	orr.w	r3, r3, #1
 8003676:	b2db      	uxtb	r3, r3
 8003678:	2b01      	cmp	r3, #1
 800367a:	d102      	bne.n	8003682 <HAL_RCC_OscConfig+0xcba>
 800367c:	4bb0      	ldr	r3, [pc, #704]	@ (8003940 <HAL_RCC_OscConfig+0xf78>)
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	e027      	b.n	80036d2 <HAL_RCC_OscConfig+0xd0a>
 8003682:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003686:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800368a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800368e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003690:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003694:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	fa93 f2a3 	rbit	r2, r3
 800369e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036a2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80036a6:	601a      	str	r2, [r3, #0]
 80036a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ac:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80036b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80036b4:	601a      	str	r2, [r3, #0]
 80036b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036ba:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	fa93 f2a3 	rbit	r2, r3
 80036c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80036c8:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80036cc:	601a      	str	r2, [r3, #0]
 80036ce:	4b9c      	ldr	r3, [pc, #624]	@ (8003940 <HAL_RCC_OscConfig+0xf78>)
 80036d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036d6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80036da:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80036de:	6011      	str	r1, [r2, #0]
 80036e0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036e4:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80036e8:	6812      	ldr	r2, [r2, #0]
 80036ea:	fa92 f1a2 	rbit	r1, r2
 80036ee:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036f2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80036f6:	6011      	str	r1, [r2, #0]
  return result;
 80036f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80036fc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003700:	6812      	ldr	r2, [r2, #0]
 8003702:	fab2 f282 	clz	r2, r2
 8003706:	b2d2      	uxtb	r2, r2
 8003708:	f042 0220 	orr.w	r2, r2, #32
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	f002 021f 	and.w	r2, r2, #31
 8003712:	2101      	movs	r1, #1
 8003714:	fa01 f202 	lsl.w	r2, r1, r2
 8003718:	4013      	ands	r3, r2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d182      	bne.n	8003624 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800371e:	4b88      	ldr	r3, [pc, #544]	@ (8003940 <HAL_RCC_OscConfig+0xf78>)
 8003720:	685b      	ldr	r3, [r3, #4]
 8003722:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003726:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800372a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003732:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003736:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	6a1b      	ldr	r3, [r3, #32]
 800373e:	430b      	orrs	r3, r1
 8003740:	497f      	ldr	r1, [pc, #508]	@ (8003940 <HAL_RCC_OscConfig+0xf78>)
 8003742:	4313      	orrs	r3, r2
 8003744:	604b      	str	r3, [r1, #4]
 8003746:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800374a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800374e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003752:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003754:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003758:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	fa93 f2a3 	rbit	r2, r3
 8003762:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003766:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800376a:	601a      	str	r2, [r3, #0]
  return result;
 800376c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003770:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003774:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003776:	fab3 f383 	clz	r3, r3
 800377a:	b2db      	uxtb	r3, r3
 800377c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003780:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	461a      	mov	r2, r3
 8003788:	2301      	movs	r3, #1
 800378a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800378c:	f7fe f812 	bl	80017b4 <HAL_GetTick>
 8003790:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003794:	e009      	b.n	80037aa <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003796:	f7fe f80d 	bl	80017b4 <HAL_GetTick>
 800379a:	4602      	mov	r2, r0
 800379c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80037a0:	1ad3      	subs	r3, r2, r3
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d901      	bls.n	80037aa <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 80037a6:	2303      	movs	r3, #3
 80037a8:	e144      	b.n	8003a34 <HAL_RCC_OscConfig+0x106c>
 80037aa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ae:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80037b2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80037b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037bc:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	fa93 f2a3 	rbit	r2, r3
 80037c6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037ca:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80037ce:	601a      	str	r2, [r3, #0]
  return result;
 80037d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037d4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80037d8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037da:	fab3 f383 	clz	r3, r3
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	095b      	lsrs	r3, r3, #5
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	f043 0301 	orr.w	r3, r3, #1
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	2b01      	cmp	r3, #1
 80037ec:	d102      	bne.n	80037f4 <HAL_RCC_OscConfig+0xe2c>
 80037ee:	4b54      	ldr	r3, [pc, #336]	@ (8003940 <HAL_RCC_OscConfig+0xf78>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	e027      	b.n	8003844 <HAL_RCC_OscConfig+0xe7c>
 80037f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80037f8:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 80037fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003800:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003802:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003806:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	fa93 f2a3 	rbit	r2, r3
 8003810:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003814:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003818:	601a      	str	r2, [r3, #0]
 800381a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800381e:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003822:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003826:	601a      	str	r2, [r3, #0]
 8003828:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800382c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	fa93 f2a3 	rbit	r2, r3
 8003836:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800383a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 800383e:	601a      	str	r2, [r3, #0]
 8003840:	4b3f      	ldr	r3, [pc, #252]	@ (8003940 <HAL_RCC_OscConfig+0xf78>)
 8003842:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003844:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003848:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800384c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003850:	6011      	str	r1, [r2, #0]
 8003852:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003856:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 800385a:	6812      	ldr	r2, [r2, #0]
 800385c:	fa92 f1a2 	rbit	r1, r2
 8003860:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003864:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003868:	6011      	str	r1, [r2, #0]
  return result;
 800386a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800386e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003872:	6812      	ldr	r2, [r2, #0]
 8003874:	fab2 f282 	clz	r2, r2
 8003878:	b2d2      	uxtb	r2, r2
 800387a:	f042 0220 	orr.w	r2, r2, #32
 800387e:	b2d2      	uxtb	r2, r2
 8003880:	f002 021f 	and.w	r2, r2, #31
 8003884:	2101      	movs	r1, #1
 8003886:	fa01 f202 	lsl.w	r2, r1, r2
 800388a:	4013      	ands	r3, r2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d082      	beq.n	8003796 <HAL_RCC_OscConfig+0xdce>
 8003890:	e0cf      	b.n	8003a32 <HAL_RCC_OscConfig+0x106a>
 8003892:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003896:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 800389a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800389e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038a0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038a4:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	fa93 f2a3 	rbit	r2, r3
 80038ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038b2:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80038b6:	601a      	str	r2, [r3, #0]
  return result;
 80038b8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038bc:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80038c0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038c2:	fab3 f383 	clz	r3, r3
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80038cc:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	461a      	mov	r2, r3
 80038d4:	2300      	movs	r3, #0
 80038d6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038d8:	f7fd ff6c 	bl	80017b4 <HAL_GetTick>
 80038dc:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038e0:	e009      	b.n	80038f6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80038e2:	f7fd ff67 	bl	80017b4 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e09e      	b.n	8003a34 <HAL_RCC_OscConfig+0x106c>
 80038f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80038fa:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 80038fe:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003902:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003904:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003908:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	fa93 f2a3 	rbit	r2, r3
 8003912:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003916:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 800391a:	601a      	str	r2, [r3, #0]
  return result;
 800391c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003920:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003924:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003926:	fab3 f383 	clz	r3, r3
 800392a:	b2db      	uxtb	r3, r3
 800392c:	095b      	lsrs	r3, r3, #5
 800392e:	b2db      	uxtb	r3, r3
 8003930:	f043 0301 	orr.w	r3, r3, #1
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b01      	cmp	r3, #1
 8003938:	d104      	bne.n	8003944 <HAL_RCC_OscConfig+0xf7c>
 800393a:	4b01      	ldr	r3, [pc, #4]	@ (8003940 <HAL_RCC_OscConfig+0xf78>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	e029      	b.n	8003994 <HAL_RCC_OscConfig+0xfcc>
 8003940:	40021000 	.word	0x40021000
 8003944:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003948:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800394c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003950:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003952:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003956:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	fa93 f2a3 	rbit	r2, r3
 8003960:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003964:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800396e:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003972:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003976:	601a      	str	r2, [r3, #0]
 8003978:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800397c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	fa93 f2a3 	rbit	r2, r3
 8003986:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800398a:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 800398e:	601a      	str	r2, [r3, #0]
 8003990:	4b2b      	ldr	r3, [pc, #172]	@ (8003a40 <HAL_RCC_OscConfig+0x1078>)
 8003992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003994:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8003998:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 800399c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80039a0:	6011      	str	r1, [r2, #0]
 80039a2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039a6:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 80039aa:	6812      	ldr	r2, [r2, #0]
 80039ac:	fa92 f1a2 	rbit	r1, r2
 80039b0:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039b4:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80039b8:	6011      	str	r1, [r2, #0]
  return result;
 80039ba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80039be:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 80039c2:	6812      	ldr	r2, [r2, #0]
 80039c4:	fab2 f282 	clz	r2, r2
 80039c8:	b2d2      	uxtb	r2, r2
 80039ca:	f042 0220 	orr.w	r2, r2, #32
 80039ce:	b2d2      	uxtb	r2, r2
 80039d0:	f002 021f 	and.w	r2, r2, #31
 80039d4:	2101      	movs	r1, #1
 80039d6:	fa01 f202 	lsl.w	r2, r1, r2
 80039da:	4013      	ands	r3, r2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d180      	bne.n	80038e2 <HAL_RCC_OscConfig+0xf1a>
 80039e0:	e027      	b.n	8003a32 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80039e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	69db      	ldr	r3, [r3, #28]
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d101      	bne.n	80039f6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e01e      	b.n	8003a34 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039f6:	4b12      	ldr	r3, [pc, #72]	@ (8003a40 <HAL_RCC_OscConfig+0x1078>)
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80039fe:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a02:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003a06:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a0a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d10b      	bne.n	8003a2e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003a16:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8003a1a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003a1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003a22:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003a2a:	429a      	cmp	r2, r3
 8003a2c:	d001      	beq.n	8003a32 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e000      	b.n	8003a34 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bd80      	pop	{r7, pc}
 8003a3e:	bf00      	nop
 8003a40:	40021000 	.word	0x40021000

08003a44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b09e      	sub	sp, #120	@ 0x78
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
 8003a4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d101      	bne.n	8003a5c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003a58:	2301      	movs	r3, #1
 8003a5a:	e162      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a5c:	4b90      	ldr	r3, [pc, #576]	@ (8003ca0 <HAL_RCC_ClockConfig+0x25c>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 0307 	and.w	r3, r3, #7
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d910      	bls.n	8003a8c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a6a:	4b8d      	ldr	r3, [pc, #564]	@ (8003ca0 <HAL_RCC_ClockConfig+0x25c>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f023 0207 	bic.w	r2, r3, #7
 8003a72:	498b      	ldr	r1, [pc, #556]	@ (8003ca0 <HAL_RCC_ClockConfig+0x25c>)
 8003a74:	683b      	ldr	r3, [r7, #0]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a7a:	4b89      	ldr	r3, [pc, #548]	@ (8003ca0 <HAL_RCC_ClockConfig+0x25c>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0307 	and.w	r3, r3, #7
 8003a82:	683a      	ldr	r2, [r7, #0]
 8003a84:	429a      	cmp	r2, r3
 8003a86:	d001      	beq.n	8003a8c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003a88:	2301      	movs	r3, #1
 8003a8a:	e14a      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0302 	and.w	r3, r3, #2
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d008      	beq.n	8003aaa <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a98:	4b82      	ldr	r3, [pc, #520]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	497f      	ldr	r1, [pc, #508]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0301 	and.w	r3, r3, #1
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f000 80dc 	beq.w	8003c70 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d13c      	bne.n	8003b3a <HAL_RCC_ClockConfig+0xf6>
 8003ac0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ac4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ac6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003ac8:	fa93 f3a3 	rbit	r3, r3
 8003acc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003ace:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ad0:	fab3 f383 	clz	r3, r3
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	095b      	lsrs	r3, r3, #5
 8003ad8:	b2db      	uxtb	r3, r3
 8003ada:	f043 0301 	orr.w	r3, r3, #1
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d102      	bne.n	8003aea <HAL_RCC_ClockConfig+0xa6>
 8003ae4:	4b6f      	ldr	r3, [pc, #444]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	e00f      	b.n	8003b0a <HAL_RCC_ClockConfig+0xc6>
 8003aea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003aee:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003af2:	fa93 f3a3 	rbit	r3, r3
 8003af6:	667b      	str	r3, [r7, #100]	@ 0x64
 8003af8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003afc:	663b      	str	r3, [r7, #96]	@ 0x60
 8003afe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003b00:	fa93 f3a3 	rbit	r3, r3
 8003b04:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b06:	4b67      	ldr	r3, [pc, #412]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003b0e:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003b10:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003b12:	fa92 f2a2 	rbit	r2, r2
 8003b16:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003b18:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003b1a:	fab2 f282 	clz	r2, r2
 8003b1e:	b2d2      	uxtb	r2, r2
 8003b20:	f042 0220 	orr.w	r2, r2, #32
 8003b24:	b2d2      	uxtb	r2, r2
 8003b26:	f002 021f 	and.w	r2, r2, #31
 8003b2a:	2101      	movs	r1, #1
 8003b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8003b30:	4013      	ands	r3, r2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d17b      	bne.n	8003c2e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e0f3      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	2b02      	cmp	r3, #2
 8003b40:	d13c      	bne.n	8003bbc <HAL_RCC_ClockConfig+0x178>
 8003b42:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b46:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b48:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b4a:	fa93 f3a3 	rbit	r3, r3
 8003b4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003b50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b52:	fab3 f383 	clz	r3, r3
 8003b56:	b2db      	uxtb	r3, r3
 8003b58:	095b      	lsrs	r3, r3, #5
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	f043 0301 	orr.w	r3, r3, #1
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d102      	bne.n	8003b6c <HAL_RCC_ClockConfig+0x128>
 8003b66:	4b4f      	ldr	r3, [pc, #316]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	e00f      	b.n	8003b8c <HAL_RCC_ClockConfig+0x148>
 8003b6c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b70:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003b74:	fa93 f3a3 	rbit	r3, r3
 8003b78:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b7e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b82:	fa93 f3a3 	rbit	r3, r3
 8003b86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b88:	4b46      	ldr	r3, [pc, #280]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b8c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b90:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003b92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003b94:	fa92 f2a2 	rbit	r2, r2
 8003b98:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003b9a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003b9c:	fab2 f282 	clz	r2, r2
 8003ba0:	b2d2      	uxtb	r2, r2
 8003ba2:	f042 0220 	orr.w	r2, r2, #32
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	f002 021f 	and.w	r2, r2, #31
 8003bac:	2101      	movs	r1, #1
 8003bae:	fa01 f202 	lsl.w	r2, r1, r2
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d13a      	bne.n	8003c2e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003bb8:	2301      	movs	r3, #1
 8003bba:	e0b2      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2de>
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bc2:	fa93 f3a3 	rbit	r3, r3
 8003bc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003bc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bca:	fab3 f383 	clz	r3, r3
 8003bce:	b2db      	uxtb	r3, r3
 8003bd0:	095b      	lsrs	r3, r3, #5
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	f043 0301 	orr.w	r3, r3, #1
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	2b01      	cmp	r3, #1
 8003bdc:	d102      	bne.n	8003be4 <HAL_RCC_ClockConfig+0x1a0>
 8003bde:	4b31      	ldr	r3, [pc, #196]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	e00d      	b.n	8003c00 <HAL_RCC_ClockConfig+0x1bc>
 8003be4:	2302      	movs	r3, #2
 8003be6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bea:	fa93 f3a3 	rbit	r3, r3
 8003bee:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bf0:	2302      	movs	r3, #2
 8003bf2:	623b      	str	r3, [r7, #32]
 8003bf4:	6a3b      	ldr	r3, [r7, #32]
 8003bf6:	fa93 f3a3 	rbit	r3, r3
 8003bfa:	61fb      	str	r3, [r7, #28]
 8003bfc:	4b29      	ldr	r3, [pc, #164]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c00:	2202      	movs	r2, #2
 8003c02:	61ba      	str	r2, [r7, #24]
 8003c04:	69ba      	ldr	r2, [r7, #24]
 8003c06:	fa92 f2a2 	rbit	r2, r2
 8003c0a:	617a      	str	r2, [r7, #20]
  return result;
 8003c0c:	697a      	ldr	r2, [r7, #20]
 8003c0e:	fab2 f282 	clz	r2, r2
 8003c12:	b2d2      	uxtb	r2, r2
 8003c14:	f042 0220 	orr.w	r2, r2, #32
 8003c18:	b2d2      	uxtb	r2, r2
 8003c1a:	f002 021f 	and.w	r2, r2, #31
 8003c1e:	2101      	movs	r1, #1
 8003c20:	fa01 f202 	lsl.w	r2, r1, r2
 8003c24:	4013      	ands	r3, r2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d101      	bne.n	8003c2e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	e079      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c2e:	4b1d      	ldr	r3, [pc, #116]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	f023 0203 	bic.w	r2, r3, #3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	491a      	ldr	r1, [pc, #104]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c40:	f7fd fdb8 	bl	80017b4 <HAL_GetTick>
 8003c44:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c46:	e00a      	b.n	8003c5e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c48:	f7fd fdb4 	bl	80017b4 <HAL_GetTick>
 8003c4c:	4602      	mov	r2, r0
 8003c4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003c50:	1ad3      	subs	r3, r2, r3
 8003c52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d901      	bls.n	8003c5e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	e061      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c5e:	4b11      	ldr	r3, [pc, #68]	@ (8003ca4 <HAL_RCC_ClockConfig+0x260>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f003 020c 	and.w	r2, r3, #12
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	009b      	lsls	r3, r3, #2
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d1eb      	bne.n	8003c48 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003c70:	4b0b      	ldr	r3, [pc, #44]	@ (8003ca0 <HAL_RCC_ClockConfig+0x25c>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f003 0307 	and.w	r3, r3, #7
 8003c78:	683a      	ldr	r2, [r7, #0]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d214      	bcs.n	8003ca8 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c7e:	4b08      	ldr	r3, [pc, #32]	@ (8003ca0 <HAL_RCC_ClockConfig+0x25c>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f023 0207 	bic.w	r2, r3, #7
 8003c86:	4906      	ldr	r1, [pc, #24]	@ (8003ca0 <HAL_RCC_ClockConfig+0x25c>)
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c8e:	4b04      	ldr	r3, [pc, #16]	@ (8003ca0 <HAL_RCC_ClockConfig+0x25c>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0307 	and.w	r3, r3, #7
 8003c96:	683a      	ldr	r2, [r7, #0]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d005      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8003c9c:	2301      	movs	r3, #1
 8003c9e:	e040      	b.n	8003d22 <HAL_RCC_ClockConfig+0x2de>
 8003ca0:	40022000 	.word	0x40022000
 8003ca4:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0304 	and.w	r3, r3, #4
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d008      	beq.n	8003cc6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8003d2c <HAL_RCC_ClockConfig+0x2e8>)
 8003cb6:	685b      	ldr	r3, [r3, #4]
 8003cb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	68db      	ldr	r3, [r3, #12]
 8003cc0:	491a      	ldr	r1, [pc, #104]	@ (8003d2c <HAL_RCC_ClockConfig+0x2e8>)
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0308 	and.w	r3, r3, #8
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d009      	beq.n	8003ce6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cd2:	4b16      	ldr	r3, [pc, #88]	@ (8003d2c <HAL_RCC_ClockConfig+0x2e8>)
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	691b      	ldr	r3, [r3, #16]
 8003cde:	00db      	lsls	r3, r3, #3
 8003ce0:	4912      	ldr	r1, [pc, #72]	@ (8003d2c <HAL_RCC_ClockConfig+0x2e8>)
 8003ce2:	4313      	orrs	r3, r2
 8003ce4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003ce6:	f000 f829 	bl	8003d3c <HAL_RCC_GetSysClockFreq>
 8003cea:	4601      	mov	r1, r0
 8003cec:	4b0f      	ldr	r3, [pc, #60]	@ (8003d2c <HAL_RCC_ClockConfig+0x2e8>)
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cf4:	22f0      	movs	r2, #240	@ 0xf0
 8003cf6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf8:	693a      	ldr	r2, [r7, #16]
 8003cfa:	fa92 f2a2 	rbit	r2, r2
 8003cfe:	60fa      	str	r2, [r7, #12]
  return result;
 8003d00:	68fa      	ldr	r2, [r7, #12]
 8003d02:	fab2 f282 	clz	r2, r2
 8003d06:	b2d2      	uxtb	r2, r2
 8003d08:	40d3      	lsrs	r3, r2
 8003d0a:	4a09      	ldr	r2, [pc, #36]	@ (8003d30 <HAL_RCC_ClockConfig+0x2ec>)
 8003d0c:	5cd3      	ldrb	r3, [r2, r3]
 8003d0e:	fa21 f303 	lsr.w	r3, r1, r3
 8003d12:	4a08      	ldr	r2, [pc, #32]	@ (8003d34 <HAL_RCC_ClockConfig+0x2f0>)
 8003d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003d16:	4b08      	ldr	r3, [pc, #32]	@ (8003d38 <HAL_RCC_ClockConfig+0x2f4>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f7fd fd06 	bl	800172c <HAL_InitTick>
  
  return HAL_OK;
 8003d20:	2300      	movs	r3, #0
}
 8003d22:	4618      	mov	r0, r3
 8003d24:	3778      	adds	r7, #120	@ 0x78
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40021000 	.word	0x40021000
 8003d30:	08007608 	.word	0x08007608
 8003d34:	20000000 	.word	0x20000000
 8003d38:	20000004 	.word	0x20000004

08003d3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d3c:	b480      	push	{r7}
 8003d3e:	b087      	sub	sp, #28
 8003d40:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003d42:	2300      	movs	r3, #0
 8003d44:	60fb      	str	r3, [r7, #12]
 8003d46:	2300      	movs	r3, #0
 8003d48:	60bb      	str	r3, [r7, #8]
 8003d4a:	2300      	movs	r3, #0
 8003d4c:	617b      	str	r3, [r7, #20]
 8003d4e:	2300      	movs	r3, #0
 8003d50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003d52:	2300      	movs	r3, #0
 8003d54:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003d56:	4b1e      	ldr	r3, [pc, #120]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f003 030c 	and.w	r3, r3, #12
 8003d62:	2b04      	cmp	r3, #4
 8003d64:	d002      	beq.n	8003d6c <HAL_RCC_GetSysClockFreq+0x30>
 8003d66:	2b08      	cmp	r3, #8
 8003d68:	d003      	beq.n	8003d72 <HAL_RCC_GetSysClockFreq+0x36>
 8003d6a:	e026      	b.n	8003dba <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003d6c:	4b19      	ldr	r3, [pc, #100]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d6e:	613b      	str	r3, [r7, #16]
      break;
 8003d70:	e026      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	0c9b      	lsrs	r3, r3, #18
 8003d76:	f003 030f 	and.w	r3, r3, #15
 8003d7a:	4a17      	ldr	r2, [pc, #92]	@ (8003dd8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003d7c:	5cd3      	ldrb	r3, [r2, r3]
 8003d7e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003d80:	4b13      	ldr	r3, [pc, #76]	@ (8003dd0 <HAL_RCC_GetSysClockFreq+0x94>)
 8003d82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d84:	f003 030f 	and.w	r3, r3, #15
 8003d88:	4a14      	ldr	r2, [pc, #80]	@ (8003ddc <HAL_RCC_GetSysClockFreq+0xa0>)
 8003d8a:	5cd3      	ldrb	r3, [r2, r3]
 8003d8c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d008      	beq.n	8003daa <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003d98:	4a0e      	ldr	r2, [pc, #56]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003d9a:	68bb      	ldr	r3, [r7, #8]
 8003d9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	fb02 f303 	mul.w	r3, r2, r3
 8003da6:	617b      	str	r3, [r7, #20]
 8003da8:	e004      	b.n	8003db4 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	4a0c      	ldr	r2, [pc, #48]	@ (8003de0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003dae:	fb02 f303 	mul.w	r3, r2, r3
 8003db2:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	613b      	str	r3, [r7, #16]
      break;
 8003db8:	e002      	b.n	8003dc0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003dba:	4b06      	ldr	r3, [pc, #24]	@ (8003dd4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003dbc:	613b      	str	r3, [r7, #16]
      break;
 8003dbe:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003dc0:	693b      	ldr	r3, [r7, #16]
}
 8003dc2:	4618      	mov	r0, r3
 8003dc4:	371c      	adds	r7, #28
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	40021000 	.word	0x40021000
 8003dd4:	007a1200 	.word	0x007a1200
 8003dd8:	08007620 	.word	0x08007620
 8003ddc:	08007630 	.word	0x08007630
 8003de0:	003d0900 	.word	0x003d0900

08003de4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003de8:	4b03      	ldr	r3, [pc, #12]	@ (8003df8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003dea:	681b      	ldr	r3, [r3, #0]
}
 8003dec:	4618      	mov	r0, r3
 8003dee:	46bd      	mov	sp, r7
 8003df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df4:	4770      	bx	lr
 8003df6:	bf00      	nop
 8003df8:	20000000 	.word	0x20000000

08003dfc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003e02:	f7ff ffef 	bl	8003de4 <HAL_RCC_GetHCLKFreq>
 8003e06:	4601      	mov	r1, r0
 8003e08:	4b0b      	ldr	r3, [pc, #44]	@ (8003e38 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003e10:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003e14:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e16:	687a      	ldr	r2, [r7, #4]
 8003e18:	fa92 f2a2 	rbit	r2, r2
 8003e1c:	603a      	str	r2, [r7, #0]
  return result;
 8003e1e:	683a      	ldr	r2, [r7, #0]
 8003e20:	fab2 f282 	clz	r2, r2
 8003e24:	b2d2      	uxtb	r2, r2
 8003e26:	40d3      	lsrs	r3, r2
 8003e28:	4a04      	ldr	r2, [pc, #16]	@ (8003e3c <HAL_RCC_GetPCLK1Freq+0x40>)
 8003e2a:	5cd3      	ldrb	r3, [r2, r3]
 8003e2c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003e30:	4618      	mov	r0, r3
 8003e32:	3708      	adds	r7, #8
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}
 8003e38:	40021000 	.word	0x40021000
 8003e3c:	08007618 	.word	0x08007618

08003e40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b082      	sub	sp, #8
 8003e44:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003e46:	f7ff ffcd 	bl	8003de4 <HAL_RCC_GetHCLKFreq>
 8003e4a:	4601      	mov	r1, r0
 8003e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003e7c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003e54:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003e58:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e5a:	687a      	ldr	r2, [r7, #4]
 8003e5c:	fa92 f2a2 	rbit	r2, r2
 8003e60:	603a      	str	r2, [r7, #0]
  return result;
 8003e62:	683a      	ldr	r2, [r7, #0]
 8003e64:	fab2 f282 	clz	r2, r2
 8003e68:	b2d2      	uxtb	r2, r2
 8003e6a:	40d3      	lsrs	r3, r2
 8003e6c:	4a04      	ldr	r2, [pc, #16]	@ (8003e80 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003e6e:	5cd3      	ldrb	r3, [r2, r3]
 8003e70:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003e74:	4618      	mov	r0, r3
 8003e76:	3708      	adds	r7, #8
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40021000 	.word	0x40021000
 8003e80:	08007618 	.word	0x08007618

08003e84 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b092      	sub	sp, #72	@ 0x48
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003e90:	2300      	movs	r3, #0
 8003e92:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003e94:	2300      	movs	r3, #0
 8003e96:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	f000 80cd 	beq.w	8004042 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ea8:	4b86      	ldr	r3, [pc, #536]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003eaa:	69db      	ldr	r3, [r3, #28]
 8003eac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d10e      	bne.n	8003ed2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eb4:	4b83      	ldr	r3, [pc, #524]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003eb6:	69db      	ldr	r3, [r3, #28]
 8003eb8:	4a82      	ldr	r2, [pc, #520]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003eba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ebe:	61d3      	str	r3, [r2, #28]
 8003ec0:	4b80      	ldr	r3, [pc, #512]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ec2:	69db      	ldr	r3, [r3, #28]
 8003ec4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ec8:	60bb      	str	r3, [r7, #8]
 8003eca:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ed2:	4b7d      	ldr	r3, [pc, #500]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d118      	bne.n	8003f10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ede:	4b7a      	ldr	r3, [pc, #488]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a79      	ldr	r2, [pc, #484]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003ee4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ee8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eea:	f7fd fc63 	bl	80017b4 <HAL_GetTick>
 8003eee:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef0:	e008      	b.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ef2:	f7fd fc5f 	bl	80017b4 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	2b64      	cmp	r3, #100	@ 0x64
 8003efe:	d901      	bls.n	8003f04 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003f00:	2303      	movs	r3, #3
 8003f02:	e0db      	b.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x238>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f04:	4b70      	ldr	r3, [pc, #448]	@ (80040c8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d0f0      	beq.n	8003ef2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003f10:	4b6c      	ldr	r3, [pc, #432]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f12:	6a1b      	ldr	r3, [r3, #32]
 8003f14:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f18:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003f1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d07d      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x198>
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f28:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003f2a:	429a      	cmp	r2, r3
 8003f2c:	d076      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f2e:	4b65      	ldr	r3, [pc, #404]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f38:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f3c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f40:	fa93 f3a3 	rbit	r3, r3
 8003f44:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003f46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003f48:	fab3 f383 	clz	r3, r3
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	461a      	mov	r2, r3
 8003f50:	4b5e      	ldr	r3, [pc, #376]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003f52:	4413      	add	r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	461a      	mov	r2, r3
 8003f58:	2301      	movs	r3, #1
 8003f5a:	6013      	str	r3, [r2, #0]
 8003f5c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003f60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f64:	fa93 f3a3 	rbit	r3, r3
 8003f68:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003f6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003f6c:	fab3 f383 	clz	r3, r3
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	461a      	mov	r2, r3
 8003f74:	4b55      	ldr	r3, [pc, #340]	@ (80040cc <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003f76:	4413      	add	r3, r2
 8003f78:	009b      	lsls	r3, r3, #2
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003f80:	4a50      	ldr	r2, [pc, #320]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003f82:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f84:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d045      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f90:	f7fd fc10 	bl	80017b4 <HAL_GetTick>
 8003f94:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f96:	e00a      	b.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f98:	f7fd fc0c 	bl	80017b4 <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e086      	b.n	80040bc <HAL_RCCEx_PeriphCLKConfig+0x238>
 8003fae:	2302      	movs	r3, #2
 8003fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb4:	fa93 f3a3 	rbit	r3, r3
 8003fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fba:	2302      	movs	r3, #2
 8003fbc:	623b      	str	r3, [r7, #32]
 8003fbe:	6a3b      	ldr	r3, [r7, #32]
 8003fc0:	fa93 f3a3 	rbit	r3, r3
 8003fc4:	61fb      	str	r3, [r7, #28]
  return result;
 8003fc6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fc8:	fab3 f383 	clz	r3, r3
 8003fcc:	b2db      	uxtb	r3, r3
 8003fce:	095b      	lsrs	r3, r3, #5
 8003fd0:	b2db      	uxtb	r3, r3
 8003fd2:	f043 0302 	orr.w	r3, r3, #2
 8003fd6:	b2db      	uxtb	r3, r3
 8003fd8:	2b02      	cmp	r3, #2
 8003fda:	d102      	bne.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003fdc:	4b39      	ldr	r3, [pc, #228]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	e007      	b.n	8003ff2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fe6:	69bb      	ldr	r3, [r7, #24]
 8003fe8:	fa93 f3a3 	rbit	r3, r3
 8003fec:	617b      	str	r3, [r7, #20]
 8003fee:	4b35      	ldr	r3, [pc, #212]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	613a      	str	r2, [r7, #16]
 8003ff6:	693a      	ldr	r2, [r7, #16]
 8003ff8:	fa92 f2a2 	rbit	r2, r2
 8003ffc:	60fa      	str	r2, [r7, #12]
  return result;
 8003ffe:	68fa      	ldr	r2, [r7, #12]
 8004000:	fab2 f282 	clz	r2, r2
 8004004:	b2d2      	uxtb	r2, r2
 8004006:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	f002 021f 	and.w	r2, r2, #31
 8004010:	2101      	movs	r1, #1
 8004012:	fa01 f202 	lsl.w	r2, r1, r2
 8004016:	4013      	ands	r3, r2
 8004018:	2b00      	cmp	r3, #0
 800401a:	d0bd      	beq.n	8003f98 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800401c:	4b29      	ldr	r3, [pc, #164]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800401e:	6a1b      	ldr	r3, [r3, #32]
 8004020:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	4926      	ldr	r1, [pc, #152]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800402a:	4313      	orrs	r3, r2
 800402c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800402e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004032:	2b01      	cmp	r3, #1
 8004034:	d105      	bne.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004036:	4b23      	ldr	r3, [pc, #140]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004038:	69db      	ldr	r3, [r3, #28]
 800403a:	4a22      	ldr	r2, [pc, #136]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800403c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004040:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d008      	beq.n	8004060 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800404e:	4b1d      	ldr	r3, [pc, #116]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004050:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004052:	f023 0203 	bic.w	r2, r3, #3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	689b      	ldr	r3, [r3, #8]
 800405a:	491a      	ldr	r1, [pc, #104]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800405c:	4313      	orrs	r3, r2
 800405e:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0320 	and.w	r3, r3, #32
 8004068:	2b00      	cmp	r3, #0
 800406a:	d008      	beq.n	800407e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800406c:	4b15      	ldr	r3, [pc, #84]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800406e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004070:	f023 0210 	bic.w	r2, r3, #16
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	4912      	ldr	r1, [pc, #72]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800407a:	4313      	orrs	r3, r2
 800407c:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004086:	2b00      	cmp	r3, #0
 8004088:	d008      	beq.n	800409c <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800408a:	4b0e      	ldr	r3, [pc, #56]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800408c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408e:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	490b      	ldr	r1, [pc, #44]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004098:	4313      	orrs	r3, r2
 800409a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d008      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80040a8:	4b06      	ldr	r3, [pc, #24]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	695b      	ldr	r3, [r3, #20]
 80040b4:	4903      	ldr	r1, [pc, #12]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	3748      	adds	r7, #72	@ 0x48
 80040c0:	46bd      	mov	sp, r7
 80040c2:	bd80      	pop	{r7, pc}
 80040c4:	40021000 	.word	0x40021000
 80040c8:	40007000 	.word	0x40007000
 80040cc:	10908100 	.word	0x10908100

080040d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e040      	b.n	8004164 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d106      	bne.n	80040f8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f7fd fa46 	bl	8001584 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2224      	movs	r2, #36	@ 0x24
 80040fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f022 0201 	bic.w	r2, r2, #1
 800410c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004112:	2b00      	cmp	r3, #0
 8004114:	d002      	beq.n	800411c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f000 f9e8 	bl	80044ec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 f8af 	bl	8004280 <UART_SetConfig>
 8004122:	4603      	mov	r3, r0
 8004124:	2b01      	cmp	r3, #1
 8004126:	d101      	bne.n	800412c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	e01b      	b.n	8004164 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	685a      	ldr	r2, [r3, #4]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800413a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	689a      	ldr	r2, [r3, #8]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800414a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f042 0201 	orr.w	r2, r2, #1
 800415a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 fa67 	bl	8004630 <UART_CheckIdleState>
 8004162:	4603      	mov	r3, r0
}
 8004164:	4618      	mov	r0, r3
 8004166:	3708      	adds	r7, #8
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}

0800416c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b08a      	sub	sp, #40	@ 0x28
 8004170:	af02      	add	r7, sp, #8
 8004172:	60f8      	str	r0, [r7, #12]
 8004174:	60b9      	str	r1, [r7, #8]
 8004176:	603b      	str	r3, [r7, #0]
 8004178:	4613      	mov	r3, r2
 800417a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004180:	2b20      	cmp	r3, #32
 8004182:	d177      	bne.n	8004274 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d002      	beq.n	8004190 <HAL_UART_Transmit+0x24>
 800418a:	88fb      	ldrh	r3, [r7, #6]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e070      	b.n	8004276 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2221      	movs	r2, #33	@ 0x21
 80041a0:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041a2:	f7fd fb07 	bl	80017b4 <HAL_GetTick>
 80041a6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	88fa      	ldrh	r2, [r7, #6]
 80041ac:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	88fa      	ldrh	r2, [r7, #6]
 80041b4:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	689b      	ldr	r3, [r3, #8]
 80041bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041c0:	d108      	bne.n	80041d4 <HAL_UART_Transmit+0x68>
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d104      	bne.n	80041d4 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80041ca:	2300      	movs	r3, #0
 80041cc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	61bb      	str	r3, [r7, #24]
 80041d2:	e003      	b.n	80041dc <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041d8:	2300      	movs	r3, #0
 80041da:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041dc:	e02f      	b.n	800423e <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	2200      	movs	r2, #0
 80041e6:	2180      	movs	r1, #128	@ 0x80
 80041e8:	68f8      	ldr	r0, [r7, #12]
 80041ea:	f000 fac9 	bl	8004780 <UART_WaitOnFlagUntilTimeout>
 80041ee:	4603      	mov	r3, r0
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d004      	beq.n	80041fe <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2220      	movs	r2, #32
 80041f8:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80041fa:	2303      	movs	r3, #3
 80041fc:	e03b      	b.n	8004276 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d10b      	bne.n	800421c <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004204:	69bb      	ldr	r3, [r7, #24]
 8004206:	881a      	ldrh	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004210:	b292      	uxth	r2, r2
 8004212:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004214:	69bb      	ldr	r3, [r7, #24]
 8004216:	3302      	adds	r3, #2
 8004218:	61bb      	str	r3, [r7, #24]
 800421a:	e007      	b.n	800422c <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	781a      	ldrb	r2, [r3, #0]
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	3301      	adds	r3, #1
 800422a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004232:	b29b      	uxth	r3, r3
 8004234:	3b01      	subs	r3, #1
 8004236:	b29a      	uxth	r2, r3
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004244:	b29b      	uxth	r3, r3
 8004246:	2b00      	cmp	r3, #0
 8004248:	d1c9      	bne.n	80041de <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	9300      	str	r3, [sp, #0]
 800424e:	697b      	ldr	r3, [r7, #20]
 8004250:	2200      	movs	r2, #0
 8004252:	2140      	movs	r1, #64	@ 0x40
 8004254:	68f8      	ldr	r0, [r7, #12]
 8004256:	f000 fa93 	bl	8004780 <UART_WaitOnFlagUntilTimeout>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d004      	beq.n	800426a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	2220      	movs	r2, #32
 8004264:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	e005      	b.n	8004276 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2220      	movs	r2, #32
 800426e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004270:	2300      	movs	r3, #0
 8004272:	e000      	b.n	8004276 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004274:	2302      	movs	r3, #2
  }
}
 8004276:	4618      	mov	r0, r3
 8004278:	3720      	adds	r7, #32
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
	...

08004280 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b088      	sub	sp, #32
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004288:	2300      	movs	r3, #0
 800428a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	689a      	ldr	r2, [r3, #8]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	691b      	ldr	r3, [r3, #16]
 8004294:	431a      	orrs	r2, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	695b      	ldr	r3, [r3, #20]
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	69db      	ldr	r3, [r3, #28]
 80042a0:	4313      	orrs	r3, r2
 80042a2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	4b8a      	ldr	r3, [pc, #552]	@ (80044d4 <UART_SetConfig+0x254>)
 80042ac:	4013      	ands	r3, r2
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	6812      	ldr	r2, [r2, #0]
 80042b2:	6979      	ldr	r1, [r7, #20]
 80042b4:	430b      	orrs	r3, r1
 80042b6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	68da      	ldr	r2, [r3, #12]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	699b      	ldr	r3, [r3, #24]
 80042d2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	697a      	ldr	r2, [r7, #20]
 80042da:	4313      	orrs	r3, r2
 80042dc:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	689b      	ldr	r3, [r3, #8]
 80042e4:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	697a      	ldr	r2, [r7, #20]
 80042ee:	430a      	orrs	r2, r1
 80042f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	4a78      	ldr	r2, [pc, #480]	@ (80044d8 <UART_SetConfig+0x258>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d120      	bne.n	800433e <UART_SetConfig+0xbe>
 80042fc:	4b77      	ldr	r3, [pc, #476]	@ (80044dc <UART_SetConfig+0x25c>)
 80042fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004300:	f003 0303 	and.w	r3, r3, #3
 8004304:	2b03      	cmp	r3, #3
 8004306:	d817      	bhi.n	8004338 <UART_SetConfig+0xb8>
 8004308:	a201      	add	r2, pc, #4	@ (adr r2, 8004310 <UART_SetConfig+0x90>)
 800430a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430e:	bf00      	nop
 8004310:	08004321 	.word	0x08004321
 8004314:	0800432d 	.word	0x0800432d
 8004318:	08004333 	.word	0x08004333
 800431c:	08004327 	.word	0x08004327
 8004320:	2300      	movs	r3, #0
 8004322:	77fb      	strb	r3, [r7, #31]
 8004324:	e01d      	b.n	8004362 <UART_SetConfig+0xe2>
 8004326:	2302      	movs	r3, #2
 8004328:	77fb      	strb	r3, [r7, #31]
 800432a:	e01a      	b.n	8004362 <UART_SetConfig+0xe2>
 800432c:	2304      	movs	r3, #4
 800432e:	77fb      	strb	r3, [r7, #31]
 8004330:	e017      	b.n	8004362 <UART_SetConfig+0xe2>
 8004332:	2308      	movs	r3, #8
 8004334:	77fb      	strb	r3, [r7, #31]
 8004336:	e014      	b.n	8004362 <UART_SetConfig+0xe2>
 8004338:	2310      	movs	r3, #16
 800433a:	77fb      	strb	r3, [r7, #31]
 800433c:	e011      	b.n	8004362 <UART_SetConfig+0xe2>
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a67      	ldr	r2, [pc, #412]	@ (80044e0 <UART_SetConfig+0x260>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d102      	bne.n	800434e <UART_SetConfig+0xce>
 8004348:	2300      	movs	r3, #0
 800434a:	77fb      	strb	r3, [r7, #31]
 800434c:	e009      	b.n	8004362 <UART_SetConfig+0xe2>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a64      	ldr	r2, [pc, #400]	@ (80044e4 <UART_SetConfig+0x264>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d102      	bne.n	800435e <UART_SetConfig+0xde>
 8004358:	2300      	movs	r3, #0
 800435a:	77fb      	strb	r3, [r7, #31]
 800435c:	e001      	b.n	8004362 <UART_SetConfig+0xe2>
 800435e:	2310      	movs	r3, #16
 8004360:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	69db      	ldr	r3, [r3, #28]
 8004366:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800436a:	d15a      	bne.n	8004422 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800436c:	7ffb      	ldrb	r3, [r7, #31]
 800436e:	2b08      	cmp	r3, #8
 8004370:	d827      	bhi.n	80043c2 <UART_SetConfig+0x142>
 8004372:	a201      	add	r2, pc, #4	@ (adr r2, 8004378 <UART_SetConfig+0xf8>)
 8004374:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004378:	0800439d 	.word	0x0800439d
 800437c:	080043a5 	.word	0x080043a5
 8004380:	080043ad 	.word	0x080043ad
 8004384:	080043c3 	.word	0x080043c3
 8004388:	080043b3 	.word	0x080043b3
 800438c:	080043c3 	.word	0x080043c3
 8004390:	080043c3 	.word	0x080043c3
 8004394:	080043c3 	.word	0x080043c3
 8004398:	080043bb 	.word	0x080043bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800439c:	f7ff fd2e 	bl	8003dfc <HAL_RCC_GetPCLK1Freq>
 80043a0:	61b8      	str	r0, [r7, #24]
        break;
 80043a2:	e013      	b.n	80043cc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043a4:	f7ff fd4c 	bl	8003e40 <HAL_RCC_GetPCLK2Freq>
 80043a8:	61b8      	str	r0, [r7, #24]
        break;
 80043aa:	e00f      	b.n	80043cc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043ac:	4b4e      	ldr	r3, [pc, #312]	@ (80044e8 <UART_SetConfig+0x268>)
 80043ae:	61bb      	str	r3, [r7, #24]
        break;
 80043b0:	e00c      	b.n	80043cc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043b2:	f7ff fcc3 	bl	8003d3c <HAL_RCC_GetSysClockFreq>
 80043b6:	61b8      	str	r0, [r7, #24]
        break;
 80043b8:	e008      	b.n	80043cc <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043be:	61bb      	str	r3, [r7, #24]
        break;
 80043c0:	e004      	b.n	80043cc <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 80043c2:	2300      	movs	r3, #0
 80043c4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80043c6:	2301      	movs	r3, #1
 80043c8:	77bb      	strb	r3, [r7, #30]
        break;
 80043ca:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043cc:	69bb      	ldr	r3, [r7, #24]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d074      	beq.n	80044bc <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	005a      	lsls	r2, r3, #1
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	685b      	ldr	r3, [r3, #4]
 80043da:	085b      	lsrs	r3, r3, #1
 80043dc:	441a      	add	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043e6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	2b0f      	cmp	r3, #15
 80043ec:	d916      	bls.n	800441c <UART_SetConfig+0x19c>
 80043ee:	693b      	ldr	r3, [r7, #16]
 80043f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043f4:	d212      	bcs.n	800441c <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	f023 030f 	bic.w	r3, r3, #15
 80043fe:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	085b      	lsrs	r3, r3, #1
 8004404:	b29b      	uxth	r3, r3
 8004406:	f003 0307 	and.w	r3, r3, #7
 800440a:	b29a      	uxth	r2, r3
 800440c:	89fb      	ldrh	r3, [r7, #14]
 800440e:	4313      	orrs	r3, r2
 8004410:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	89fa      	ldrh	r2, [r7, #14]
 8004418:	60da      	str	r2, [r3, #12]
 800441a:	e04f      	b.n	80044bc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 800441c:	2301      	movs	r3, #1
 800441e:	77bb      	strb	r3, [r7, #30]
 8004420:	e04c      	b.n	80044bc <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004422:	7ffb      	ldrb	r3, [r7, #31]
 8004424:	2b08      	cmp	r3, #8
 8004426:	d828      	bhi.n	800447a <UART_SetConfig+0x1fa>
 8004428:	a201      	add	r2, pc, #4	@ (adr r2, 8004430 <UART_SetConfig+0x1b0>)
 800442a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800442e:	bf00      	nop
 8004430:	08004455 	.word	0x08004455
 8004434:	0800445d 	.word	0x0800445d
 8004438:	08004465 	.word	0x08004465
 800443c:	0800447b 	.word	0x0800447b
 8004440:	0800446b 	.word	0x0800446b
 8004444:	0800447b 	.word	0x0800447b
 8004448:	0800447b 	.word	0x0800447b
 800444c:	0800447b 	.word	0x0800447b
 8004450:	08004473 	.word	0x08004473
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004454:	f7ff fcd2 	bl	8003dfc <HAL_RCC_GetPCLK1Freq>
 8004458:	61b8      	str	r0, [r7, #24]
        break;
 800445a:	e013      	b.n	8004484 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800445c:	f7ff fcf0 	bl	8003e40 <HAL_RCC_GetPCLK2Freq>
 8004460:	61b8      	str	r0, [r7, #24]
        break;
 8004462:	e00f      	b.n	8004484 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004464:	4b20      	ldr	r3, [pc, #128]	@ (80044e8 <UART_SetConfig+0x268>)
 8004466:	61bb      	str	r3, [r7, #24]
        break;
 8004468:	e00c      	b.n	8004484 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800446a:	f7ff fc67 	bl	8003d3c <HAL_RCC_GetSysClockFreq>
 800446e:	61b8      	str	r0, [r7, #24]
        break;
 8004470:	e008      	b.n	8004484 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004472:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004476:	61bb      	str	r3, [r7, #24]
        break;
 8004478:	e004      	b.n	8004484 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800447a:	2300      	movs	r3, #0
 800447c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800447e:	2301      	movs	r3, #1
 8004480:	77bb      	strb	r3, [r7, #30]
        break;
 8004482:	bf00      	nop
    }

    if (pclk != 0U)
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d018      	beq.n	80044bc <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	085a      	lsrs	r2, r3, #1
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	441a      	add	r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	685b      	ldr	r3, [r3, #4]
 8004498:	fbb2 f3f3 	udiv	r3, r2, r3
 800449c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800449e:	693b      	ldr	r3, [r7, #16]
 80044a0:	2b0f      	cmp	r3, #15
 80044a2:	d909      	bls.n	80044b8 <UART_SetConfig+0x238>
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044aa:	d205      	bcs.n	80044b8 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	b29a      	uxth	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	60da      	str	r2, [r3, #12]
 80044b6:	e001      	b.n	80044bc <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2200      	movs	r2, #0
 80044c0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80044c8:	7fbb      	ldrb	r3, [r7, #30]
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3720      	adds	r7, #32
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	efff69f3 	.word	0xefff69f3
 80044d8:	40013800 	.word	0x40013800
 80044dc:	40021000 	.word	0x40021000
 80044e0:	40004400 	.word	0x40004400
 80044e4:	40004800 	.word	0x40004800
 80044e8:	007a1200 	.word	0x007a1200

080044ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f8:	f003 0308 	and.w	r3, r3, #8
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d00a      	beq.n	8004516 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	685b      	ldr	r3, [r3, #4]
 8004506:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	430a      	orrs	r2, r1
 8004514:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b00      	cmp	r3, #0
 8004520:	d00a      	beq.n	8004538 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	430a      	orrs	r2, r1
 8004536:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453c:	f003 0302 	and.w	r3, r3, #2
 8004540:	2b00      	cmp	r3, #0
 8004542:	d00a      	beq.n	800455a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	685b      	ldr	r3, [r3, #4]
 800454a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	430a      	orrs	r2, r1
 8004558:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455e:	f003 0304 	and.w	r3, r3, #4
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00a      	beq.n	800457c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	430a      	orrs	r2, r1
 800457a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004580:	f003 0310 	and.w	r3, r3, #16
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00a      	beq.n	800459e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	430a      	orrs	r2, r1
 800459c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045a2:	f003 0320 	and.w	r3, r3, #32
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d00a      	beq.n	80045c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	689b      	ldr	r3, [r3, #8]
 80045b0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	430a      	orrs	r2, r1
 80045be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d01a      	beq.n	8004602 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	430a      	orrs	r2, r1
 80045e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80045ea:	d10a      	bne.n	8004602 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	430a      	orrs	r2, r1
 8004600:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004606:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00a      	beq.n	8004624 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	430a      	orrs	r2, r1
 8004622:	605a      	str	r2, [r3, #4]
  }
}
 8004624:	bf00      	nop
 8004626:	370c      	adds	r7, #12
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b098      	sub	sp, #96	@ 0x60
 8004634:	af02      	add	r7, sp, #8
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004640:	f7fd f8b8 	bl	80017b4 <HAL_GetTick>
 8004644:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0308 	and.w	r3, r3, #8
 8004650:	2b08      	cmp	r3, #8
 8004652:	d12e      	bne.n	80046b2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004654:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004658:	9300      	str	r3, [sp, #0]
 800465a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800465c:	2200      	movs	r2, #0
 800465e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f000 f88c 	bl	8004780 <UART_WaitOnFlagUntilTimeout>
 8004668:	4603      	mov	r3, r0
 800466a:	2b00      	cmp	r3, #0
 800466c:	d021      	beq.n	80046b2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004676:	e853 3f00 	ldrex	r3, [r3]
 800467a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800467c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800467e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004682:	653b      	str	r3, [r7, #80]	@ 0x50
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	461a      	mov	r2, r3
 800468a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800468c:	647b      	str	r3, [r7, #68]	@ 0x44
 800468e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004690:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004692:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004694:	e841 2300 	strex	r3, r2, [r1]
 8004698:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800469a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800469c:	2b00      	cmp	r3, #0
 800469e:	d1e6      	bne.n	800466e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2220      	movs	r2, #32
 80046a4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e062      	b.n	8004778 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f003 0304 	and.w	r3, r3, #4
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d149      	bne.n	8004754 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80046c4:	9300      	str	r3, [sp, #0]
 80046c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046c8:	2200      	movs	r2, #0
 80046ca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f000 f856 	bl	8004780 <UART_WaitOnFlagUntilTimeout>
 80046d4:	4603      	mov	r3, r0
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d03c      	beq.n	8004754 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e2:	e853 3f00 	ldrex	r3, [r3]
 80046e6:	623b      	str	r3, [r7, #32]
   return(result);
 80046e8:	6a3b      	ldr	r3, [r7, #32]
 80046ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80046ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	461a      	mov	r2, r3
 80046f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046f8:	633b      	str	r3, [r7, #48]	@ 0x30
 80046fa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80046fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004700:	e841 2300 	strex	r3, r2, [r1]
 8004704:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004708:	2b00      	cmp	r3, #0
 800470a:	d1e6      	bne.n	80046da <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	3308      	adds	r3, #8
 8004712:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	e853 3f00 	ldrex	r3, [r3]
 800471a:	60fb      	str	r3, [r7, #12]
   return(result);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 0301 	bic.w	r3, r3, #1
 8004722:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	3308      	adds	r3, #8
 800472a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800472c:	61fa      	str	r2, [r7, #28]
 800472e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004730:	69b9      	ldr	r1, [r7, #24]
 8004732:	69fa      	ldr	r2, [r7, #28]
 8004734:	e841 2300 	strex	r3, r2, [r1]
 8004738:	617b      	str	r3, [r7, #20]
   return(result);
 800473a:	697b      	ldr	r3, [r7, #20]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d1e5      	bne.n	800470c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2220      	movs	r2, #32
 8004744:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004750:	2303      	movs	r3, #3
 8004752:	e011      	b.n	8004778 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2220      	movs	r2, #32
 8004758:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2220      	movs	r2, #32
 800475e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004776:	2300      	movs	r3, #0
}
 8004778:	4618      	mov	r0, r3
 800477a:	3758      	adds	r7, #88	@ 0x58
 800477c:	46bd      	mov	sp, r7
 800477e:	bd80      	pop	{r7, pc}

08004780 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	60b9      	str	r1, [r7, #8]
 800478a:	603b      	str	r3, [r7, #0]
 800478c:	4613      	mov	r3, r2
 800478e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004790:	e04f      	b.n	8004832 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004798:	d04b      	beq.n	8004832 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800479a:	f7fd f80b 	bl	80017b4 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	683b      	ldr	r3, [r7, #0]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	69ba      	ldr	r2, [r7, #24]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d302      	bcc.n	80047b0 <UART_WaitOnFlagUntilTimeout+0x30>
 80047aa:	69bb      	ldr	r3, [r7, #24]
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d101      	bne.n	80047b4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e04e      	b.n	8004852 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f003 0304 	and.w	r3, r3, #4
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d037      	beq.n	8004832 <UART_WaitOnFlagUntilTimeout+0xb2>
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	2b80      	cmp	r3, #128	@ 0x80
 80047c6:	d034      	beq.n	8004832 <UART_WaitOnFlagUntilTimeout+0xb2>
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b40      	cmp	r3, #64	@ 0x40
 80047cc:	d031      	beq.n	8004832 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	69db      	ldr	r3, [r3, #28]
 80047d4:	f003 0308 	and.w	r3, r3, #8
 80047d8:	2b08      	cmp	r3, #8
 80047da:	d110      	bne.n	80047fe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	2208      	movs	r2, #8
 80047e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047e4:	68f8      	ldr	r0, [r7, #12]
 80047e6:	f000 f838 	bl	800485a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2208      	movs	r2, #8
 80047ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e029      	b.n	8004852 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	69db      	ldr	r3, [r3, #28]
 8004804:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004808:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800480c:	d111      	bne.n	8004832 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004816:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 f81e 	bl	800485a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2220      	movs	r2, #32
 8004822:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e00f      	b.n	8004852 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	69da      	ldr	r2, [r3, #28]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	4013      	ands	r3, r2
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	429a      	cmp	r2, r3
 8004840:	bf0c      	ite	eq
 8004842:	2301      	moveq	r3, #1
 8004844:	2300      	movne	r3, #0
 8004846:	b2db      	uxtb	r3, r3
 8004848:	461a      	mov	r2, r3
 800484a:	79fb      	ldrb	r3, [r7, #7]
 800484c:	429a      	cmp	r2, r3
 800484e:	d0a0      	beq.n	8004792 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3710      	adds	r7, #16
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}

0800485a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800485a:	b480      	push	{r7}
 800485c:	b095      	sub	sp, #84	@ 0x54
 800485e:	af00      	add	r7, sp, #0
 8004860:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004868:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800486a:	e853 3f00 	ldrex	r3, [r3]
 800486e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004872:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004876:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	461a      	mov	r2, r3
 800487e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004880:	643b      	str	r3, [r7, #64]	@ 0x40
 8004882:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004884:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004886:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004888:	e841 2300 	strex	r3, r2, [r1]
 800488c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800488e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004890:	2b00      	cmp	r3, #0
 8004892:	d1e6      	bne.n	8004862 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	3308      	adds	r3, #8
 800489a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800489c:	6a3b      	ldr	r3, [r7, #32]
 800489e:	e853 3f00 	ldrex	r3, [r3]
 80048a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80048a4:	69fb      	ldr	r3, [r7, #28]
 80048a6:	f023 0301 	bic.w	r3, r3, #1
 80048aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	3308      	adds	r3, #8
 80048b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80048b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80048b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048bc:	e841 2300 	strex	r3, r2, [r1]
 80048c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80048c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1e5      	bne.n	8004894 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d118      	bne.n	8004902 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	e853 3f00 	ldrex	r3, [r3]
 80048dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	f023 0310 	bic.w	r3, r3, #16
 80048e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	461a      	mov	r2, r3
 80048ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80048ee:	61bb      	str	r3, [r7, #24]
 80048f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048f2:	6979      	ldr	r1, [r7, #20]
 80048f4:	69ba      	ldr	r2, [r7, #24]
 80048f6:	e841 2300 	strex	r3, r2, [r1]
 80048fa:	613b      	str	r3, [r7, #16]
   return(result);
 80048fc:	693b      	ldr	r3, [r7, #16]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1e6      	bne.n	80048d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2220      	movs	r2, #32
 8004906:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2200      	movs	r2, #0
 8004914:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004916:	bf00      	nop
 8004918:	3754      	adds	r7, #84	@ 0x54
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr

08004922 <__cvt>:
 8004922:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004926:	ec57 6b10 	vmov	r6, r7, d0
 800492a:	2f00      	cmp	r7, #0
 800492c:	460c      	mov	r4, r1
 800492e:	4619      	mov	r1, r3
 8004930:	463b      	mov	r3, r7
 8004932:	bfbb      	ittet	lt
 8004934:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004938:	461f      	movlt	r7, r3
 800493a:	2300      	movge	r3, #0
 800493c:	232d      	movlt	r3, #45	@ 0x2d
 800493e:	700b      	strb	r3, [r1, #0]
 8004940:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004942:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004946:	4691      	mov	r9, r2
 8004948:	f023 0820 	bic.w	r8, r3, #32
 800494c:	bfbc      	itt	lt
 800494e:	4632      	movlt	r2, r6
 8004950:	4616      	movlt	r6, r2
 8004952:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004956:	d005      	beq.n	8004964 <__cvt+0x42>
 8004958:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800495c:	d100      	bne.n	8004960 <__cvt+0x3e>
 800495e:	3401      	adds	r4, #1
 8004960:	2102      	movs	r1, #2
 8004962:	e000      	b.n	8004966 <__cvt+0x44>
 8004964:	2103      	movs	r1, #3
 8004966:	ab03      	add	r3, sp, #12
 8004968:	9301      	str	r3, [sp, #4]
 800496a:	ab02      	add	r3, sp, #8
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	ec47 6b10 	vmov	d0, r6, r7
 8004972:	4653      	mov	r3, sl
 8004974:	4622      	mov	r2, r4
 8004976:	f000 fe6f 	bl	8005658 <_dtoa_r>
 800497a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800497e:	4605      	mov	r5, r0
 8004980:	d119      	bne.n	80049b6 <__cvt+0x94>
 8004982:	f019 0f01 	tst.w	r9, #1
 8004986:	d00e      	beq.n	80049a6 <__cvt+0x84>
 8004988:	eb00 0904 	add.w	r9, r0, r4
 800498c:	2200      	movs	r2, #0
 800498e:	2300      	movs	r3, #0
 8004990:	4630      	mov	r0, r6
 8004992:	4639      	mov	r1, r7
 8004994:	f7fc f898 	bl	8000ac8 <__aeabi_dcmpeq>
 8004998:	b108      	cbz	r0, 800499e <__cvt+0x7c>
 800499a:	f8cd 900c 	str.w	r9, [sp, #12]
 800499e:	2230      	movs	r2, #48	@ 0x30
 80049a0:	9b03      	ldr	r3, [sp, #12]
 80049a2:	454b      	cmp	r3, r9
 80049a4:	d31e      	bcc.n	80049e4 <__cvt+0xc2>
 80049a6:	9b03      	ldr	r3, [sp, #12]
 80049a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049aa:	1b5b      	subs	r3, r3, r5
 80049ac:	4628      	mov	r0, r5
 80049ae:	6013      	str	r3, [r2, #0]
 80049b0:	b004      	add	sp, #16
 80049b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049b6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049ba:	eb00 0904 	add.w	r9, r0, r4
 80049be:	d1e5      	bne.n	800498c <__cvt+0x6a>
 80049c0:	7803      	ldrb	r3, [r0, #0]
 80049c2:	2b30      	cmp	r3, #48	@ 0x30
 80049c4:	d10a      	bne.n	80049dc <__cvt+0xba>
 80049c6:	2200      	movs	r2, #0
 80049c8:	2300      	movs	r3, #0
 80049ca:	4630      	mov	r0, r6
 80049cc:	4639      	mov	r1, r7
 80049ce:	f7fc f87b 	bl	8000ac8 <__aeabi_dcmpeq>
 80049d2:	b918      	cbnz	r0, 80049dc <__cvt+0xba>
 80049d4:	f1c4 0401 	rsb	r4, r4, #1
 80049d8:	f8ca 4000 	str.w	r4, [sl]
 80049dc:	f8da 3000 	ldr.w	r3, [sl]
 80049e0:	4499      	add	r9, r3
 80049e2:	e7d3      	b.n	800498c <__cvt+0x6a>
 80049e4:	1c59      	adds	r1, r3, #1
 80049e6:	9103      	str	r1, [sp, #12]
 80049e8:	701a      	strb	r2, [r3, #0]
 80049ea:	e7d9      	b.n	80049a0 <__cvt+0x7e>

080049ec <__exponent>:
 80049ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049ee:	2900      	cmp	r1, #0
 80049f0:	bfba      	itte	lt
 80049f2:	4249      	neglt	r1, r1
 80049f4:	232d      	movlt	r3, #45	@ 0x2d
 80049f6:	232b      	movge	r3, #43	@ 0x2b
 80049f8:	2909      	cmp	r1, #9
 80049fa:	7002      	strb	r2, [r0, #0]
 80049fc:	7043      	strb	r3, [r0, #1]
 80049fe:	dd29      	ble.n	8004a54 <__exponent+0x68>
 8004a00:	f10d 0307 	add.w	r3, sp, #7
 8004a04:	461d      	mov	r5, r3
 8004a06:	270a      	movs	r7, #10
 8004a08:	461a      	mov	r2, r3
 8004a0a:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a0e:	fb07 1416 	mls	r4, r7, r6, r1
 8004a12:	3430      	adds	r4, #48	@ 0x30
 8004a14:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a18:	460c      	mov	r4, r1
 8004a1a:	2c63      	cmp	r4, #99	@ 0x63
 8004a1c:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a20:	4631      	mov	r1, r6
 8004a22:	dcf1      	bgt.n	8004a08 <__exponent+0x1c>
 8004a24:	3130      	adds	r1, #48	@ 0x30
 8004a26:	1e94      	subs	r4, r2, #2
 8004a28:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a2c:	1c41      	adds	r1, r0, #1
 8004a2e:	4623      	mov	r3, r4
 8004a30:	42ab      	cmp	r3, r5
 8004a32:	d30a      	bcc.n	8004a4a <__exponent+0x5e>
 8004a34:	f10d 0309 	add.w	r3, sp, #9
 8004a38:	1a9b      	subs	r3, r3, r2
 8004a3a:	42ac      	cmp	r4, r5
 8004a3c:	bf88      	it	hi
 8004a3e:	2300      	movhi	r3, #0
 8004a40:	3302      	adds	r3, #2
 8004a42:	4403      	add	r3, r0
 8004a44:	1a18      	subs	r0, r3, r0
 8004a46:	b003      	add	sp, #12
 8004a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a4a:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a4e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a52:	e7ed      	b.n	8004a30 <__exponent+0x44>
 8004a54:	2330      	movs	r3, #48	@ 0x30
 8004a56:	3130      	adds	r1, #48	@ 0x30
 8004a58:	7083      	strb	r3, [r0, #2]
 8004a5a:	70c1      	strb	r1, [r0, #3]
 8004a5c:	1d03      	adds	r3, r0, #4
 8004a5e:	e7f1      	b.n	8004a44 <__exponent+0x58>

08004a60 <_printf_float>:
 8004a60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a64:	b08d      	sub	sp, #52	@ 0x34
 8004a66:	460c      	mov	r4, r1
 8004a68:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004a6c:	4616      	mov	r6, r2
 8004a6e:	461f      	mov	r7, r3
 8004a70:	4605      	mov	r5, r0
 8004a72:	f000 fcef 	bl	8005454 <_localeconv_r>
 8004a76:	6803      	ldr	r3, [r0, #0]
 8004a78:	9304      	str	r3, [sp, #16]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fb fbf8 	bl	8000270 <strlen>
 8004a80:	2300      	movs	r3, #0
 8004a82:	930a      	str	r3, [sp, #40]	@ 0x28
 8004a84:	f8d8 3000 	ldr.w	r3, [r8]
 8004a88:	9005      	str	r0, [sp, #20]
 8004a8a:	3307      	adds	r3, #7
 8004a8c:	f023 0307 	bic.w	r3, r3, #7
 8004a90:	f103 0208 	add.w	r2, r3, #8
 8004a94:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004a98:	f8d4 b000 	ldr.w	fp, [r4]
 8004a9c:	f8c8 2000 	str.w	r2, [r8]
 8004aa0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004aa4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004aa8:	9307      	str	r3, [sp, #28]
 8004aaa:	f8cd 8018 	str.w	r8, [sp, #24]
 8004aae:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004ab2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ab6:	4b9c      	ldr	r3, [pc, #624]	@ (8004d28 <_printf_float+0x2c8>)
 8004ab8:	f04f 32ff 	mov.w	r2, #4294967295
 8004abc:	f7fc f836 	bl	8000b2c <__aeabi_dcmpun>
 8004ac0:	bb70      	cbnz	r0, 8004b20 <_printf_float+0xc0>
 8004ac2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ac6:	4b98      	ldr	r3, [pc, #608]	@ (8004d28 <_printf_float+0x2c8>)
 8004ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8004acc:	f7fc f810 	bl	8000af0 <__aeabi_dcmple>
 8004ad0:	bb30      	cbnz	r0, 8004b20 <_printf_float+0xc0>
 8004ad2:	2200      	movs	r2, #0
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	4640      	mov	r0, r8
 8004ad8:	4649      	mov	r1, r9
 8004ada:	f7fb ffff 	bl	8000adc <__aeabi_dcmplt>
 8004ade:	b110      	cbz	r0, 8004ae6 <_printf_float+0x86>
 8004ae0:	232d      	movs	r3, #45	@ 0x2d
 8004ae2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ae6:	4a91      	ldr	r2, [pc, #580]	@ (8004d2c <_printf_float+0x2cc>)
 8004ae8:	4b91      	ldr	r3, [pc, #580]	@ (8004d30 <_printf_float+0x2d0>)
 8004aea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004aee:	bf94      	ite	ls
 8004af0:	4690      	movls	r8, r2
 8004af2:	4698      	movhi	r8, r3
 8004af4:	2303      	movs	r3, #3
 8004af6:	6123      	str	r3, [r4, #16]
 8004af8:	f02b 0304 	bic.w	r3, fp, #4
 8004afc:	6023      	str	r3, [r4, #0]
 8004afe:	f04f 0900 	mov.w	r9, #0
 8004b02:	9700      	str	r7, [sp, #0]
 8004b04:	4633      	mov	r3, r6
 8004b06:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b08:	4621      	mov	r1, r4
 8004b0a:	4628      	mov	r0, r5
 8004b0c:	f000 f9d2 	bl	8004eb4 <_printf_common>
 8004b10:	3001      	adds	r0, #1
 8004b12:	f040 808d 	bne.w	8004c30 <_printf_float+0x1d0>
 8004b16:	f04f 30ff 	mov.w	r0, #4294967295
 8004b1a:	b00d      	add	sp, #52	@ 0x34
 8004b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b20:	4642      	mov	r2, r8
 8004b22:	464b      	mov	r3, r9
 8004b24:	4640      	mov	r0, r8
 8004b26:	4649      	mov	r1, r9
 8004b28:	f7fc f800 	bl	8000b2c <__aeabi_dcmpun>
 8004b2c:	b140      	cbz	r0, 8004b40 <_printf_float+0xe0>
 8004b2e:	464b      	mov	r3, r9
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	bfbc      	itt	lt
 8004b34:	232d      	movlt	r3, #45	@ 0x2d
 8004b36:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b3a:	4a7e      	ldr	r2, [pc, #504]	@ (8004d34 <_printf_float+0x2d4>)
 8004b3c:	4b7e      	ldr	r3, [pc, #504]	@ (8004d38 <_printf_float+0x2d8>)
 8004b3e:	e7d4      	b.n	8004aea <_printf_float+0x8a>
 8004b40:	6863      	ldr	r3, [r4, #4]
 8004b42:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004b46:	9206      	str	r2, [sp, #24]
 8004b48:	1c5a      	adds	r2, r3, #1
 8004b4a:	d13b      	bne.n	8004bc4 <_printf_float+0x164>
 8004b4c:	2306      	movs	r3, #6
 8004b4e:	6063      	str	r3, [r4, #4]
 8004b50:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004b54:	2300      	movs	r3, #0
 8004b56:	6022      	str	r2, [r4, #0]
 8004b58:	9303      	str	r3, [sp, #12]
 8004b5a:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b5c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004b60:	ab09      	add	r3, sp, #36	@ 0x24
 8004b62:	9300      	str	r3, [sp, #0]
 8004b64:	6861      	ldr	r1, [r4, #4]
 8004b66:	ec49 8b10 	vmov	d0, r8, r9
 8004b6a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004b6e:	4628      	mov	r0, r5
 8004b70:	f7ff fed7 	bl	8004922 <__cvt>
 8004b74:	9b06      	ldr	r3, [sp, #24]
 8004b76:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004b78:	2b47      	cmp	r3, #71	@ 0x47
 8004b7a:	4680      	mov	r8, r0
 8004b7c:	d129      	bne.n	8004bd2 <_printf_float+0x172>
 8004b7e:	1cc8      	adds	r0, r1, #3
 8004b80:	db02      	blt.n	8004b88 <_printf_float+0x128>
 8004b82:	6863      	ldr	r3, [r4, #4]
 8004b84:	4299      	cmp	r1, r3
 8004b86:	dd41      	ble.n	8004c0c <_printf_float+0x1ac>
 8004b88:	f1aa 0a02 	sub.w	sl, sl, #2
 8004b8c:	fa5f fa8a 	uxtb.w	sl, sl
 8004b90:	3901      	subs	r1, #1
 8004b92:	4652      	mov	r2, sl
 8004b94:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004b98:	9109      	str	r1, [sp, #36]	@ 0x24
 8004b9a:	f7ff ff27 	bl	80049ec <__exponent>
 8004b9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004ba0:	1813      	adds	r3, r2, r0
 8004ba2:	2a01      	cmp	r2, #1
 8004ba4:	4681      	mov	r9, r0
 8004ba6:	6123      	str	r3, [r4, #16]
 8004ba8:	dc02      	bgt.n	8004bb0 <_printf_float+0x150>
 8004baa:	6822      	ldr	r2, [r4, #0]
 8004bac:	07d2      	lsls	r2, r2, #31
 8004bae:	d501      	bpl.n	8004bb4 <_printf_float+0x154>
 8004bb0:	3301      	adds	r3, #1
 8004bb2:	6123      	str	r3, [r4, #16]
 8004bb4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d0a2      	beq.n	8004b02 <_printf_float+0xa2>
 8004bbc:	232d      	movs	r3, #45	@ 0x2d
 8004bbe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bc2:	e79e      	b.n	8004b02 <_printf_float+0xa2>
 8004bc4:	9a06      	ldr	r2, [sp, #24]
 8004bc6:	2a47      	cmp	r2, #71	@ 0x47
 8004bc8:	d1c2      	bne.n	8004b50 <_printf_float+0xf0>
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d1c0      	bne.n	8004b50 <_printf_float+0xf0>
 8004bce:	2301      	movs	r3, #1
 8004bd0:	e7bd      	b.n	8004b4e <_printf_float+0xee>
 8004bd2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004bd6:	d9db      	bls.n	8004b90 <_printf_float+0x130>
 8004bd8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004bdc:	d118      	bne.n	8004c10 <_printf_float+0x1b0>
 8004bde:	2900      	cmp	r1, #0
 8004be0:	6863      	ldr	r3, [r4, #4]
 8004be2:	dd0b      	ble.n	8004bfc <_printf_float+0x19c>
 8004be4:	6121      	str	r1, [r4, #16]
 8004be6:	b913      	cbnz	r3, 8004bee <_printf_float+0x18e>
 8004be8:	6822      	ldr	r2, [r4, #0]
 8004bea:	07d0      	lsls	r0, r2, #31
 8004bec:	d502      	bpl.n	8004bf4 <_printf_float+0x194>
 8004bee:	3301      	adds	r3, #1
 8004bf0:	440b      	add	r3, r1
 8004bf2:	6123      	str	r3, [r4, #16]
 8004bf4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004bf6:	f04f 0900 	mov.w	r9, #0
 8004bfa:	e7db      	b.n	8004bb4 <_printf_float+0x154>
 8004bfc:	b913      	cbnz	r3, 8004c04 <_printf_float+0x1a4>
 8004bfe:	6822      	ldr	r2, [r4, #0]
 8004c00:	07d2      	lsls	r2, r2, #31
 8004c02:	d501      	bpl.n	8004c08 <_printf_float+0x1a8>
 8004c04:	3302      	adds	r3, #2
 8004c06:	e7f4      	b.n	8004bf2 <_printf_float+0x192>
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e7f2      	b.n	8004bf2 <_printf_float+0x192>
 8004c0c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c12:	4299      	cmp	r1, r3
 8004c14:	db05      	blt.n	8004c22 <_printf_float+0x1c2>
 8004c16:	6823      	ldr	r3, [r4, #0]
 8004c18:	6121      	str	r1, [r4, #16]
 8004c1a:	07d8      	lsls	r0, r3, #31
 8004c1c:	d5ea      	bpl.n	8004bf4 <_printf_float+0x194>
 8004c1e:	1c4b      	adds	r3, r1, #1
 8004c20:	e7e7      	b.n	8004bf2 <_printf_float+0x192>
 8004c22:	2900      	cmp	r1, #0
 8004c24:	bfd4      	ite	le
 8004c26:	f1c1 0202 	rsble	r2, r1, #2
 8004c2a:	2201      	movgt	r2, #1
 8004c2c:	4413      	add	r3, r2
 8004c2e:	e7e0      	b.n	8004bf2 <_printf_float+0x192>
 8004c30:	6823      	ldr	r3, [r4, #0]
 8004c32:	055a      	lsls	r2, r3, #21
 8004c34:	d407      	bmi.n	8004c46 <_printf_float+0x1e6>
 8004c36:	6923      	ldr	r3, [r4, #16]
 8004c38:	4642      	mov	r2, r8
 8004c3a:	4631      	mov	r1, r6
 8004c3c:	4628      	mov	r0, r5
 8004c3e:	47b8      	blx	r7
 8004c40:	3001      	adds	r0, #1
 8004c42:	d12b      	bne.n	8004c9c <_printf_float+0x23c>
 8004c44:	e767      	b.n	8004b16 <_printf_float+0xb6>
 8004c46:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c4a:	f240 80dd 	bls.w	8004e08 <_printf_float+0x3a8>
 8004c4e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c52:	2200      	movs	r2, #0
 8004c54:	2300      	movs	r3, #0
 8004c56:	f7fb ff37 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c5a:	2800      	cmp	r0, #0
 8004c5c:	d033      	beq.n	8004cc6 <_printf_float+0x266>
 8004c5e:	4a37      	ldr	r2, [pc, #220]	@ (8004d3c <_printf_float+0x2dc>)
 8004c60:	2301      	movs	r3, #1
 8004c62:	4631      	mov	r1, r6
 8004c64:	4628      	mov	r0, r5
 8004c66:	47b8      	blx	r7
 8004c68:	3001      	adds	r0, #1
 8004c6a:	f43f af54 	beq.w	8004b16 <_printf_float+0xb6>
 8004c6e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004c72:	4543      	cmp	r3, r8
 8004c74:	db02      	blt.n	8004c7c <_printf_float+0x21c>
 8004c76:	6823      	ldr	r3, [r4, #0]
 8004c78:	07d8      	lsls	r0, r3, #31
 8004c7a:	d50f      	bpl.n	8004c9c <_printf_float+0x23c>
 8004c7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004c80:	4631      	mov	r1, r6
 8004c82:	4628      	mov	r0, r5
 8004c84:	47b8      	blx	r7
 8004c86:	3001      	adds	r0, #1
 8004c88:	f43f af45 	beq.w	8004b16 <_printf_float+0xb6>
 8004c8c:	f04f 0900 	mov.w	r9, #0
 8004c90:	f108 38ff 	add.w	r8, r8, #4294967295
 8004c94:	f104 0a1a 	add.w	sl, r4, #26
 8004c98:	45c8      	cmp	r8, r9
 8004c9a:	dc09      	bgt.n	8004cb0 <_printf_float+0x250>
 8004c9c:	6823      	ldr	r3, [r4, #0]
 8004c9e:	079b      	lsls	r3, r3, #30
 8004ca0:	f100 8103 	bmi.w	8004eaa <_printf_float+0x44a>
 8004ca4:	68e0      	ldr	r0, [r4, #12]
 8004ca6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004ca8:	4298      	cmp	r0, r3
 8004caa:	bfb8      	it	lt
 8004cac:	4618      	movlt	r0, r3
 8004cae:	e734      	b.n	8004b1a <_printf_float+0xba>
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	4652      	mov	r2, sl
 8004cb4:	4631      	mov	r1, r6
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	47b8      	blx	r7
 8004cba:	3001      	adds	r0, #1
 8004cbc:	f43f af2b 	beq.w	8004b16 <_printf_float+0xb6>
 8004cc0:	f109 0901 	add.w	r9, r9, #1
 8004cc4:	e7e8      	b.n	8004c98 <_printf_float+0x238>
 8004cc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	dc39      	bgt.n	8004d40 <_printf_float+0x2e0>
 8004ccc:	4a1b      	ldr	r2, [pc, #108]	@ (8004d3c <_printf_float+0x2dc>)
 8004cce:	2301      	movs	r3, #1
 8004cd0:	4631      	mov	r1, r6
 8004cd2:	4628      	mov	r0, r5
 8004cd4:	47b8      	blx	r7
 8004cd6:	3001      	adds	r0, #1
 8004cd8:	f43f af1d 	beq.w	8004b16 <_printf_float+0xb6>
 8004cdc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004ce0:	ea59 0303 	orrs.w	r3, r9, r3
 8004ce4:	d102      	bne.n	8004cec <_printf_float+0x28c>
 8004ce6:	6823      	ldr	r3, [r4, #0]
 8004ce8:	07d9      	lsls	r1, r3, #31
 8004cea:	d5d7      	bpl.n	8004c9c <_printf_float+0x23c>
 8004cec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cf0:	4631      	mov	r1, r6
 8004cf2:	4628      	mov	r0, r5
 8004cf4:	47b8      	blx	r7
 8004cf6:	3001      	adds	r0, #1
 8004cf8:	f43f af0d 	beq.w	8004b16 <_printf_float+0xb6>
 8004cfc:	f04f 0a00 	mov.w	sl, #0
 8004d00:	f104 0b1a 	add.w	fp, r4, #26
 8004d04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d06:	425b      	negs	r3, r3
 8004d08:	4553      	cmp	r3, sl
 8004d0a:	dc01      	bgt.n	8004d10 <_printf_float+0x2b0>
 8004d0c:	464b      	mov	r3, r9
 8004d0e:	e793      	b.n	8004c38 <_printf_float+0x1d8>
 8004d10:	2301      	movs	r3, #1
 8004d12:	465a      	mov	r2, fp
 8004d14:	4631      	mov	r1, r6
 8004d16:	4628      	mov	r0, r5
 8004d18:	47b8      	blx	r7
 8004d1a:	3001      	adds	r0, #1
 8004d1c:	f43f aefb 	beq.w	8004b16 <_printf_float+0xb6>
 8004d20:	f10a 0a01 	add.w	sl, sl, #1
 8004d24:	e7ee      	b.n	8004d04 <_printf_float+0x2a4>
 8004d26:	bf00      	nop
 8004d28:	7fefffff 	.word	0x7fefffff
 8004d2c:	08007640 	.word	0x08007640
 8004d30:	08007644 	.word	0x08007644
 8004d34:	08007648 	.word	0x08007648
 8004d38:	0800764c 	.word	0x0800764c
 8004d3c:	08007650 	.word	0x08007650
 8004d40:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d42:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d46:	4553      	cmp	r3, sl
 8004d48:	bfa8      	it	ge
 8004d4a:	4653      	movge	r3, sl
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	4699      	mov	r9, r3
 8004d50:	dc36      	bgt.n	8004dc0 <_printf_float+0x360>
 8004d52:	f04f 0b00 	mov.w	fp, #0
 8004d56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d5a:	f104 021a 	add.w	r2, r4, #26
 8004d5e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d60:	9306      	str	r3, [sp, #24]
 8004d62:	eba3 0309 	sub.w	r3, r3, r9
 8004d66:	455b      	cmp	r3, fp
 8004d68:	dc31      	bgt.n	8004dce <_printf_float+0x36e>
 8004d6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d6c:	459a      	cmp	sl, r3
 8004d6e:	dc3a      	bgt.n	8004de6 <_printf_float+0x386>
 8004d70:	6823      	ldr	r3, [r4, #0]
 8004d72:	07da      	lsls	r2, r3, #31
 8004d74:	d437      	bmi.n	8004de6 <_printf_float+0x386>
 8004d76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d78:	ebaa 0903 	sub.w	r9, sl, r3
 8004d7c:	9b06      	ldr	r3, [sp, #24]
 8004d7e:	ebaa 0303 	sub.w	r3, sl, r3
 8004d82:	4599      	cmp	r9, r3
 8004d84:	bfa8      	it	ge
 8004d86:	4699      	movge	r9, r3
 8004d88:	f1b9 0f00 	cmp.w	r9, #0
 8004d8c:	dc33      	bgt.n	8004df6 <_printf_float+0x396>
 8004d8e:	f04f 0800 	mov.w	r8, #0
 8004d92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d96:	f104 0b1a 	add.w	fp, r4, #26
 8004d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d9c:	ebaa 0303 	sub.w	r3, sl, r3
 8004da0:	eba3 0309 	sub.w	r3, r3, r9
 8004da4:	4543      	cmp	r3, r8
 8004da6:	f77f af79 	ble.w	8004c9c <_printf_float+0x23c>
 8004daa:	2301      	movs	r3, #1
 8004dac:	465a      	mov	r2, fp
 8004dae:	4631      	mov	r1, r6
 8004db0:	4628      	mov	r0, r5
 8004db2:	47b8      	blx	r7
 8004db4:	3001      	adds	r0, #1
 8004db6:	f43f aeae 	beq.w	8004b16 <_printf_float+0xb6>
 8004dba:	f108 0801 	add.w	r8, r8, #1
 8004dbe:	e7ec      	b.n	8004d9a <_printf_float+0x33a>
 8004dc0:	4642      	mov	r2, r8
 8004dc2:	4631      	mov	r1, r6
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	47b8      	blx	r7
 8004dc8:	3001      	adds	r0, #1
 8004dca:	d1c2      	bne.n	8004d52 <_printf_float+0x2f2>
 8004dcc:	e6a3      	b.n	8004b16 <_printf_float+0xb6>
 8004dce:	2301      	movs	r3, #1
 8004dd0:	4631      	mov	r1, r6
 8004dd2:	4628      	mov	r0, r5
 8004dd4:	9206      	str	r2, [sp, #24]
 8004dd6:	47b8      	blx	r7
 8004dd8:	3001      	adds	r0, #1
 8004dda:	f43f ae9c 	beq.w	8004b16 <_printf_float+0xb6>
 8004dde:	9a06      	ldr	r2, [sp, #24]
 8004de0:	f10b 0b01 	add.w	fp, fp, #1
 8004de4:	e7bb      	b.n	8004d5e <_printf_float+0x2fe>
 8004de6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004dea:	4631      	mov	r1, r6
 8004dec:	4628      	mov	r0, r5
 8004dee:	47b8      	blx	r7
 8004df0:	3001      	adds	r0, #1
 8004df2:	d1c0      	bne.n	8004d76 <_printf_float+0x316>
 8004df4:	e68f      	b.n	8004b16 <_printf_float+0xb6>
 8004df6:	9a06      	ldr	r2, [sp, #24]
 8004df8:	464b      	mov	r3, r9
 8004dfa:	4442      	add	r2, r8
 8004dfc:	4631      	mov	r1, r6
 8004dfe:	4628      	mov	r0, r5
 8004e00:	47b8      	blx	r7
 8004e02:	3001      	adds	r0, #1
 8004e04:	d1c3      	bne.n	8004d8e <_printf_float+0x32e>
 8004e06:	e686      	b.n	8004b16 <_printf_float+0xb6>
 8004e08:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e0c:	f1ba 0f01 	cmp.w	sl, #1
 8004e10:	dc01      	bgt.n	8004e16 <_printf_float+0x3b6>
 8004e12:	07db      	lsls	r3, r3, #31
 8004e14:	d536      	bpl.n	8004e84 <_printf_float+0x424>
 8004e16:	2301      	movs	r3, #1
 8004e18:	4642      	mov	r2, r8
 8004e1a:	4631      	mov	r1, r6
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	47b8      	blx	r7
 8004e20:	3001      	adds	r0, #1
 8004e22:	f43f ae78 	beq.w	8004b16 <_printf_float+0xb6>
 8004e26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e2a:	4631      	mov	r1, r6
 8004e2c:	4628      	mov	r0, r5
 8004e2e:	47b8      	blx	r7
 8004e30:	3001      	adds	r0, #1
 8004e32:	f43f ae70 	beq.w	8004b16 <_printf_float+0xb6>
 8004e36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e42:	f7fb fe41 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e46:	b9c0      	cbnz	r0, 8004e7a <_printf_float+0x41a>
 8004e48:	4653      	mov	r3, sl
 8004e4a:	f108 0201 	add.w	r2, r8, #1
 8004e4e:	4631      	mov	r1, r6
 8004e50:	4628      	mov	r0, r5
 8004e52:	47b8      	blx	r7
 8004e54:	3001      	adds	r0, #1
 8004e56:	d10c      	bne.n	8004e72 <_printf_float+0x412>
 8004e58:	e65d      	b.n	8004b16 <_printf_float+0xb6>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	465a      	mov	r2, fp
 8004e5e:	4631      	mov	r1, r6
 8004e60:	4628      	mov	r0, r5
 8004e62:	47b8      	blx	r7
 8004e64:	3001      	adds	r0, #1
 8004e66:	f43f ae56 	beq.w	8004b16 <_printf_float+0xb6>
 8004e6a:	f108 0801 	add.w	r8, r8, #1
 8004e6e:	45d0      	cmp	r8, sl
 8004e70:	dbf3      	blt.n	8004e5a <_printf_float+0x3fa>
 8004e72:	464b      	mov	r3, r9
 8004e74:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004e78:	e6df      	b.n	8004c3a <_printf_float+0x1da>
 8004e7a:	f04f 0800 	mov.w	r8, #0
 8004e7e:	f104 0b1a 	add.w	fp, r4, #26
 8004e82:	e7f4      	b.n	8004e6e <_printf_float+0x40e>
 8004e84:	2301      	movs	r3, #1
 8004e86:	4642      	mov	r2, r8
 8004e88:	e7e1      	b.n	8004e4e <_printf_float+0x3ee>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	464a      	mov	r2, r9
 8004e8e:	4631      	mov	r1, r6
 8004e90:	4628      	mov	r0, r5
 8004e92:	47b8      	blx	r7
 8004e94:	3001      	adds	r0, #1
 8004e96:	f43f ae3e 	beq.w	8004b16 <_printf_float+0xb6>
 8004e9a:	f108 0801 	add.w	r8, r8, #1
 8004e9e:	68e3      	ldr	r3, [r4, #12]
 8004ea0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004ea2:	1a5b      	subs	r3, r3, r1
 8004ea4:	4543      	cmp	r3, r8
 8004ea6:	dcf0      	bgt.n	8004e8a <_printf_float+0x42a>
 8004ea8:	e6fc      	b.n	8004ca4 <_printf_float+0x244>
 8004eaa:	f04f 0800 	mov.w	r8, #0
 8004eae:	f104 0919 	add.w	r9, r4, #25
 8004eb2:	e7f4      	b.n	8004e9e <_printf_float+0x43e>

08004eb4 <_printf_common>:
 8004eb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004eb8:	4616      	mov	r6, r2
 8004eba:	4698      	mov	r8, r3
 8004ebc:	688a      	ldr	r2, [r1, #8]
 8004ebe:	690b      	ldr	r3, [r1, #16]
 8004ec0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	bfb8      	it	lt
 8004ec8:	4613      	movlt	r3, r2
 8004eca:	6033      	str	r3, [r6, #0]
 8004ecc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ed0:	4607      	mov	r7, r0
 8004ed2:	460c      	mov	r4, r1
 8004ed4:	b10a      	cbz	r2, 8004eda <_printf_common+0x26>
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	6033      	str	r3, [r6, #0]
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	0699      	lsls	r1, r3, #26
 8004ede:	bf42      	ittt	mi
 8004ee0:	6833      	ldrmi	r3, [r6, #0]
 8004ee2:	3302      	addmi	r3, #2
 8004ee4:	6033      	strmi	r3, [r6, #0]
 8004ee6:	6825      	ldr	r5, [r4, #0]
 8004ee8:	f015 0506 	ands.w	r5, r5, #6
 8004eec:	d106      	bne.n	8004efc <_printf_common+0x48>
 8004eee:	f104 0a19 	add.w	sl, r4, #25
 8004ef2:	68e3      	ldr	r3, [r4, #12]
 8004ef4:	6832      	ldr	r2, [r6, #0]
 8004ef6:	1a9b      	subs	r3, r3, r2
 8004ef8:	42ab      	cmp	r3, r5
 8004efa:	dc26      	bgt.n	8004f4a <_printf_common+0x96>
 8004efc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f00:	6822      	ldr	r2, [r4, #0]
 8004f02:	3b00      	subs	r3, #0
 8004f04:	bf18      	it	ne
 8004f06:	2301      	movne	r3, #1
 8004f08:	0692      	lsls	r2, r2, #26
 8004f0a:	d42b      	bmi.n	8004f64 <_printf_common+0xb0>
 8004f0c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f10:	4641      	mov	r1, r8
 8004f12:	4638      	mov	r0, r7
 8004f14:	47c8      	blx	r9
 8004f16:	3001      	adds	r0, #1
 8004f18:	d01e      	beq.n	8004f58 <_printf_common+0xa4>
 8004f1a:	6823      	ldr	r3, [r4, #0]
 8004f1c:	6922      	ldr	r2, [r4, #16]
 8004f1e:	f003 0306 	and.w	r3, r3, #6
 8004f22:	2b04      	cmp	r3, #4
 8004f24:	bf02      	ittt	eq
 8004f26:	68e5      	ldreq	r5, [r4, #12]
 8004f28:	6833      	ldreq	r3, [r6, #0]
 8004f2a:	1aed      	subeq	r5, r5, r3
 8004f2c:	68a3      	ldr	r3, [r4, #8]
 8004f2e:	bf0c      	ite	eq
 8004f30:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f34:	2500      	movne	r5, #0
 8004f36:	4293      	cmp	r3, r2
 8004f38:	bfc4      	itt	gt
 8004f3a:	1a9b      	subgt	r3, r3, r2
 8004f3c:	18ed      	addgt	r5, r5, r3
 8004f3e:	2600      	movs	r6, #0
 8004f40:	341a      	adds	r4, #26
 8004f42:	42b5      	cmp	r5, r6
 8004f44:	d11a      	bne.n	8004f7c <_printf_common+0xc8>
 8004f46:	2000      	movs	r0, #0
 8004f48:	e008      	b.n	8004f5c <_printf_common+0xa8>
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	4652      	mov	r2, sl
 8004f4e:	4641      	mov	r1, r8
 8004f50:	4638      	mov	r0, r7
 8004f52:	47c8      	blx	r9
 8004f54:	3001      	adds	r0, #1
 8004f56:	d103      	bne.n	8004f60 <_printf_common+0xac>
 8004f58:	f04f 30ff 	mov.w	r0, #4294967295
 8004f5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f60:	3501      	adds	r5, #1
 8004f62:	e7c6      	b.n	8004ef2 <_printf_common+0x3e>
 8004f64:	18e1      	adds	r1, r4, r3
 8004f66:	1c5a      	adds	r2, r3, #1
 8004f68:	2030      	movs	r0, #48	@ 0x30
 8004f6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f6e:	4422      	add	r2, r4
 8004f70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f74:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f78:	3302      	adds	r3, #2
 8004f7a:	e7c7      	b.n	8004f0c <_printf_common+0x58>
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	4622      	mov	r2, r4
 8004f80:	4641      	mov	r1, r8
 8004f82:	4638      	mov	r0, r7
 8004f84:	47c8      	blx	r9
 8004f86:	3001      	adds	r0, #1
 8004f88:	d0e6      	beq.n	8004f58 <_printf_common+0xa4>
 8004f8a:	3601      	adds	r6, #1
 8004f8c:	e7d9      	b.n	8004f42 <_printf_common+0x8e>
	...

08004f90 <_printf_i>:
 8004f90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f94:	7e0f      	ldrb	r7, [r1, #24]
 8004f96:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f98:	2f78      	cmp	r7, #120	@ 0x78
 8004f9a:	4691      	mov	r9, r2
 8004f9c:	4680      	mov	r8, r0
 8004f9e:	460c      	mov	r4, r1
 8004fa0:	469a      	mov	sl, r3
 8004fa2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fa6:	d807      	bhi.n	8004fb8 <_printf_i+0x28>
 8004fa8:	2f62      	cmp	r7, #98	@ 0x62
 8004faa:	d80a      	bhi.n	8004fc2 <_printf_i+0x32>
 8004fac:	2f00      	cmp	r7, #0
 8004fae:	f000 80d2 	beq.w	8005156 <_printf_i+0x1c6>
 8004fb2:	2f58      	cmp	r7, #88	@ 0x58
 8004fb4:	f000 80b9 	beq.w	800512a <_printf_i+0x19a>
 8004fb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004fc0:	e03a      	b.n	8005038 <_printf_i+0xa8>
 8004fc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004fc6:	2b15      	cmp	r3, #21
 8004fc8:	d8f6      	bhi.n	8004fb8 <_printf_i+0x28>
 8004fca:	a101      	add	r1, pc, #4	@ (adr r1, 8004fd0 <_printf_i+0x40>)
 8004fcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fd0:	08005029 	.word	0x08005029
 8004fd4:	0800503d 	.word	0x0800503d
 8004fd8:	08004fb9 	.word	0x08004fb9
 8004fdc:	08004fb9 	.word	0x08004fb9
 8004fe0:	08004fb9 	.word	0x08004fb9
 8004fe4:	08004fb9 	.word	0x08004fb9
 8004fe8:	0800503d 	.word	0x0800503d
 8004fec:	08004fb9 	.word	0x08004fb9
 8004ff0:	08004fb9 	.word	0x08004fb9
 8004ff4:	08004fb9 	.word	0x08004fb9
 8004ff8:	08004fb9 	.word	0x08004fb9
 8004ffc:	0800513d 	.word	0x0800513d
 8005000:	08005067 	.word	0x08005067
 8005004:	080050f7 	.word	0x080050f7
 8005008:	08004fb9 	.word	0x08004fb9
 800500c:	08004fb9 	.word	0x08004fb9
 8005010:	0800515f 	.word	0x0800515f
 8005014:	08004fb9 	.word	0x08004fb9
 8005018:	08005067 	.word	0x08005067
 800501c:	08004fb9 	.word	0x08004fb9
 8005020:	08004fb9 	.word	0x08004fb9
 8005024:	080050ff 	.word	0x080050ff
 8005028:	6833      	ldr	r3, [r6, #0]
 800502a:	1d1a      	adds	r2, r3, #4
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	6032      	str	r2, [r6, #0]
 8005030:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005034:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005038:	2301      	movs	r3, #1
 800503a:	e09d      	b.n	8005178 <_printf_i+0x1e8>
 800503c:	6833      	ldr	r3, [r6, #0]
 800503e:	6820      	ldr	r0, [r4, #0]
 8005040:	1d19      	adds	r1, r3, #4
 8005042:	6031      	str	r1, [r6, #0]
 8005044:	0606      	lsls	r6, r0, #24
 8005046:	d501      	bpl.n	800504c <_printf_i+0xbc>
 8005048:	681d      	ldr	r5, [r3, #0]
 800504a:	e003      	b.n	8005054 <_printf_i+0xc4>
 800504c:	0645      	lsls	r5, r0, #25
 800504e:	d5fb      	bpl.n	8005048 <_printf_i+0xb8>
 8005050:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005054:	2d00      	cmp	r5, #0
 8005056:	da03      	bge.n	8005060 <_printf_i+0xd0>
 8005058:	232d      	movs	r3, #45	@ 0x2d
 800505a:	426d      	negs	r5, r5
 800505c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005060:	4859      	ldr	r0, [pc, #356]	@ (80051c8 <_printf_i+0x238>)
 8005062:	230a      	movs	r3, #10
 8005064:	e011      	b.n	800508a <_printf_i+0xfa>
 8005066:	6821      	ldr	r1, [r4, #0]
 8005068:	6833      	ldr	r3, [r6, #0]
 800506a:	0608      	lsls	r0, r1, #24
 800506c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005070:	d402      	bmi.n	8005078 <_printf_i+0xe8>
 8005072:	0649      	lsls	r1, r1, #25
 8005074:	bf48      	it	mi
 8005076:	b2ad      	uxthmi	r5, r5
 8005078:	2f6f      	cmp	r7, #111	@ 0x6f
 800507a:	4853      	ldr	r0, [pc, #332]	@ (80051c8 <_printf_i+0x238>)
 800507c:	6033      	str	r3, [r6, #0]
 800507e:	bf14      	ite	ne
 8005080:	230a      	movne	r3, #10
 8005082:	2308      	moveq	r3, #8
 8005084:	2100      	movs	r1, #0
 8005086:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800508a:	6866      	ldr	r6, [r4, #4]
 800508c:	60a6      	str	r6, [r4, #8]
 800508e:	2e00      	cmp	r6, #0
 8005090:	bfa2      	ittt	ge
 8005092:	6821      	ldrge	r1, [r4, #0]
 8005094:	f021 0104 	bicge.w	r1, r1, #4
 8005098:	6021      	strge	r1, [r4, #0]
 800509a:	b90d      	cbnz	r5, 80050a0 <_printf_i+0x110>
 800509c:	2e00      	cmp	r6, #0
 800509e:	d04b      	beq.n	8005138 <_printf_i+0x1a8>
 80050a0:	4616      	mov	r6, r2
 80050a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80050a6:	fb03 5711 	mls	r7, r3, r1, r5
 80050aa:	5dc7      	ldrb	r7, [r0, r7]
 80050ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050b0:	462f      	mov	r7, r5
 80050b2:	42bb      	cmp	r3, r7
 80050b4:	460d      	mov	r5, r1
 80050b6:	d9f4      	bls.n	80050a2 <_printf_i+0x112>
 80050b8:	2b08      	cmp	r3, #8
 80050ba:	d10b      	bne.n	80050d4 <_printf_i+0x144>
 80050bc:	6823      	ldr	r3, [r4, #0]
 80050be:	07df      	lsls	r7, r3, #31
 80050c0:	d508      	bpl.n	80050d4 <_printf_i+0x144>
 80050c2:	6923      	ldr	r3, [r4, #16]
 80050c4:	6861      	ldr	r1, [r4, #4]
 80050c6:	4299      	cmp	r1, r3
 80050c8:	bfde      	ittt	le
 80050ca:	2330      	movle	r3, #48	@ 0x30
 80050cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050d4:	1b92      	subs	r2, r2, r6
 80050d6:	6122      	str	r2, [r4, #16]
 80050d8:	f8cd a000 	str.w	sl, [sp]
 80050dc:	464b      	mov	r3, r9
 80050de:	aa03      	add	r2, sp, #12
 80050e0:	4621      	mov	r1, r4
 80050e2:	4640      	mov	r0, r8
 80050e4:	f7ff fee6 	bl	8004eb4 <_printf_common>
 80050e8:	3001      	adds	r0, #1
 80050ea:	d14a      	bne.n	8005182 <_printf_i+0x1f2>
 80050ec:	f04f 30ff 	mov.w	r0, #4294967295
 80050f0:	b004      	add	sp, #16
 80050f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050f6:	6823      	ldr	r3, [r4, #0]
 80050f8:	f043 0320 	orr.w	r3, r3, #32
 80050fc:	6023      	str	r3, [r4, #0]
 80050fe:	4833      	ldr	r0, [pc, #204]	@ (80051cc <_printf_i+0x23c>)
 8005100:	2778      	movs	r7, #120	@ 0x78
 8005102:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005106:	6823      	ldr	r3, [r4, #0]
 8005108:	6831      	ldr	r1, [r6, #0]
 800510a:	061f      	lsls	r7, r3, #24
 800510c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005110:	d402      	bmi.n	8005118 <_printf_i+0x188>
 8005112:	065f      	lsls	r7, r3, #25
 8005114:	bf48      	it	mi
 8005116:	b2ad      	uxthmi	r5, r5
 8005118:	6031      	str	r1, [r6, #0]
 800511a:	07d9      	lsls	r1, r3, #31
 800511c:	bf44      	itt	mi
 800511e:	f043 0320 	orrmi.w	r3, r3, #32
 8005122:	6023      	strmi	r3, [r4, #0]
 8005124:	b11d      	cbz	r5, 800512e <_printf_i+0x19e>
 8005126:	2310      	movs	r3, #16
 8005128:	e7ac      	b.n	8005084 <_printf_i+0xf4>
 800512a:	4827      	ldr	r0, [pc, #156]	@ (80051c8 <_printf_i+0x238>)
 800512c:	e7e9      	b.n	8005102 <_printf_i+0x172>
 800512e:	6823      	ldr	r3, [r4, #0]
 8005130:	f023 0320 	bic.w	r3, r3, #32
 8005134:	6023      	str	r3, [r4, #0]
 8005136:	e7f6      	b.n	8005126 <_printf_i+0x196>
 8005138:	4616      	mov	r6, r2
 800513a:	e7bd      	b.n	80050b8 <_printf_i+0x128>
 800513c:	6833      	ldr	r3, [r6, #0]
 800513e:	6825      	ldr	r5, [r4, #0]
 8005140:	6961      	ldr	r1, [r4, #20]
 8005142:	1d18      	adds	r0, r3, #4
 8005144:	6030      	str	r0, [r6, #0]
 8005146:	062e      	lsls	r6, r5, #24
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	d501      	bpl.n	8005150 <_printf_i+0x1c0>
 800514c:	6019      	str	r1, [r3, #0]
 800514e:	e002      	b.n	8005156 <_printf_i+0x1c6>
 8005150:	0668      	lsls	r0, r5, #25
 8005152:	d5fb      	bpl.n	800514c <_printf_i+0x1bc>
 8005154:	8019      	strh	r1, [r3, #0]
 8005156:	2300      	movs	r3, #0
 8005158:	6123      	str	r3, [r4, #16]
 800515a:	4616      	mov	r6, r2
 800515c:	e7bc      	b.n	80050d8 <_printf_i+0x148>
 800515e:	6833      	ldr	r3, [r6, #0]
 8005160:	1d1a      	adds	r2, r3, #4
 8005162:	6032      	str	r2, [r6, #0]
 8005164:	681e      	ldr	r6, [r3, #0]
 8005166:	6862      	ldr	r2, [r4, #4]
 8005168:	2100      	movs	r1, #0
 800516a:	4630      	mov	r0, r6
 800516c:	f7fb f830 	bl	80001d0 <memchr>
 8005170:	b108      	cbz	r0, 8005176 <_printf_i+0x1e6>
 8005172:	1b80      	subs	r0, r0, r6
 8005174:	6060      	str	r0, [r4, #4]
 8005176:	6863      	ldr	r3, [r4, #4]
 8005178:	6123      	str	r3, [r4, #16]
 800517a:	2300      	movs	r3, #0
 800517c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005180:	e7aa      	b.n	80050d8 <_printf_i+0x148>
 8005182:	6923      	ldr	r3, [r4, #16]
 8005184:	4632      	mov	r2, r6
 8005186:	4649      	mov	r1, r9
 8005188:	4640      	mov	r0, r8
 800518a:	47d0      	blx	sl
 800518c:	3001      	adds	r0, #1
 800518e:	d0ad      	beq.n	80050ec <_printf_i+0x15c>
 8005190:	6823      	ldr	r3, [r4, #0]
 8005192:	079b      	lsls	r3, r3, #30
 8005194:	d413      	bmi.n	80051be <_printf_i+0x22e>
 8005196:	68e0      	ldr	r0, [r4, #12]
 8005198:	9b03      	ldr	r3, [sp, #12]
 800519a:	4298      	cmp	r0, r3
 800519c:	bfb8      	it	lt
 800519e:	4618      	movlt	r0, r3
 80051a0:	e7a6      	b.n	80050f0 <_printf_i+0x160>
 80051a2:	2301      	movs	r3, #1
 80051a4:	4632      	mov	r2, r6
 80051a6:	4649      	mov	r1, r9
 80051a8:	4640      	mov	r0, r8
 80051aa:	47d0      	blx	sl
 80051ac:	3001      	adds	r0, #1
 80051ae:	d09d      	beq.n	80050ec <_printf_i+0x15c>
 80051b0:	3501      	adds	r5, #1
 80051b2:	68e3      	ldr	r3, [r4, #12]
 80051b4:	9903      	ldr	r1, [sp, #12]
 80051b6:	1a5b      	subs	r3, r3, r1
 80051b8:	42ab      	cmp	r3, r5
 80051ba:	dcf2      	bgt.n	80051a2 <_printf_i+0x212>
 80051bc:	e7eb      	b.n	8005196 <_printf_i+0x206>
 80051be:	2500      	movs	r5, #0
 80051c0:	f104 0619 	add.w	r6, r4, #25
 80051c4:	e7f5      	b.n	80051b2 <_printf_i+0x222>
 80051c6:	bf00      	nop
 80051c8:	08007652 	.word	0x08007652
 80051cc:	08007663 	.word	0x08007663

080051d0 <std>:
 80051d0:	2300      	movs	r3, #0
 80051d2:	b510      	push	{r4, lr}
 80051d4:	4604      	mov	r4, r0
 80051d6:	e9c0 3300 	strd	r3, r3, [r0]
 80051da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80051de:	6083      	str	r3, [r0, #8]
 80051e0:	8181      	strh	r1, [r0, #12]
 80051e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80051e4:	81c2      	strh	r2, [r0, #14]
 80051e6:	6183      	str	r3, [r0, #24]
 80051e8:	4619      	mov	r1, r3
 80051ea:	2208      	movs	r2, #8
 80051ec:	305c      	adds	r0, #92	@ 0x5c
 80051ee:	f000 f928 	bl	8005442 <memset>
 80051f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005228 <std+0x58>)
 80051f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80051f6:	4b0d      	ldr	r3, [pc, #52]	@ (800522c <std+0x5c>)
 80051f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80051fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005230 <std+0x60>)
 80051fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80051fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005234 <std+0x64>)
 8005200:	6323      	str	r3, [r4, #48]	@ 0x30
 8005202:	4b0d      	ldr	r3, [pc, #52]	@ (8005238 <std+0x68>)
 8005204:	6224      	str	r4, [r4, #32]
 8005206:	429c      	cmp	r4, r3
 8005208:	d006      	beq.n	8005218 <std+0x48>
 800520a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800520e:	4294      	cmp	r4, r2
 8005210:	d002      	beq.n	8005218 <std+0x48>
 8005212:	33d0      	adds	r3, #208	@ 0xd0
 8005214:	429c      	cmp	r4, r3
 8005216:	d105      	bne.n	8005224 <std+0x54>
 8005218:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800521c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005220:	f000 b98c 	b.w	800553c <__retarget_lock_init_recursive>
 8005224:	bd10      	pop	{r4, pc}
 8005226:	bf00      	nop
 8005228:	080053bd 	.word	0x080053bd
 800522c:	080053df 	.word	0x080053df
 8005230:	08005417 	.word	0x08005417
 8005234:	0800543b 	.word	0x0800543b
 8005238:	200002e8 	.word	0x200002e8

0800523c <stdio_exit_handler>:
 800523c:	4a02      	ldr	r2, [pc, #8]	@ (8005248 <stdio_exit_handler+0xc>)
 800523e:	4903      	ldr	r1, [pc, #12]	@ (800524c <stdio_exit_handler+0x10>)
 8005240:	4803      	ldr	r0, [pc, #12]	@ (8005250 <stdio_exit_handler+0x14>)
 8005242:	f000 b869 	b.w	8005318 <_fwalk_sglue>
 8005246:	bf00      	nop
 8005248:	2000000c 	.word	0x2000000c
 800524c:	08006e9d 	.word	0x08006e9d
 8005250:	2000001c 	.word	0x2000001c

08005254 <cleanup_stdio>:
 8005254:	6841      	ldr	r1, [r0, #4]
 8005256:	4b0c      	ldr	r3, [pc, #48]	@ (8005288 <cleanup_stdio+0x34>)
 8005258:	4299      	cmp	r1, r3
 800525a:	b510      	push	{r4, lr}
 800525c:	4604      	mov	r4, r0
 800525e:	d001      	beq.n	8005264 <cleanup_stdio+0x10>
 8005260:	f001 fe1c 	bl	8006e9c <_fflush_r>
 8005264:	68a1      	ldr	r1, [r4, #8]
 8005266:	4b09      	ldr	r3, [pc, #36]	@ (800528c <cleanup_stdio+0x38>)
 8005268:	4299      	cmp	r1, r3
 800526a:	d002      	beq.n	8005272 <cleanup_stdio+0x1e>
 800526c:	4620      	mov	r0, r4
 800526e:	f001 fe15 	bl	8006e9c <_fflush_r>
 8005272:	68e1      	ldr	r1, [r4, #12]
 8005274:	4b06      	ldr	r3, [pc, #24]	@ (8005290 <cleanup_stdio+0x3c>)
 8005276:	4299      	cmp	r1, r3
 8005278:	d004      	beq.n	8005284 <cleanup_stdio+0x30>
 800527a:	4620      	mov	r0, r4
 800527c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005280:	f001 be0c 	b.w	8006e9c <_fflush_r>
 8005284:	bd10      	pop	{r4, pc}
 8005286:	bf00      	nop
 8005288:	200002e8 	.word	0x200002e8
 800528c:	20000350 	.word	0x20000350
 8005290:	200003b8 	.word	0x200003b8

08005294 <global_stdio_init.part.0>:
 8005294:	b510      	push	{r4, lr}
 8005296:	4b0b      	ldr	r3, [pc, #44]	@ (80052c4 <global_stdio_init.part.0+0x30>)
 8005298:	4c0b      	ldr	r4, [pc, #44]	@ (80052c8 <global_stdio_init.part.0+0x34>)
 800529a:	4a0c      	ldr	r2, [pc, #48]	@ (80052cc <global_stdio_init.part.0+0x38>)
 800529c:	601a      	str	r2, [r3, #0]
 800529e:	4620      	mov	r0, r4
 80052a0:	2200      	movs	r2, #0
 80052a2:	2104      	movs	r1, #4
 80052a4:	f7ff ff94 	bl	80051d0 <std>
 80052a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80052ac:	2201      	movs	r2, #1
 80052ae:	2109      	movs	r1, #9
 80052b0:	f7ff ff8e 	bl	80051d0 <std>
 80052b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80052b8:	2202      	movs	r2, #2
 80052ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052be:	2112      	movs	r1, #18
 80052c0:	f7ff bf86 	b.w	80051d0 <std>
 80052c4:	20000420 	.word	0x20000420
 80052c8:	200002e8 	.word	0x200002e8
 80052cc:	0800523d 	.word	0x0800523d

080052d0 <__sfp_lock_acquire>:
 80052d0:	4801      	ldr	r0, [pc, #4]	@ (80052d8 <__sfp_lock_acquire+0x8>)
 80052d2:	f000 b934 	b.w	800553e <__retarget_lock_acquire_recursive>
 80052d6:	bf00      	nop
 80052d8:	20000429 	.word	0x20000429

080052dc <__sfp_lock_release>:
 80052dc:	4801      	ldr	r0, [pc, #4]	@ (80052e4 <__sfp_lock_release+0x8>)
 80052de:	f000 b92f 	b.w	8005540 <__retarget_lock_release_recursive>
 80052e2:	bf00      	nop
 80052e4:	20000429 	.word	0x20000429

080052e8 <__sinit>:
 80052e8:	b510      	push	{r4, lr}
 80052ea:	4604      	mov	r4, r0
 80052ec:	f7ff fff0 	bl	80052d0 <__sfp_lock_acquire>
 80052f0:	6a23      	ldr	r3, [r4, #32]
 80052f2:	b11b      	cbz	r3, 80052fc <__sinit+0x14>
 80052f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052f8:	f7ff bff0 	b.w	80052dc <__sfp_lock_release>
 80052fc:	4b04      	ldr	r3, [pc, #16]	@ (8005310 <__sinit+0x28>)
 80052fe:	6223      	str	r3, [r4, #32]
 8005300:	4b04      	ldr	r3, [pc, #16]	@ (8005314 <__sinit+0x2c>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1f5      	bne.n	80052f4 <__sinit+0xc>
 8005308:	f7ff ffc4 	bl	8005294 <global_stdio_init.part.0>
 800530c:	e7f2      	b.n	80052f4 <__sinit+0xc>
 800530e:	bf00      	nop
 8005310:	08005255 	.word	0x08005255
 8005314:	20000420 	.word	0x20000420

08005318 <_fwalk_sglue>:
 8005318:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800531c:	4607      	mov	r7, r0
 800531e:	4688      	mov	r8, r1
 8005320:	4614      	mov	r4, r2
 8005322:	2600      	movs	r6, #0
 8005324:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005328:	f1b9 0901 	subs.w	r9, r9, #1
 800532c:	d505      	bpl.n	800533a <_fwalk_sglue+0x22>
 800532e:	6824      	ldr	r4, [r4, #0]
 8005330:	2c00      	cmp	r4, #0
 8005332:	d1f7      	bne.n	8005324 <_fwalk_sglue+0xc>
 8005334:	4630      	mov	r0, r6
 8005336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800533a:	89ab      	ldrh	r3, [r5, #12]
 800533c:	2b01      	cmp	r3, #1
 800533e:	d907      	bls.n	8005350 <_fwalk_sglue+0x38>
 8005340:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005344:	3301      	adds	r3, #1
 8005346:	d003      	beq.n	8005350 <_fwalk_sglue+0x38>
 8005348:	4629      	mov	r1, r5
 800534a:	4638      	mov	r0, r7
 800534c:	47c0      	blx	r8
 800534e:	4306      	orrs	r6, r0
 8005350:	3568      	adds	r5, #104	@ 0x68
 8005352:	e7e9      	b.n	8005328 <_fwalk_sglue+0x10>

08005354 <sniprintf>:
 8005354:	b40c      	push	{r2, r3}
 8005356:	b530      	push	{r4, r5, lr}
 8005358:	4b17      	ldr	r3, [pc, #92]	@ (80053b8 <sniprintf+0x64>)
 800535a:	1e0c      	subs	r4, r1, #0
 800535c:	681d      	ldr	r5, [r3, #0]
 800535e:	b09d      	sub	sp, #116	@ 0x74
 8005360:	da08      	bge.n	8005374 <sniprintf+0x20>
 8005362:	238b      	movs	r3, #139	@ 0x8b
 8005364:	602b      	str	r3, [r5, #0]
 8005366:	f04f 30ff 	mov.w	r0, #4294967295
 800536a:	b01d      	add	sp, #116	@ 0x74
 800536c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005370:	b002      	add	sp, #8
 8005372:	4770      	bx	lr
 8005374:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005378:	f8ad 3014 	strh.w	r3, [sp, #20]
 800537c:	bf14      	ite	ne
 800537e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005382:	4623      	moveq	r3, r4
 8005384:	9304      	str	r3, [sp, #16]
 8005386:	9307      	str	r3, [sp, #28]
 8005388:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800538c:	9002      	str	r0, [sp, #8]
 800538e:	9006      	str	r0, [sp, #24]
 8005390:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005394:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005396:	ab21      	add	r3, sp, #132	@ 0x84
 8005398:	a902      	add	r1, sp, #8
 800539a:	4628      	mov	r0, r5
 800539c:	9301      	str	r3, [sp, #4]
 800539e:	f001 fbfd 	bl	8006b9c <_svfiprintf_r>
 80053a2:	1c43      	adds	r3, r0, #1
 80053a4:	bfbc      	itt	lt
 80053a6:	238b      	movlt	r3, #139	@ 0x8b
 80053a8:	602b      	strlt	r3, [r5, #0]
 80053aa:	2c00      	cmp	r4, #0
 80053ac:	d0dd      	beq.n	800536a <sniprintf+0x16>
 80053ae:	9b02      	ldr	r3, [sp, #8]
 80053b0:	2200      	movs	r2, #0
 80053b2:	701a      	strb	r2, [r3, #0]
 80053b4:	e7d9      	b.n	800536a <sniprintf+0x16>
 80053b6:	bf00      	nop
 80053b8:	20000018 	.word	0x20000018

080053bc <__sread>:
 80053bc:	b510      	push	{r4, lr}
 80053be:	460c      	mov	r4, r1
 80053c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053c4:	f000 f86c 	bl	80054a0 <_read_r>
 80053c8:	2800      	cmp	r0, #0
 80053ca:	bfab      	itete	ge
 80053cc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80053ce:	89a3      	ldrhlt	r3, [r4, #12]
 80053d0:	181b      	addge	r3, r3, r0
 80053d2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80053d6:	bfac      	ite	ge
 80053d8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80053da:	81a3      	strhlt	r3, [r4, #12]
 80053dc:	bd10      	pop	{r4, pc}

080053de <__swrite>:
 80053de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80053e2:	461f      	mov	r7, r3
 80053e4:	898b      	ldrh	r3, [r1, #12]
 80053e6:	05db      	lsls	r3, r3, #23
 80053e8:	4605      	mov	r5, r0
 80053ea:	460c      	mov	r4, r1
 80053ec:	4616      	mov	r6, r2
 80053ee:	d505      	bpl.n	80053fc <__swrite+0x1e>
 80053f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053f4:	2302      	movs	r3, #2
 80053f6:	2200      	movs	r2, #0
 80053f8:	f000 f840 	bl	800547c <_lseek_r>
 80053fc:	89a3      	ldrh	r3, [r4, #12]
 80053fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005402:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005406:	81a3      	strh	r3, [r4, #12]
 8005408:	4632      	mov	r2, r6
 800540a:	463b      	mov	r3, r7
 800540c:	4628      	mov	r0, r5
 800540e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005412:	f000 b857 	b.w	80054c4 <_write_r>

08005416 <__sseek>:
 8005416:	b510      	push	{r4, lr}
 8005418:	460c      	mov	r4, r1
 800541a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800541e:	f000 f82d 	bl	800547c <_lseek_r>
 8005422:	1c43      	adds	r3, r0, #1
 8005424:	89a3      	ldrh	r3, [r4, #12]
 8005426:	bf15      	itete	ne
 8005428:	6560      	strne	r0, [r4, #84]	@ 0x54
 800542a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800542e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005432:	81a3      	strheq	r3, [r4, #12]
 8005434:	bf18      	it	ne
 8005436:	81a3      	strhne	r3, [r4, #12]
 8005438:	bd10      	pop	{r4, pc}

0800543a <__sclose>:
 800543a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800543e:	f000 b80d 	b.w	800545c <_close_r>

08005442 <memset>:
 8005442:	4402      	add	r2, r0
 8005444:	4603      	mov	r3, r0
 8005446:	4293      	cmp	r3, r2
 8005448:	d100      	bne.n	800544c <memset+0xa>
 800544a:	4770      	bx	lr
 800544c:	f803 1b01 	strb.w	r1, [r3], #1
 8005450:	e7f9      	b.n	8005446 <memset+0x4>
	...

08005454 <_localeconv_r>:
 8005454:	4800      	ldr	r0, [pc, #0]	@ (8005458 <_localeconv_r+0x4>)
 8005456:	4770      	bx	lr
 8005458:	20000158 	.word	0x20000158

0800545c <_close_r>:
 800545c:	b538      	push	{r3, r4, r5, lr}
 800545e:	4d06      	ldr	r5, [pc, #24]	@ (8005478 <_close_r+0x1c>)
 8005460:	2300      	movs	r3, #0
 8005462:	4604      	mov	r4, r0
 8005464:	4608      	mov	r0, r1
 8005466:	602b      	str	r3, [r5, #0]
 8005468:	f7fb ffe0 	bl	800142c <_close>
 800546c:	1c43      	adds	r3, r0, #1
 800546e:	d102      	bne.n	8005476 <_close_r+0x1a>
 8005470:	682b      	ldr	r3, [r5, #0]
 8005472:	b103      	cbz	r3, 8005476 <_close_r+0x1a>
 8005474:	6023      	str	r3, [r4, #0]
 8005476:	bd38      	pop	{r3, r4, r5, pc}
 8005478:	20000424 	.word	0x20000424

0800547c <_lseek_r>:
 800547c:	b538      	push	{r3, r4, r5, lr}
 800547e:	4d07      	ldr	r5, [pc, #28]	@ (800549c <_lseek_r+0x20>)
 8005480:	4604      	mov	r4, r0
 8005482:	4608      	mov	r0, r1
 8005484:	4611      	mov	r1, r2
 8005486:	2200      	movs	r2, #0
 8005488:	602a      	str	r2, [r5, #0]
 800548a:	461a      	mov	r2, r3
 800548c:	f7fb fff5 	bl	800147a <_lseek>
 8005490:	1c43      	adds	r3, r0, #1
 8005492:	d102      	bne.n	800549a <_lseek_r+0x1e>
 8005494:	682b      	ldr	r3, [r5, #0]
 8005496:	b103      	cbz	r3, 800549a <_lseek_r+0x1e>
 8005498:	6023      	str	r3, [r4, #0]
 800549a:	bd38      	pop	{r3, r4, r5, pc}
 800549c:	20000424 	.word	0x20000424

080054a0 <_read_r>:
 80054a0:	b538      	push	{r3, r4, r5, lr}
 80054a2:	4d07      	ldr	r5, [pc, #28]	@ (80054c0 <_read_r+0x20>)
 80054a4:	4604      	mov	r4, r0
 80054a6:	4608      	mov	r0, r1
 80054a8:	4611      	mov	r1, r2
 80054aa:	2200      	movs	r2, #0
 80054ac:	602a      	str	r2, [r5, #0]
 80054ae:	461a      	mov	r2, r3
 80054b0:	f7fb ff83 	bl	80013ba <_read>
 80054b4:	1c43      	adds	r3, r0, #1
 80054b6:	d102      	bne.n	80054be <_read_r+0x1e>
 80054b8:	682b      	ldr	r3, [r5, #0]
 80054ba:	b103      	cbz	r3, 80054be <_read_r+0x1e>
 80054bc:	6023      	str	r3, [r4, #0]
 80054be:	bd38      	pop	{r3, r4, r5, pc}
 80054c0:	20000424 	.word	0x20000424

080054c4 <_write_r>:
 80054c4:	b538      	push	{r3, r4, r5, lr}
 80054c6:	4d07      	ldr	r5, [pc, #28]	@ (80054e4 <_write_r+0x20>)
 80054c8:	4604      	mov	r4, r0
 80054ca:	4608      	mov	r0, r1
 80054cc:	4611      	mov	r1, r2
 80054ce:	2200      	movs	r2, #0
 80054d0:	602a      	str	r2, [r5, #0]
 80054d2:	461a      	mov	r2, r3
 80054d4:	f7fb ff8e 	bl	80013f4 <_write>
 80054d8:	1c43      	adds	r3, r0, #1
 80054da:	d102      	bne.n	80054e2 <_write_r+0x1e>
 80054dc:	682b      	ldr	r3, [r5, #0]
 80054de:	b103      	cbz	r3, 80054e2 <_write_r+0x1e>
 80054e0:	6023      	str	r3, [r4, #0]
 80054e2:	bd38      	pop	{r3, r4, r5, pc}
 80054e4:	20000424 	.word	0x20000424

080054e8 <__errno>:
 80054e8:	4b01      	ldr	r3, [pc, #4]	@ (80054f0 <__errno+0x8>)
 80054ea:	6818      	ldr	r0, [r3, #0]
 80054ec:	4770      	bx	lr
 80054ee:	bf00      	nop
 80054f0:	20000018 	.word	0x20000018

080054f4 <__libc_init_array>:
 80054f4:	b570      	push	{r4, r5, r6, lr}
 80054f6:	4d0d      	ldr	r5, [pc, #52]	@ (800552c <__libc_init_array+0x38>)
 80054f8:	4c0d      	ldr	r4, [pc, #52]	@ (8005530 <__libc_init_array+0x3c>)
 80054fa:	1b64      	subs	r4, r4, r5
 80054fc:	10a4      	asrs	r4, r4, #2
 80054fe:	2600      	movs	r6, #0
 8005500:	42a6      	cmp	r6, r4
 8005502:	d109      	bne.n	8005518 <__libc_init_array+0x24>
 8005504:	4d0b      	ldr	r5, [pc, #44]	@ (8005534 <__libc_init_array+0x40>)
 8005506:	4c0c      	ldr	r4, [pc, #48]	@ (8005538 <__libc_init_array+0x44>)
 8005508:	f002 f866 	bl	80075d8 <_init>
 800550c:	1b64      	subs	r4, r4, r5
 800550e:	10a4      	asrs	r4, r4, #2
 8005510:	2600      	movs	r6, #0
 8005512:	42a6      	cmp	r6, r4
 8005514:	d105      	bne.n	8005522 <__libc_init_array+0x2e>
 8005516:	bd70      	pop	{r4, r5, r6, pc}
 8005518:	f855 3b04 	ldr.w	r3, [r5], #4
 800551c:	4798      	blx	r3
 800551e:	3601      	adds	r6, #1
 8005520:	e7ee      	b.n	8005500 <__libc_init_array+0xc>
 8005522:	f855 3b04 	ldr.w	r3, [r5], #4
 8005526:	4798      	blx	r3
 8005528:	3601      	adds	r6, #1
 800552a:	e7f2      	b.n	8005512 <__libc_init_array+0x1e>
 800552c:	080079b8 	.word	0x080079b8
 8005530:	080079b8 	.word	0x080079b8
 8005534:	080079b8 	.word	0x080079b8
 8005538:	080079bc 	.word	0x080079bc

0800553c <__retarget_lock_init_recursive>:
 800553c:	4770      	bx	lr

0800553e <__retarget_lock_acquire_recursive>:
 800553e:	4770      	bx	lr

08005540 <__retarget_lock_release_recursive>:
 8005540:	4770      	bx	lr

08005542 <quorem>:
 8005542:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005546:	6903      	ldr	r3, [r0, #16]
 8005548:	690c      	ldr	r4, [r1, #16]
 800554a:	42a3      	cmp	r3, r4
 800554c:	4607      	mov	r7, r0
 800554e:	db7e      	blt.n	800564e <quorem+0x10c>
 8005550:	3c01      	subs	r4, #1
 8005552:	f101 0814 	add.w	r8, r1, #20
 8005556:	00a3      	lsls	r3, r4, #2
 8005558:	f100 0514 	add.w	r5, r0, #20
 800555c:	9300      	str	r3, [sp, #0]
 800555e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005562:	9301      	str	r3, [sp, #4]
 8005564:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005568:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800556c:	3301      	adds	r3, #1
 800556e:	429a      	cmp	r2, r3
 8005570:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005574:	fbb2 f6f3 	udiv	r6, r2, r3
 8005578:	d32e      	bcc.n	80055d8 <quorem+0x96>
 800557a:	f04f 0a00 	mov.w	sl, #0
 800557e:	46c4      	mov	ip, r8
 8005580:	46ae      	mov	lr, r5
 8005582:	46d3      	mov	fp, sl
 8005584:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005588:	b298      	uxth	r0, r3
 800558a:	fb06 a000 	mla	r0, r6, r0, sl
 800558e:	0c02      	lsrs	r2, r0, #16
 8005590:	0c1b      	lsrs	r3, r3, #16
 8005592:	fb06 2303 	mla	r3, r6, r3, r2
 8005596:	f8de 2000 	ldr.w	r2, [lr]
 800559a:	b280      	uxth	r0, r0
 800559c:	b292      	uxth	r2, r2
 800559e:	1a12      	subs	r2, r2, r0
 80055a0:	445a      	add	r2, fp
 80055a2:	f8de 0000 	ldr.w	r0, [lr]
 80055a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055aa:	b29b      	uxth	r3, r3
 80055ac:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80055b0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80055b4:	b292      	uxth	r2, r2
 80055b6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80055ba:	45e1      	cmp	r9, ip
 80055bc:	f84e 2b04 	str.w	r2, [lr], #4
 80055c0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80055c4:	d2de      	bcs.n	8005584 <quorem+0x42>
 80055c6:	9b00      	ldr	r3, [sp, #0]
 80055c8:	58eb      	ldr	r3, [r5, r3]
 80055ca:	b92b      	cbnz	r3, 80055d8 <quorem+0x96>
 80055cc:	9b01      	ldr	r3, [sp, #4]
 80055ce:	3b04      	subs	r3, #4
 80055d0:	429d      	cmp	r5, r3
 80055d2:	461a      	mov	r2, r3
 80055d4:	d32f      	bcc.n	8005636 <quorem+0xf4>
 80055d6:	613c      	str	r4, [r7, #16]
 80055d8:	4638      	mov	r0, r7
 80055da:	f001 f97b 	bl	80068d4 <__mcmp>
 80055de:	2800      	cmp	r0, #0
 80055e0:	db25      	blt.n	800562e <quorem+0xec>
 80055e2:	4629      	mov	r1, r5
 80055e4:	2000      	movs	r0, #0
 80055e6:	f858 2b04 	ldr.w	r2, [r8], #4
 80055ea:	f8d1 c000 	ldr.w	ip, [r1]
 80055ee:	fa1f fe82 	uxth.w	lr, r2
 80055f2:	fa1f f38c 	uxth.w	r3, ip
 80055f6:	eba3 030e 	sub.w	r3, r3, lr
 80055fa:	4403      	add	r3, r0
 80055fc:	0c12      	lsrs	r2, r2, #16
 80055fe:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005602:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005606:	b29b      	uxth	r3, r3
 8005608:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800560c:	45c1      	cmp	r9, r8
 800560e:	f841 3b04 	str.w	r3, [r1], #4
 8005612:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005616:	d2e6      	bcs.n	80055e6 <quorem+0xa4>
 8005618:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800561c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005620:	b922      	cbnz	r2, 800562c <quorem+0xea>
 8005622:	3b04      	subs	r3, #4
 8005624:	429d      	cmp	r5, r3
 8005626:	461a      	mov	r2, r3
 8005628:	d30b      	bcc.n	8005642 <quorem+0x100>
 800562a:	613c      	str	r4, [r7, #16]
 800562c:	3601      	adds	r6, #1
 800562e:	4630      	mov	r0, r6
 8005630:	b003      	add	sp, #12
 8005632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005636:	6812      	ldr	r2, [r2, #0]
 8005638:	3b04      	subs	r3, #4
 800563a:	2a00      	cmp	r2, #0
 800563c:	d1cb      	bne.n	80055d6 <quorem+0x94>
 800563e:	3c01      	subs	r4, #1
 8005640:	e7c6      	b.n	80055d0 <quorem+0x8e>
 8005642:	6812      	ldr	r2, [r2, #0]
 8005644:	3b04      	subs	r3, #4
 8005646:	2a00      	cmp	r2, #0
 8005648:	d1ef      	bne.n	800562a <quorem+0xe8>
 800564a:	3c01      	subs	r4, #1
 800564c:	e7ea      	b.n	8005624 <quorem+0xe2>
 800564e:	2000      	movs	r0, #0
 8005650:	e7ee      	b.n	8005630 <quorem+0xee>
 8005652:	0000      	movs	r0, r0
 8005654:	0000      	movs	r0, r0
	...

08005658 <_dtoa_r>:
 8005658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800565c:	69c7      	ldr	r7, [r0, #28]
 800565e:	b099      	sub	sp, #100	@ 0x64
 8005660:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005664:	ec55 4b10 	vmov	r4, r5, d0
 8005668:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800566a:	9109      	str	r1, [sp, #36]	@ 0x24
 800566c:	4683      	mov	fp, r0
 800566e:	920e      	str	r2, [sp, #56]	@ 0x38
 8005670:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005672:	b97f      	cbnz	r7, 8005694 <_dtoa_r+0x3c>
 8005674:	2010      	movs	r0, #16
 8005676:	f000 fdfd 	bl	8006274 <malloc>
 800567a:	4602      	mov	r2, r0
 800567c:	f8cb 001c 	str.w	r0, [fp, #28]
 8005680:	b920      	cbnz	r0, 800568c <_dtoa_r+0x34>
 8005682:	4ba7      	ldr	r3, [pc, #668]	@ (8005920 <_dtoa_r+0x2c8>)
 8005684:	21ef      	movs	r1, #239	@ 0xef
 8005686:	48a7      	ldr	r0, [pc, #668]	@ (8005924 <_dtoa_r+0x2cc>)
 8005688:	f001 fc68 	bl	8006f5c <__assert_func>
 800568c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005690:	6007      	str	r7, [r0, #0]
 8005692:	60c7      	str	r7, [r0, #12]
 8005694:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005698:	6819      	ldr	r1, [r3, #0]
 800569a:	b159      	cbz	r1, 80056b4 <_dtoa_r+0x5c>
 800569c:	685a      	ldr	r2, [r3, #4]
 800569e:	604a      	str	r2, [r1, #4]
 80056a0:	2301      	movs	r3, #1
 80056a2:	4093      	lsls	r3, r2
 80056a4:	608b      	str	r3, [r1, #8]
 80056a6:	4658      	mov	r0, fp
 80056a8:	f000 feda 	bl	8006460 <_Bfree>
 80056ac:	f8db 301c 	ldr.w	r3, [fp, #28]
 80056b0:	2200      	movs	r2, #0
 80056b2:	601a      	str	r2, [r3, #0]
 80056b4:	1e2b      	subs	r3, r5, #0
 80056b6:	bfb9      	ittee	lt
 80056b8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80056bc:	9303      	strlt	r3, [sp, #12]
 80056be:	2300      	movge	r3, #0
 80056c0:	6033      	strge	r3, [r6, #0]
 80056c2:	9f03      	ldr	r7, [sp, #12]
 80056c4:	4b98      	ldr	r3, [pc, #608]	@ (8005928 <_dtoa_r+0x2d0>)
 80056c6:	bfbc      	itt	lt
 80056c8:	2201      	movlt	r2, #1
 80056ca:	6032      	strlt	r2, [r6, #0]
 80056cc:	43bb      	bics	r3, r7
 80056ce:	d112      	bne.n	80056f6 <_dtoa_r+0x9e>
 80056d0:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80056d2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80056d6:	6013      	str	r3, [r2, #0]
 80056d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80056dc:	4323      	orrs	r3, r4
 80056de:	f000 854d 	beq.w	800617c <_dtoa_r+0xb24>
 80056e2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80056e4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800593c <_dtoa_r+0x2e4>
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	f000 854f 	beq.w	800618c <_dtoa_r+0xb34>
 80056ee:	f10a 0303 	add.w	r3, sl, #3
 80056f2:	f000 bd49 	b.w	8006188 <_dtoa_r+0xb30>
 80056f6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80056fa:	2200      	movs	r2, #0
 80056fc:	ec51 0b17 	vmov	r0, r1, d7
 8005700:	2300      	movs	r3, #0
 8005702:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005706:	f7fb f9df 	bl	8000ac8 <__aeabi_dcmpeq>
 800570a:	4680      	mov	r8, r0
 800570c:	b158      	cbz	r0, 8005726 <_dtoa_r+0xce>
 800570e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8005710:	2301      	movs	r3, #1
 8005712:	6013      	str	r3, [r2, #0]
 8005714:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005716:	b113      	cbz	r3, 800571e <_dtoa_r+0xc6>
 8005718:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800571a:	4b84      	ldr	r3, [pc, #528]	@ (800592c <_dtoa_r+0x2d4>)
 800571c:	6013      	str	r3, [r2, #0]
 800571e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8005940 <_dtoa_r+0x2e8>
 8005722:	f000 bd33 	b.w	800618c <_dtoa_r+0xb34>
 8005726:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800572a:	aa16      	add	r2, sp, #88	@ 0x58
 800572c:	a917      	add	r1, sp, #92	@ 0x5c
 800572e:	4658      	mov	r0, fp
 8005730:	f001 f980 	bl	8006a34 <__d2b>
 8005734:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005738:	4681      	mov	r9, r0
 800573a:	2e00      	cmp	r6, #0
 800573c:	d077      	beq.n	800582e <_dtoa_r+0x1d6>
 800573e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005740:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8005744:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005748:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800574c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005750:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005754:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005758:	4619      	mov	r1, r3
 800575a:	2200      	movs	r2, #0
 800575c:	4b74      	ldr	r3, [pc, #464]	@ (8005930 <_dtoa_r+0x2d8>)
 800575e:	f7fa fd93 	bl	8000288 <__aeabi_dsub>
 8005762:	a369      	add	r3, pc, #420	@ (adr r3, 8005908 <_dtoa_r+0x2b0>)
 8005764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005768:	f7fa ff46 	bl	80005f8 <__aeabi_dmul>
 800576c:	a368      	add	r3, pc, #416	@ (adr r3, 8005910 <_dtoa_r+0x2b8>)
 800576e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005772:	f7fa fd8b 	bl	800028c <__adddf3>
 8005776:	4604      	mov	r4, r0
 8005778:	4630      	mov	r0, r6
 800577a:	460d      	mov	r5, r1
 800577c:	f7fa fed2 	bl	8000524 <__aeabi_i2d>
 8005780:	a365      	add	r3, pc, #404	@ (adr r3, 8005918 <_dtoa_r+0x2c0>)
 8005782:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005786:	f7fa ff37 	bl	80005f8 <__aeabi_dmul>
 800578a:	4602      	mov	r2, r0
 800578c:	460b      	mov	r3, r1
 800578e:	4620      	mov	r0, r4
 8005790:	4629      	mov	r1, r5
 8005792:	f7fa fd7b 	bl	800028c <__adddf3>
 8005796:	4604      	mov	r4, r0
 8005798:	460d      	mov	r5, r1
 800579a:	f7fb f9dd 	bl	8000b58 <__aeabi_d2iz>
 800579e:	2200      	movs	r2, #0
 80057a0:	4607      	mov	r7, r0
 80057a2:	2300      	movs	r3, #0
 80057a4:	4620      	mov	r0, r4
 80057a6:	4629      	mov	r1, r5
 80057a8:	f7fb f998 	bl	8000adc <__aeabi_dcmplt>
 80057ac:	b140      	cbz	r0, 80057c0 <_dtoa_r+0x168>
 80057ae:	4638      	mov	r0, r7
 80057b0:	f7fa feb8 	bl	8000524 <__aeabi_i2d>
 80057b4:	4622      	mov	r2, r4
 80057b6:	462b      	mov	r3, r5
 80057b8:	f7fb f986 	bl	8000ac8 <__aeabi_dcmpeq>
 80057bc:	b900      	cbnz	r0, 80057c0 <_dtoa_r+0x168>
 80057be:	3f01      	subs	r7, #1
 80057c0:	2f16      	cmp	r7, #22
 80057c2:	d851      	bhi.n	8005868 <_dtoa_r+0x210>
 80057c4:	4b5b      	ldr	r3, [pc, #364]	@ (8005934 <_dtoa_r+0x2dc>)
 80057c6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80057ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057d2:	f7fb f983 	bl	8000adc <__aeabi_dcmplt>
 80057d6:	2800      	cmp	r0, #0
 80057d8:	d048      	beq.n	800586c <_dtoa_r+0x214>
 80057da:	3f01      	subs	r7, #1
 80057dc:	2300      	movs	r3, #0
 80057de:	9312      	str	r3, [sp, #72]	@ 0x48
 80057e0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80057e2:	1b9b      	subs	r3, r3, r6
 80057e4:	1e5a      	subs	r2, r3, #1
 80057e6:	bf44      	itt	mi
 80057e8:	f1c3 0801 	rsbmi	r8, r3, #1
 80057ec:	2300      	movmi	r3, #0
 80057ee:	9208      	str	r2, [sp, #32]
 80057f0:	bf54      	ite	pl
 80057f2:	f04f 0800 	movpl.w	r8, #0
 80057f6:	9308      	strmi	r3, [sp, #32]
 80057f8:	2f00      	cmp	r7, #0
 80057fa:	db39      	blt.n	8005870 <_dtoa_r+0x218>
 80057fc:	9b08      	ldr	r3, [sp, #32]
 80057fe:	970f      	str	r7, [sp, #60]	@ 0x3c
 8005800:	443b      	add	r3, r7
 8005802:	9308      	str	r3, [sp, #32]
 8005804:	2300      	movs	r3, #0
 8005806:	930a      	str	r3, [sp, #40]	@ 0x28
 8005808:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800580a:	2b09      	cmp	r3, #9
 800580c:	d864      	bhi.n	80058d8 <_dtoa_r+0x280>
 800580e:	2b05      	cmp	r3, #5
 8005810:	bfc4      	itt	gt
 8005812:	3b04      	subgt	r3, #4
 8005814:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8005816:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005818:	f1a3 0302 	sub.w	r3, r3, #2
 800581c:	bfcc      	ite	gt
 800581e:	2400      	movgt	r4, #0
 8005820:	2401      	movle	r4, #1
 8005822:	2b03      	cmp	r3, #3
 8005824:	d863      	bhi.n	80058ee <_dtoa_r+0x296>
 8005826:	e8df f003 	tbb	[pc, r3]
 800582a:	372a      	.short	0x372a
 800582c:	5535      	.short	0x5535
 800582e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8005832:	441e      	add	r6, r3
 8005834:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005838:	2b20      	cmp	r3, #32
 800583a:	bfc1      	itttt	gt
 800583c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005840:	409f      	lslgt	r7, r3
 8005842:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005846:	fa24 f303 	lsrgt.w	r3, r4, r3
 800584a:	bfd6      	itet	le
 800584c:	f1c3 0320 	rsble	r3, r3, #32
 8005850:	ea47 0003 	orrgt.w	r0, r7, r3
 8005854:	fa04 f003 	lslle.w	r0, r4, r3
 8005858:	f7fa fe54 	bl	8000504 <__aeabi_ui2d>
 800585c:	2201      	movs	r2, #1
 800585e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005862:	3e01      	subs	r6, #1
 8005864:	9214      	str	r2, [sp, #80]	@ 0x50
 8005866:	e777      	b.n	8005758 <_dtoa_r+0x100>
 8005868:	2301      	movs	r3, #1
 800586a:	e7b8      	b.n	80057de <_dtoa_r+0x186>
 800586c:	9012      	str	r0, [sp, #72]	@ 0x48
 800586e:	e7b7      	b.n	80057e0 <_dtoa_r+0x188>
 8005870:	427b      	negs	r3, r7
 8005872:	930a      	str	r3, [sp, #40]	@ 0x28
 8005874:	2300      	movs	r3, #0
 8005876:	eba8 0807 	sub.w	r8, r8, r7
 800587a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800587c:	e7c4      	b.n	8005808 <_dtoa_r+0x1b0>
 800587e:	2300      	movs	r3, #0
 8005880:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005882:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005884:	2b00      	cmp	r3, #0
 8005886:	dc35      	bgt.n	80058f4 <_dtoa_r+0x29c>
 8005888:	2301      	movs	r3, #1
 800588a:	9300      	str	r3, [sp, #0]
 800588c:	9307      	str	r3, [sp, #28]
 800588e:	461a      	mov	r2, r3
 8005890:	920e      	str	r2, [sp, #56]	@ 0x38
 8005892:	e00b      	b.n	80058ac <_dtoa_r+0x254>
 8005894:	2301      	movs	r3, #1
 8005896:	e7f3      	b.n	8005880 <_dtoa_r+0x228>
 8005898:	2300      	movs	r3, #0
 800589a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800589c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800589e:	18fb      	adds	r3, r7, r3
 80058a0:	9300      	str	r3, [sp, #0]
 80058a2:	3301      	adds	r3, #1
 80058a4:	2b01      	cmp	r3, #1
 80058a6:	9307      	str	r3, [sp, #28]
 80058a8:	bfb8      	it	lt
 80058aa:	2301      	movlt	r3, #1
 80058ac:	f8db 001c 	ldr.w	r0, [fp, #28]
 80058b0:	2100      	movs	r1, #0
 80058b2:	2204      	movs	r2, #4
 80058b4:	f102 0514 	add.w	r5, r2, #20
 80058b8:	429d      	cmp	r5, r3
 80058ba:	d91f      	bls.n	80058fc <_dtoa_r+0x2a4>
 80058bc:	6041      	str	r1, [r0, #4]
 80058be:	4658      	mov	r0, fp
 80058c0:	f000 fd8e 	bl	80063e0 <_Balloc>
 80058c4:	4682      	mov	sl, r0
 80058c6:	2800      	cmp	r0, #0
 80058c8:	d13c      	bne.n	8005944 <_dtoa_r+0x2ec>
 80058ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005938 <_dtoa_r+0x2e0>)
 80058cc:	4602      	mov	r2, r0
 80058ce:	f240 11af 	movw	r1, #431	@ 0x1af
 80058d2:	e6d8      	b.n	8005686 <_dtoa_r+0x2e>
 80058d4:	2301      	movs	r3, #1
 80058d6:	e7e0      	b.n	800589a <_dtoa_r+0x242>
 80058d8:	2401      	movs	r4, #1
 80058da:	2300      	movs	r3, #0
 80058dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80058de:	940b      	str	r4, [sp, #44]	@ 0x2c
 80058e0:	f04f 33ff 	mov.w	r3, #4294967295
 80058e4:	9300      	str	r3, [sp, #0]
 80058e6:	9307      	str	r3, [sp, #28]
 80058e8:	2200      	movs	r2, #0
 80058ea:	2312      	movs	r3, #18
 80058ec:	e7d0      	b.n	8005890 <_dtoa_r+0x238>
 80058ee:	2301      	movs	r3, #1
 80058f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058f2:	e7f5      	b.n	80058e0 <_dtoa_r+0x288>
 80058f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80058f6:	9300      	str	r3, [sp, #0]
 80058f8:	9307      	str	r3, [sp, #28]
 80058fa:	e7d7      	b.n	80058ac <_dtoa_r+0x254>
 80058fc:	3101      	adds	r1, #1
 80058fe:	0052      	lsls	r2, r2, #1
 8005900:	e7d8      	b.n	80058b4 <_dtoa_r+0x25c>
 8005902:	bf00      	nop
 8005904:	f3af 8000 	nop.w
 8005908:	636f4361 	.word	0x636f4361
 800590c:	3fd287a7 	.word	0x3fd287a7
 8005910:	8b60c8b3 	.word	0x8b60c8b3
 8005914:	3fc68a28 	.word	0x3fc68a28
 8005918:	509f79fb 	.word	0x509f79fb
 800591c:	3fd34413 	.word	0x3fd34413
 8005920:	08007681 	.word	0x08007681
 8005924:	08007698 	.word	0x08007698
 8005928:	7ff00000 	.word	0x7ff00000
 800592c:	08007651 	.word	0x08007651
 8005930:	3ff80000 	.word	0x3ff80000
 8005934:	08007790 	.word	0x08007790
 8005938:	080076f0 	.word	0x080076f0
 800593c:	0800767d 	.word	0x0800767d
 8005940:	08007650 	.word	0x08007650
 8005944:	f8db 301c 	ldr.w	r3, [fp, #28]
 8005948:	6018      	str	r0, [r3, #0]
 800594a:	9b07      	ldr	r3, [sp, #28]
 800594c:	2b0e      	cmp	r3, #14
 800594e:	f200 80a4 	bhi.w	8005a9a <_dtoa_r+0x442>
 8005952:	2c00      	cmp	r4, #0
 8005954:	f000 80a1 	beq.w	8005a9a <_dtoa_r+0x442>
 8005958:	2f00      	cmp	r7, #0
 800595a:	dd33      	ble.n	80059c4 <_dtoa_r+0x36c>
 800595c:	4bad      	ldr	r3, [pc, #692]	@ (8005c14 <_dtoa_r+0x5bc>)
 800595e:	f007 020f 	and.w	r2, r7, #15
 8005962:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005966:	ed93 7b00 	vldr	d7, [r3]
 800596a:	05f8      	lsls	r0, r7, #23
 800596c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005970:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005974:	d516      	bpl.n	80059a4 <_dtoa_r+0x34c>
 8005976:	4ba8      	ldr	r3, [pc, #672]	@ (8005c18 <_dtoa_r+0x5c0>)
 8005978:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800597c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005980:	f7fa ff64 	bl	800084c <__aeabi_ddiv>
 8005984:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005988:	f004 040f 	and.w	r4, r4, #15
 800598c:	2603      	movs	r6, #3
 800598e:	4da2      	ldr	r5, [pc, #648]	@ (8005c18 <_dtoa_r+0x5c0>)
 8005990:	b954      	cbnz	r4, 80059a8 <_dtoa_r+0x350>
 8005992:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005996:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800599a:	f7fa ff57 	bl	800084c <__aeabi_ddiv>
 800599e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059a2:	e028      	b.n	80059f6 <_dtoa_r+0x39e>
 80059a4:	2602      	movs	r6, #2
 80059a6:	e7f2      	b.n	800598e <_dtoa_r+0x336>
 80059a8:	07e1      	lsls	r1, r4, #31
 80059aa:	d508      	bpl.n	80059be <_dtoa_r+0x366>
 80059ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059b0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80059b4:	f7fa fe20 	bl	80005f8 <__aeabi_dmul>
 80059b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059bc:	3601      	adds	r6, #1
 80059be:	1064      	asrs	r4, r4, #1
 80059c0:	3508      	adds	r5, #8
 80059c2:	e7e5      	b.n	8005990 <_dtoa_r+0x338>
 80059c4:	f000 80d2 	beq.w	8005b6c <_dtoa_r+0x514>
 80059c8:	427c      	negs	r4, r7
 80059ca:	4b92      	ldr	r3, [pc, #584]	@ (8005c14 <_dtoa_r+0x5bc>)
 80059cc:	4d92      	ldr	r5, [pc, #584]	@ (8005c18 <_dtoa_r+0x5c0>)
 80059ce:	f004 020f 	and.w	r2, r4, #15
 80059d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059da:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80059de:	f7fa fe0b 	bl	80005f8 <__aeabi_dmul>
 80059e2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059e6:	1124      	asrs	r4, r4, #4
 80059e8:	2300      	movs	r3, #0
 80059ea:	2602      	movs	r6, #2
 80059ec:	2c00      	cmp	r4, #0
 80059ee:	f040 80b2 	bne.w	8005b56 <_dtoa_r+0x4fe>
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d1d3      	bne.n	800599e <_dtoa_r+0x346>
 80059f6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80059f8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	f000 80b7 	beq.w	8005b70 <_dtoa_r+0x518>
 8005a02:	4b86      	ldr	r3, [pc, #536]	@ (8005c1c <_dtoa_r+0x5c4>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	4620      	mov	r0, r4
 8005a08:	4629      	mov	r1, r5
 8005a0a:	f7fb f867 	bl	8000adc <__aeabi_dcmplt>
 8005a0e:	2800      	cmp	r0, #0
 8005a10:	f000 80ae 	beq.w	8005b70 <_dtoa_r+0x518>
 8005a14:	9b07      	ldr	r3, [sp, #28]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	f000 80aa 	beq.w	8005b70 <_dtoa_r+0x518>
 8005a1c:	9b00      	ldr	r3, [sp, #0]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	dd37      	ble.n	8005a92 <_dtoa_r+0x43a>
 8005a22:	1e7b      	subs	r3, r7, #1
 8005a24:	9304      	str	r3, [sp, #16]
 8005a26:	4620      	mov	r0, r4
 8005a28:	4b7d      	ldr	r3, [pc, #500]	@ (8005c20 <_dtoa_r+0x5c8>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	4629      	mov	r1, r5
 8005a2e:	f7fa fde3 	bl	80005f8 <__aeabi_dmul>
 8005a32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005a36:	9c00      	ldr	r4, [sp, #0]
 8005a38:	3601      	adds	r6, #1
 8005a3a:	4630      	mov	r0, r6
 8005a3c:	f7fa fd72 	bl	8000524 <__aeabi_i2d>
 8005a40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a44:	f7fa fdd8 	bl	80005f8 <__aeabi_dmul>
 8005a48:	4b76      	ldr	r3, [pc, #472]	@ (8005c24 <_dtoa_r+0x5cc>)
 8005a4a:	2200      	movs	r2, #0
 8005a4c:	f7fa fc1e 	bl	800028c <__adddf3>
 8005a50:	4605      	mov	r5, r0
 8005a52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005a56:	2c00      	cmp	r4, #0
 8005a58:	f040 808d 	bne.w	8005b76 <_dtoa_r+0x51e>
 8005a5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a60:	4b71      	ldr	r3, [pc, #452]	@ (8005c28 <_dtoa_r+0x5d0>)
 8005a62:	2200      	movs	r2, #0
 8005a64:	f7fa fc10 	bl	8000288 <__aeabi_dsub>
 8005a68:	4602      	mov	r2, r0
 8005a6a:	460b      	mov	r3, r1
 8005a6c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005a70:	462a      	mov	r2, r5
 8005a72:	4633      	mov	r3, r6
 8005a74:	f7fb f850 	bl	8000b18 <__aeabi_dcmpgt>
 8005a78:	2800      	cmp	r0, #0
 8005a7a:	f040 828b 	bne.w	8005f94 <_dtoa_r+0x93c>
 8005a7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005a82:	462a      	mov	r2, r5
 8005a84:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005a88:	f7fb f828 	bl	8000adc <__aeabi_dcmplt>
 8005a8c:	2800      	cmp	r0, #0
 8005a8e:	f040 8128 	bne.w	8005ce2 <_dtoa_r+0x68a>
 8005a92:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005a96:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005a9a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	f2c0 815a 	blt.w	8005d56 <_dtoa_r+0x6fe>
 8005aa2:	2f0e      	cmp	r7, #14
 8005aa4:	f300 8157 	bgt.w	8005d56 <_dtoa_r+0x6fe>
 8005aa8:	4b5a      	ldr	r3, [pc, #360]	@ (8005c14 <_dtoa_r+0x5bc>)
 8005aaa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005aae:	ed93 7b00 	vldr	d7, [r3]
 8005ab2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	ed8d 7b00 	vstr	d7, [sp]
 8005aba:	da03      	bge.n	8005ac4 <_dtoa_r+0x46c>
 8005abc:	9b07      	ldr	r3, [sp, #28]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	f340 8101 	ble.w	8005cc6 <_dtoa_r+0x66e>
 8005ac4:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005ac8:	4656      	mov	r6, sl
 8005aca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ace:	4620      	mov	r0, r4
 8005ad0:	4629      	mov	r1, r5
 8005ad2:	f7fa febb 	bl	800084c <__aeabi_ddiv>
 8005ad6:	f7fb f83f 	bl	8000b58 <__aeabi_d2iz>
 8005ada:	4680      	mov	r8, r0
 8005adc:	f7fa fd22 	bl	8000524 <__aeabi_i2d>
 8005ae0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ae4:	f7fa fd88 	bl	80005f8 <__aeabi_dmul>
 8005ae8:	4602      	mov	r2, r0
 8005aea:	460b      	mov	r3, r1
 8005aec:	4620      	mov	r0, r4
 8005aee:	4629      	mov	r1, r5
 8005af0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005af4:	f7fa fbc8 	bl	8000288 <__aeabi_dsub>
 8005af8:	f806 4b01 	strb.w	r4, [r6], #1
 8005afc:	9d07      	ldr	r5, [sp, #28]
 8005afe:	eba6 040a 	sub.w	r4, r6, sl
 8005b02:	42a5      	cmp	r5, r4
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	f040 8117 	bne.w	8005d3a <_dtoa_r+0x6e2>
 8005b0c:	f7fa fbbe 	bl	800028c <__adddf3>
 8005b10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b14:	4604      	mov	r4, r0
 8005b16:	460d      	mov	r5, r1
 8005b18:	f7fa fffe 	bl	8000b18 <__aeabi_dcmpgt>
 8005b1c:	2800      	cmp	r0, #0
 8005b1e:	f040 80f9 	bne.w	8005d14 <_dtoa_r+0x6bc>
 8005b22:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005b26:	4620      	mov	r0, r4
 8005b28:	4629      	mov	r1, r5
 8005b2a:	f7fa ffcd 	bl	8000ac8 <__aeabi_dcmpeq>
 8005b2e:	b118      	cbz	r0, 8005b38 <_dtoa_r+0x4e0>
 8005b30:	f018 0f01 	tst.w	r8, #1
 8005b34:	f040 80ee 	bne.w	8005d14 <_dtoa_r+0x6bc>
 8005b38:	4649      	mov	r1, r9
 8005b3a:	4658      	mov	r0, fp
 8005b3c:	f000 fc90 	bl	8006460 <_Bfree>
 8005b40:	2300      	movs	r3, #0
 8005b42:	7033      	strb	r3, [r6, #0]
 8005b44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8005b46:	3701      	adds	r7, #1
 8005b48:	601f      	str	r7, [r3, #0]
 8005b4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	f000 831d 	beq.w	800618c <_dtoa_r+0xb34>
 8005b52:	601e      	str	r6, [r3, #0]
 8005b54:	e31a      	b.n	800618c <_dtoa_r+0xb34>
 8005b56:	07e2      	lsls	r2, r4, #31
 8005b58:	d505      	bpl.n	8005b66 <_dtoa_r+0x50e>
 8005b5a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b5e:	f7fa fd4b 	bl	80005f8 <__aeabi_dmul>
 8005b62:	3601      	adds	r6, #1
 8005b64:	2301      	movs	r3, #1
 8005b66:	1064      	asrs	r4, r4, #1
 8005b68:	3508      	adds	r5, #8
 8005b6a:	e73f      	b.n	80059ec <_dtoa_r+0x394>
 8005b6c:	2602      	movs	r6, #2
 8005b6e:	e742      	b.n	80059f6 <_dtoa_r+0x39e>
 8005b70:	9c07      	ldr	r4, [sp, #28]
 8005b72:	9704      	str	r7, [sp, #16]
 8005b74:	e761      	b.n	8005a3a <_dtoa_r+0x3e2>
 8005b76:	4b27      	ldr	r3, [pc, #156]	@ (8005c14 <_dtoa_r+0x5bc>)
 8005b78:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005b7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b7e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b82:	4454      	add	r4, sl
 8005b84:	2900      	cmp	r1, #0
 8005b86:	d053      	beq.n	8005c30 <_dtoa_r+0x5d8>
 8005b88:	4928      	ldr	r1, [pc, #160]	@ (8005c2c <_dtoa_r+0x5d4>)
 8005b8a:	2000      	movs	r0, #0
 8005b8c:	f7fa fe5e 	bl	800084c <__aeabi_ddiv>
 8005b90:	4633      	mov	r3, r6
 8005b92:	462a      	mov	r2, r5
 8005b94:	f7fa fb78 	bl	8000288 <__aeabi_dsub>
 8005b98:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005b9c:	4656      	mov	r6, sl
 8005b9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ba2:	f7fa ffd9 	bl	8000b58 <__aeabi_d2iz>
 8005ba6:	4605      	mov	r5, r0
 8005ba8:	f7fa fcbc 	bl	8000524 <__aeabi_i2d>
 8005bac:	4602      	mov	r2, r0
 8005bae:	460b      	mov	r3, r1
 8005bb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005bb4:	f7fa fb68 	bl	8000288 <__aeabi_dsub>
 8005bb8:	3530      	adds	r5, #48	@ 0x30
 8005bba:	4602      	mov	r2, r0
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005bc2:	f806 5b01 	strb.w	r5, [r6], #1
 8005bc6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005bca:	f7fa ff87 	bl	8000adc <__aeabi_dcmplt>
 8005bce:	2800      	cmp	r0, #0
 8005bd0:	d171      	bne.n	8005cb6 <_dtoa_r+0x65e>
 8005bd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005bd6:	4911      	ldr	r1, [pc, #68]	@ (8005c1c <_dtoa_r+0x5c4>)
 8005bd8:	2000      	movs	r0, #0
 8005bda:	f7fa fb55 	bl	8000288 <__aeabi_dsub>
 8005bde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005be2:	f7fa ff7b 	bl	8000adc <__aeabi_dcmplt>
 8005be6:	2800      	cmp	r0, #0
 8005be8:	f040 8095 	bne.w	8005d16 <_dtoa_r+0x6be>
 8005bec:	42a6      	cmp	r6, r4
 8005bee:	f43f af50 	beq.w	8005a92 <_dtoa_r+0x43a>
 8005bf2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005bf6:	4b0a      	ldr	r3, [pc, #40]	@ (8005c20 <_dtoa_r+0x5c8>)
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f7fa fcfd 	bl	80005f8 <__aeabi_dmul>
 8005bfe:	4b08      	ldr	r3, [pc, #32]	@ (8005c20 <_dtoa_r+0x5c8>)
 8005c00:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c04:	2200      	movs	r2, #0
 8005c06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c0a:	f7fa fcf5 	bl	80005f8 <__aeabi_dmul>
 8005c0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c12:	e7c4      	b.n	8005b9e <_dtoa_r+0x546>
 8005c14:	08007790 	.word	0x08007790
 8005c18:	08007768 	.word	0x08007768
 8005c1c:	3ff00000 	.word	0x3ff00000
 8005c20:	40240000 	.word	0x40240000
 8005c24:	401c0000 	.word	0x401c0000
 8005c28:	40140000 	.word	0x40140000
 8005c2c:	3fe00000 	.word	0x3fe00000
 8005c30:	4631      	mov	r1, r6
 8005c32:	4628      	mov	r0, r5
 8005c34:	f7fa fce0 	bl	80005f8 <__aeabi_dmul>
 8005c38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c3c:	9415      	str	r4, [sp, #84]	@ 0x54
 8005c3e:	4656      	mov	r6, sl
 8005c40:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c44:	f7fa ff88 	bl	8000b58 <__aeabi_d2iz>
 8005c48:	4605      	mov	r5, r0
 8005c4a:	f7fa fc6b 	bl	8000524 <__aeabi_i2d>
 8005c4e:	4602      	mov	r2, r0
 8005c50:	460b      	mov	r3, r1
 8005c52:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c56:	f7fa fb17 	bl	8000288 <__aeabi_dsub>
 8005c5a:	3530      	adds	r5, #48	@ 0x30
 8005c5c:	f806 5b01 	strb.w	r5, [r6], #1
 8005c60:	4602      	mov	r2, r0
 8005c62:	460b      	mov	r3, r1
 8005c64:	42a6      	cmp	r6, r4
 8005c66:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8005c6a:	f04f 0200 	mov.w	r2, #0
 8005c6e:	d124      	bne.n	8005cba <_dtoa_r+0x662>
 8005c70:	4bac      	ldr	r3, [pc, #688]	@ (8005f24 <_dtoa_r+0x8cc>)
 8005c72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c76:	f7fa fb09 	bl	800028c <__adddf3>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c82:	f7fa ff49 	bl	8000b18 <__aeabi_dcmpgt>
 8005c86:	2800      	cmp	r0, #0
 8005c88:	d145      	bne.n	8005d16 <_dtoa_r+0x6be>
 8005c8a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c8e:	49a5      	ldr	r1, [pc, #660]	@ (8005f24 <_dtoa_r+0x8cc>)
 8005c90:	2000      	movs	r0, #0
 8005c92:	f7fa faf9 	bl	8000288 <__aeabi_dsub>
 8005c96:	4602      	mov	r2, r0
 8005c98:	460b      	mov	r3, r1
 8005c9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c9e:	f7fa ff1d 	bl	8000adc <__aeabi_dcmplt>
 8005ca2:	2800      	cmp	r0, #0
 8005ca4:	f43f aef5 	beq.w	8005a92 <_dtoa_r+0x43a>
 8005ca8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8005caa:	1e73      	subs	r3, r6, #1
 8005cac:	9315      	str	r3, [sp, #84]	@ 0x54
 8005cae:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005cb2:	2b30      	cmp	r3, #48	@ 0x30
 8005cb4:	d0f8      	beq.n	8005ca8 <_dtoa_r+0x650>
 8005cb6:	9f04      	ldr	r7, [sp, #16]
 8005cb8:	e73e      	b.n	8005b38 <_dtoa_r+0x4e0>
 8005cba:	4b9b      	ldr	r3, [pc, #620]	@ (8005f28 <_dtoa_r+0x8d0>)
 8005cbc:	f7fa fc9c 	bl	80005f8 <__aeabi_dmul>
 8005cc0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cc4:	e7bc      	b.n	8005c40 <_dtoa_r+0x5e8>
 8005cc6:	d10c      	bne.n	8005ce2 <_dtoa_r+0x68a>
 8005cc8:	4b98      	ldr	r3, [pc, #608]	@ (8005f2c <_dtoa_r+0x8d4>)
 8005cca:	2200      	movs	r2, #0
 8005ccc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005cd0:	f7fa fc92 	bl	80005f8 <__aeabi_dmul>
 8005cd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005cd8:	f7fa ff14 	bl	8000b04 <__aeabi_dcmpge>
 8005cdc:	2800      	cmp	r0, #0
 8005cde:	f000 8157 	beq.w	8005f90 <_dtoa_r+0x938>
 8005ce2:	2400      	movs	r4, #0
 8005ce4:	4625      	mov	r5, r4
 8005ce6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ce8:	43db      	mvns	r3, r3
 8005cea:	9304      	str	r3, [sp, #16]
 8005cec:	4656      	mov	r6, sl
 8005cee:	2700      	movs	r7, #0
 8005cf0:	4621      	mov	r1, r4
 8005cf2:	4658      	mov	r0, fp
 8005cf4:	f000 fbb4 	bl	8006460 <_Bfree>
 8005cf8:	2d00      	cmp	r5, #0
 8005cfa:	d0dc      	beq.n	8005cb6 <_dtoa_r+0x65e>
 8005cfc:	b12f      	cbz	r7, 8005d0a <_dtoa_r+0x6b2>
 8005cfe:	42af      	cmp	r7, r5
 8005d00:	d003      	beq.n	8005d0a <_dtoa_r+0x6b2>
 8005d02:	4639      	mov	r1, r7
 8005d04:	4658      	mov	r0, fp
 8005d06:	f000 fbab 	bl	8006460 <_Bfree>
 8005d0a:	4629      	mov	r1, r5
 8005d0c:	4658      	mov	r0, fp
 8005d0e:	f000 fba7 	bl	8006460 <_Bfree>
 8005d12:	e7d0      	b.n	8005cb6 <_dtoa_r+0x65e>
 8005d14:	9704      	str	r7, [sp, #16]
 8005d16:	4633      	mov	r3, r6
 8005d18:	461e      	mov	r6, r3
 8005d1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d1e:	2a39      	cmp	r2, #57	@ 0x39
 8005d20:	d107      	bne.n	8005d32 <_dtoa_r+0x6da>
 8005d22:	459a      	cmp	sl, r3
 8005d24:	d1f8      	bne.n	8005d18 <_dtoa_r+0x6c0>
 8005d26:	9a04      	ldr	r2, [sp, #16]
 8005d28:	3201      	adds	r2, #1
 8005d2a:	9204      	str	r2, [sp, #16]
 8005d2c:	2230      	movs	r2, #48	@ 0x30
 8005d2e:	f88a 2000 	strb.w	r2, [sl]
 8005d32:	781a      	ldrb	r2, [r3, #0]
 8005d34:	3201      	adds	r2, #1
 8005d36:	701a      	strb	r2, [r3, #0]
 8005d38:	e7bd      	b.n	8005cb6 <_dtoa_r+0x65e>
 8005d3a:	4b7b      	ldr	r3, [pc, #492]	@ (8005f28 <_dtoa_r+0x8d0>)
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	f7fa fc5b 	bl	80005f8 <__aeabi_dmul>
 8005d42:	2200      	movs	r2, #0
 8005d44:	2300      	movs	r3, #0
 8005d46:	4604      	mov	r4, r0
 8005d48:	460d      	mov	r5, r1
 8005d4a:	f7fa febd 	bl	8000ac8 <__aeabi_dcmpeq>
 8005d4e:	2800      	cmp	r0, #0
 8005d50:	f43f aebb 	beq.w	8005aca <_dtoa_r+0x472>
 8005d54:	e6f0      	b.n	8005b38 <_dtoa_r+0x4e0>
 8005d56:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005d58:	2a00      	cmp	r2, #0
 8005d5a:	f000 80db 	beq.w	8005f14 <_dtoa_r+0x8bc>
 8005d5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d60:	2a01      	cmp	r2, #1
 8005d62:	f300 80bf 	bgt.w	8005ee4 <_dtoa_r+0x88c>
 8005d66:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8005d68:	2a00      	cmp	r2, #0
 8005d6a:	f000 80b7 	beq.w	8005edc <_dtoa_r+0x884>
 8005d6e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005d72:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005d74:	4646      	mov	r6, r8
 8005d76:	9a08      	ldr	r2, [sp, #32]
 8005d78:	2101      	movs	r1, #1
 8005d7a:	441a      	add	r2, r3
 8005d7c:	4658      	mov	r0, fp
 8005d7e:	4498      	add	r8, r3
 8005d80:	9208      	str	r2, [sp, #32]
 8005d82:	f000 fc21 	bl	80065c8 <__i2b>
 8005d86:	4605      	mov	r5, r0
 8005d88:	b15e      	cbz	r6, 8005da2 <_dtoa_r+0x74a>
 8005d8a:	9b08      	ldr	r3, [sp, #32]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	dd08      	ble.n	8005da2 <_dtoa_r+0x74a>
 8005d90:	42b3      	cmp	r3, r6
 8005d92:	9a08      	ldr	r2, [sp, #32]
 8005d94:	bfa8      	it	ge
 8005d96:	4633      	movge	r3, r6
 8005d98:	eba8 0803 	sub.w	r8, r8, r3
 8005d9c:	1af6      	subs	r6, r6, r3
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	9308      	str	r3, [sp, #32]
 8005da2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005da4:	b1f3      	cbz	r3, 8005de4 <_dtoa_r+0x78c>
 8005da6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 80b7 	beq.w	8005f1c <_dtoa_r+0x8c4>
 8005dae:	b18c      	cbz	r4, 8005dd4 <_dtoa_r+0x77c>
 8005db0:	4629      	mov	r1, r5
 8005db2:	4622      	mov	r2, r4
 8005db4:	4658      	mov	r0, fp
 8005db6:	f000 fcc7 	bl	8006748 <__pow5mult>
 8005dba:	464a      	mov	r2, r9
 8005dbc:	4601      	mov	r1, r0
 8005dbe:	4605      	mov	r5, r0
 8005dc0:	4658      	mov	r0, fp
 8005dc2:	f000 fc17 	bl	80065f4 <__multiply>
 8005dc6:	4649      	mov	r1, r9
 8005dc8:	9004      	str	r0, [sp, #16]
 8005dca:	4658      	mov	r0, fp
 8005dcc:	f000 fb48 	bl	8006460 <_Bfree>
 8005dd0:	9b04      	ldr	r3, [sp, #16]
 8005dd2:	4699      	mov	r9, r3
 8005dd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005dd6:	1b1a      	subs	r2, r3, r4
 8005dd8:	d004      	beq.n	8005de4 <_dtoa_r+0x78c>
 8005dda:	4649      	mov	r1, r9
 8005ddc:	4658      	mov	r0, fp
 8005dde:	f000 fcb3 	bl	8006748 <__pow5mult>
 8005de2:	4681      	mov	r9, r0
 8005de4:	2101      	movs	r1, #1
 8005de6:	4658      	mov	r0, fp
 8005de8:	f000 fbee 	bl	80065c8 <__i2b>
 8005dec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005dee:	4604      	mov	r4, r0
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	f000 81cf 	beq.w	8006194 <_dtoa_r+0xb3c>
 8005df6:	461a      	mov	r2, r3
 8005df8:	4601      	mov	r1, r0
 8005dfa:	4658      	mov	r0, fp
 8005dfc:	f000 fca4 	bl	8006748 <__pow5mult>
 8005e00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	4604      	mov	r4, r0
 8005e06:	f300 8095 	bgt.w	8005f34 <_dtoa_r+0x8dc>
 8005e0a:	9b02      	ldr	r3, [sp, #8]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f040 8087 	bne.w	8005f20 <_dtoa_r+0x8c8>
 8005e12:	9b03      	ldr	r3, [sp, #12]
 8005e14:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	f040 8089 	bne.w	8005f30 <_dtoa_r+0x8d8>
 8005e1e:	9b03      	ldr	r3, [sp, #12]
 8005e20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e24:	0d1b      	lsrs	r3, r3, #20
 8005e26:	051b      	lsls	r3, r3, #20
 8005e28:	b12b      	cbz	r3, 8005e36 <_dtoa_r+0x7de>
 8005e2a:	9b08      	ldr	r3, [sp, #32]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	9308      	str	r3, [sp, #32]
 8005e30:	f108 0801 	add.w	r8, r8, #1
 8005e34:	2301      	movs	r3, #1
 8005e36:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	f000 81b0 	beq.w	80061a0 <_dtoa_r+0xb48>
 8005e40:	6923      	ldr	r3, [r4, #16]
 8005e42:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005e46:	6918      	ldr	r0, [r3, #16]
 8005e48:	f000 fb72 	bl	8006530 <__hi0bits>
 8005e4c:	f1c0 0020 	rsb	r0, r0, #32
 8005e50:	9b08      	ldr	r3, [sp, #32]
 8005e52:	4418      	add	r0, r3
 8005e54:	f010 001f 	ands.w	r0, r0, #31
 8005e58:	d077      	beq.n	8005f4a <_dtoa_r+0x8f2>
 8005e5a:	f1c0 0320 	rsb	r3, r0, #32
 8005e5e:	2b04      	cmp	r3, #4
 8005e60:	dd6b      	ble.n	8005f3a <_dtoa_r+0x8e2>
 8005e62:	9b08      	ldr	r3, [sp, #32]
 8005e64:	f1c0 001c 	rsb	r0, r0, #28
 8005e68:	4403      	add	r3, r0
 8005e6a:	4480      	add	r8, r0
 8005e6c:	4406      	add	r6, r0
 8005e6e:	9308      	str	r3, [sp, #32]
 8005e70:	f1b8 0f00 	cmp.w	r8, #0
 8005e74:	dd05      	ble.n	8005e82 <_dtoa_r+0x82a>
 8005e76:	4649      	mov	r1, r9
 8005e78:	4642      	mov	r2, r8
 8005e7a:	4658      	mov	r0, fp
 8005e7c:	f000 fcbe 	bl	80067fc <__lshift>
 8005e80:	4681      	mov	r9, r0
 8005e82:	9b08      	ldr	r3, [sp, #32]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	dd05      	ble.n	8005e94 <_dtoa_r+0x83c>
 8005e88:	4621      	mov	r1, r4
 8005e8a:	461a      	mov	r2, r3
 8005e8c:	4658      	mov	r0, fp
 8005e8e:	f000 fcb5 	bl	80067fc <__lshift>
 8005e92:	4604      	mov	r4, r0
 8005e94:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d059      	beq.n	8005f4e <_dtoa_r+0x8f6>
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	4648      	mov	r0, r9
 8005e9e:	f000 fd19 	bl	80068d4 <__mcmp>
 8005ea2:	2800      	cmp	r0, #0
 8005ea4:	da53      	bge.n	8005f4e <_dtoa_r+0x8f6>
 8005ea6:	1e7b      	subs	r3, r7, #1
 8005ea8:	9304      	str	r3, [sp, #16]
 8005eaa:	4649      	mov	r1, r9
 8005eac:	2300      	movs	r3, #0
 8005eae:	220a      	movs	r2, #10
 8005eb0:	4658      	mov	r0, fp
 8005eb2:	f000 faf7 	bl	80064a4 <__multadd>
 8005eb6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005eb8:	4681      	mov	r9, r0
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	f000 8172 	beq.w	80061a4 <_dtoa_r+0xb4c>
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	4629      	mov	r1, r5
 8005ec4:	220a      	movs	r2, #10
 8005ec6:	4658      	mov	r0, fp
 8005ec8:	f000 faec 	bl	80064a4 <__multadd>
 8005ecc:	9b00      	ldr	r3, [sp, #0]
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	4605      	mov	r5, r0
 8005ed2:	dc67      	bgt.n	8005fa4 <_dtoa_r+0x94c>
 8005ed4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	dc41      	bgt.n	8005f5e <_dtoa_r+0x906>
 8005eda:	e063      	b.n	8005fa4 <_dtoa_r+0x94c>
 8005edc:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8005ede:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005ee2:	e746      	b.n	8005d72 <_dtoa_r+0x71a>
 8005ee4:	9b07      	ldr	r3, [sp, #28]
 8005ee6:	1e5c      	subs	r4, r3, #1
 8005ee8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005eea:	42a3      	cmp	r3, r4
 8005eec:	bfbf      	itttt	lt
 8005eee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8005ef0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8005ef2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8005ef4:	1ae3      	sublt	r3, r4, r3
 8005ef6:	bfb4      	ite	lt
 8005ef8:	18d2      	addlt	r2, r2, r3
 8005efa:	1b1c      	subge	r4, r3, r4
 8005efc:	9b07      	ldr	r3, [sp, #28]
 8005efe:	bfbc      	itt	lt
 8005f00:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8005f02:	2400      	movlt	r4, #0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	bfb5      	itete	lt
 8005f08:	eba8 0603 	sublt.w	r6, r8, r3
 8005f0c:	9b07      	ldrge	r3, [sp, #28]
 8005f0e:	2300      	movlt	r3, #0
 8005f10:	4646      	movge	r6, r8
 8005f12:	e730      	b.n	8005d76 <_dtoa_r+0x71e>
 8005f14:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005f16:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005f18:	4646      	mov	r6, r8
 8005f1a:	e735      	b.n	8005d88 <_dtoa_r+0x730>
 8005f1c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005f1e:	e75c      	b.n	8005dda <_dtoa_r+0x782>
 8005f20:	2300      	movs	r3, #0
 8005f22:	e788      	b.n	8005e36 <_dtoa_r+0x7de>
 8005f24:	3fe00000 	.word	0x3fe00000
 8005f28:	40240000 	.word	0x40240000
 8005f2c:	40140000 	.word	0x40140000
 8005f30:	9b02      	ldr	r3, [sp, #8]
 8005f32:	e780      	b.n	8005e36 <_dtoa_r+0x7de>
 8005f34:	2300      	movs	r3, #0
 8005f36:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f38:	e782      	b.n	8005e40 <_dtoa_r+0x7e8>
 8005f3a:	d099      	beq.n	8005e70 <_dtoa_r+0x818>
 8005f3c:	9a08      	ldr	r2, [sp, #32]
 8005f3e:	331c      	adds	r3, #28
 8005f40:	441a      	add	r2, r3
 8005f42:	4498      	add	r8, r3
 8005f44:	441e      	add	r6, r3
 8005f46:	9208      	str	r2, [sp, #32]
 8005f48:	e792      	b.n	8005e70 <_dtoa_r+0x818>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	e7f6      	b.n	8005f3c <_dtoa_r+0x8e4>
 8005f4e:	9b07      	ldr	r3, [sp, #28]
 8005f50:	9704      	str	r7, [sp, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	dc20      	bgt.n	8005f98 <_dtoa_r+0x940>
 8005f56:	9300      	str	r3, [sp, #0]
 8005f58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f5a:	2b02      	cmp	r3, #2
 8005f5c:	dd1e      	ble.n	8005f9c <_dtoa_r+0x944>
 8005f5e:	9b00      	ldr	r3, [sp, #0]
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	f47f aec0 	bne.w	8005ce6 <_dtoa_r+0x68e>
 8005f66:	4621      	mov	r1, r4
 8005f68:	2205      	movs	r2, #5
 8005f6a:	4658      	mov	r0, fp
 8005f6c:	f000 fa9a 	bl	80064a4 <__multadd>
 8005f70:	4601      	mov	r1, r0
 8005f72:	4604      	mov	r4, r0
 8005f74:	4648      	mov	r0, r9
 8005f76:	f000 fcad 	bl	80068d4 <__mcmp>
 8005f7a:	2800      	cmp	r0, #0
 8005f7c:	f77f aeb3 	ble.w	8005ce6 <_dtoa_r+0x68e>
 8005f80:	4656      	mov	r6, sl
 8005f82:	2331      	movs	r3, #49	@ 0x31
 8005f84:	f806 3b01 	strb.w	r3, [r6], #1
 8005f88:	9b04      	ldr	r3, [sp, #16]
 8005f8a:	3301      	adds	r3, #1
 8005f8c:	9304      	str	r3, [sp, #16]
 8005f8e:	e6ae      	b.n	8005cee <_dtoa_r+0x696>
 8005f90:	9c07      	ldr	r4, [sp, #28]
 8005f92:	9704      	str	r7, [sp, #16]
 8005f94:	4625      	mov	r5, r4
 8005f96:	e7f3      	b.n	8005f80 <_dtoa_r+0x928>
 8005f98:	9b07      	ldr	r3, [sp, #28]
 8005f9a:	9300      	str	r3, [sp, #0]
 8005f9c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	f000 8104 	beq.w	80061ac <_dtoa_r+0xb54>
 8005fa4:	2e00      	cmp	r6, #0
 8005fa6:	dd05      	ble.n	8005fb4 <_dtoa_r+0x95c>
 8005fa8:	4629      	mov	r1, r5
 8005faa:	4632      	mov	r2, r6
 8005fac:	4658      	mov	r0, fp
 8005fae:	f000 fc25 	bl	80067fc <__lshift>
 8005fb2:	4605      	mov	r5, r0
 8005fb4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d05a      	beq.n	8006070 <_dtoa_r+0xa18>
 8005fba:	6869      	ldr	r1, [r5, #4]
 8005fbc:	4658      	mov	r0, fp
 8005fbe:	f000 fa0f 	bl	80063e0 <_Balloc>
 8005fc2:	4606      	mov	r6, r0
 8005fc4:	b928      	cbnz	r0, 8005fd2 <_dtoa_r+0x97a>
 8005fc6:	4b84      	ldr	r3, [pc, #528]	@ (80061d8 <_dtoa_r+0xb80>)
 8005fc8:	4602      	mov	r2, r0
 8005fca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8005fce:	f7ff bb5a 	b.w	8005686 <_dtoa_r+0x2e>
 8005fd2:	692a      	ldr	r2, [r5, #16]
 8005fd4:	3202      	adds	r2, #2
 8005fd6:	0092      	lsls	r2, r2, #2
 8005fd8:	f105 010c 	add.w	r1, r5, #12
 8005fdc:	300c      	adds	r0, #12
 8005fde:	f000 ffaf 	bl	8006f40 <memcpy>
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	4631      	mov	r1, r6
 8005fe6:	4658      	mov	r0, fp
 8005fe8:	f000 fc08 	bl	80067fc <__lshift>
 8005fec:	f10a 0301 	add.w	r3, sl, #1
 8005ff0:	9307      	str	r3, [sp, #28]
 8005ff2:	9b00      	ldr	r3, [sp, #0]
 8005ff4:	4453      	add	r3, sl
 8005ff6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ff8:	9b02      	ldr	r3, [sp, #8]
 8005ffa:	f003 0301 	and.w	r3, r3, #1
 8005ffe:	462f      	mov	r7, r5
 8006000:	930a      	str	r3, [sp, #40]	@ 0x28
 8006002:	4605      	mov	r5, r0
 8006004:	9b07      	ldr	r3, [sp, #28]
 8006006:	4621      	mov	r1, r4
 8006008:	3b01      	subs	r3, #1
 800600a:	4648      	mov	r0, r9
 800600c:	9300      	str	r3, [sp, #0]
 800600e:	f7ff fa98 	bl	8005542 <quorem>
 8006012:	4639      	mov	r1, r7
 8006014:	9002      	str	r0, [sp, #8]
 8006016:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800601a:	4648      	mov	r0, r9
 800601c:	f000 fc5a 	bl	80068d4 <__mcmp>
 8006020:	462a      	mov	r2, r5
 8006022:	9008      	str	r0, [sp, #32]
 8006024:	4621      	mov	r1, r4
 8006026:	4658      	mov	r0, fp
 8006028:	f000 fc70 	bl	800690c <__mdiff>
 800602c:	68c2      	ldr	r2, [r0, #12]
 800602e:	4606      	mov	r6, r0
 8006030:	bb02      	cbnz	r2, 8006074 <_dtoa_r+0xa1c>
 8006032:	4601      	mov	r1, r0
 8006034:	4648      	mov	r0, r9
 8006036:	f000 fc4d 	bl	80068d4 <__mcmp>
 800603a:	4602      	mov	r2, r0
 800603c:	4631      	mov	r1, r6
 800603e:	4658      	mov	r0, fp
 8006040:	920e      	str	r2, [sp, #56]	@ 0x38
 8006042:	f000 fa0d 	bl	8006460 <_Bfree>
 8006046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006048:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800604a:	9e07      	ldr	r6, [sp, #28]
 800604c:	ea43 0102 	orr.w	r1, r3, r2
 8006050:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006052:	4319      	orrs	r1, r3
 8006054:	d110      	bne.n	8006078 <_dtoa_r+0xa20>
 8006056:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800605a:	d029      	beq.n	80060b0 <_dtoa_r+0xa58>
 800605c:	9b08      	ldr	r3, [sp, #32]
 800605e:	2b00      	cmp	r3, #0
 8006060:	dd02      	ble.n	8006068 <_dtoa_r+0xa10>
 8006062:	9b02      	ldr	r3, [sp, #8]
 8006064:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006068:	9b00      	ldr	r3, [sp, #0]
 800606a:	f883 8000 	strb.w	r8, [r3]
 800606e:	e63f      	b.n	8005cf0 <_dtoa_r+0x698>
 8006070:	4628      	mov	r0, r5
 8006072:	e7bb      	b.n	8005fec <_dtoa_r+0x994>
 8006074:	2201      	movs	r2, #1
 8006076:	e7e1      	b.n	800603c <_dtoa_r+0x9e4>
 8006078:	9b08      	ldr	r3, [sp, #32]
 800607a:	2b00      	cmp	r3, #0
 800607c:	db04      	blt.n	8006088 <_dtoa_r+0xa30>
 800607e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006080:	430b      	orrs	r3, r1
 8006082:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006084:	430b      	orrs	r3, r1
 8006086:	d120      	bne.n	80060ca <_dtoa_r+0xa72>
 8006088:	2a00      	cmp	r2, #0
 800608a:	dded      	ble.n	8006068 <_dtoa_r+0xa10>
 800608c:	4649      	mov	r1, r9
 800608e:	2201      	movs	r2, #1
 8006090:	4658      	mov	r0, fp
 8006092:	f000 fbb3 	bl	80067fc <__lshift>
 8006096:	4621      	mov	r1, r4
 8006098:	4681      	mov	r9, r0
 800609a:	f000 fc1b 	bl	80068d4 <__mcmp>
 800609e:	2800      	cmp	r0, #0
 80060a0:	dc03      	bgt.n	80060aa <_dtoa_r+0xa52>
 80060a2:	d1e1      	bne.n	8006068 <_dtoa_r+0xa10>
 80060a4:	f018 0f01 	tst.w	r8, #1
 80060a8:	d0de      	beq.n	8006068 <_dtoa_r+0xa10>
 80060aa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060ae:	d1d8      	bne.n	8006062 <_dtoa_r+0xa0a>
 80060b0:	9a00      	ldr	r2, [sp, #0]
 80060b2:	2339      	movs	r3, #57	@ 0x39
 80060b4:	7013      	strb	r3, [r2, #0]
 80060b6:	4633      	mov	r3, r6
 80060b8:	461e      	mov	r6, r3
 80060ba:	3b01      	subs	r3, #1
 80060bc:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80060c0:	2a39      	cmp	r2, #57	@ 0x39
 80060c2:	d052      	beq.n	800616a <_dtoa_r+0xb12>
 80060c4:	3201      	adds	r2, #1
 80060c6:	701a      	strb	r2, [r3, #0]
 80060c8:	e612      	b.n	8005cf0 <_dtoa_r+0x698>
 80060ca:	2a00      	cmp	r2, #0
 80060cc:	dd07      	ble.n	80060de <_dtoa_r+0xa86>
 80060ce:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80060d2:	d0ed      	beq.n	80060b0 <_dtoa_r+0xa58>
 80060d4:	9a00      	ldr	r2, [sp, #0]
 80060d6:	f108 0301 	add.w	r3, r8, #1
 80060da:	7013      	strb	r3, [r2, #0]
 80060dc:	e608      	b.n	8005cf0 <_dtoa_r+0x698>
 80060de:	9b07      	ldr	r3, [sp, #28]
 80060e0:	9a07      	ldr	r2, [sp, #28]
 80060e2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80060e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060e8:	4293      	cmp	r3, r2
 80060ea:	d028      	beq.n	800613e <_dtoa_r+0xae6>
 80060ec:	4649      	mov	r1, r9
 80060ee:	2300      	movs	r3, #0
 80060f0:	220a      	movs	r2, #10
 80060f2:	4658      	mov	r0, fp
 80060f4:	f000 f9d6 	bl	80064a4 <__multadd>
 80060f8:	42af      	cmp	r7, r5
 80060fa:	4681      	mov	r9, r0
 80060fc:	f04f 0300 	mov.w	r3, #0
 8006100:	f04f 020a 	mov.w	r2, #10
 8006104:	4639      	mov	r1, r7
 8006106:	4658      	mov	r0, fp
 8006108:	d107      	bne.n	800611a <_dtoa_r+0xac2>
 800610a:	f000 f9cb 	bl	80064a4 <__multadd>
 800610e:	4607      	mov	r7, r0
 8006110:	4605      	mov	r5, r0
 8006112:	9b07      	ldr	r3, [sp, #28]
 8006114:	3301      	adds	r3, #1
 8006116:	9307      	str	r3, [sp, #28]
 8006118:	e774      	b.n	8006004 <_dtoa_r+0x9ac>
 800611a:	f000 f9c3 	bl	80064a4 <__multadd>
 800611e:	4629      	mov	r1, r5
 8006120:	4607      	mov	r7, r0
 8006122:	2300      	movs	r3, #0
 8006124:	220a      	movs	r2, #10
 8006126:	4658      	mov	r0, fp
 8006128:	f000 f9bc 	bl	80064a4 <__multadd>
 800612c:	4605      	mov	r5, r0
 800612e:	e7f0      	b.n	8006112 <_dtoa_r+0xaba>
 8006130:	9b00      	ldr	r3, [sp, #0]
 8006132:	2b00      	cmp	r3, #0
 8006134:	bfcc      	ite	gt
 8006136:	461e      	movgt	r6, r3
 8006138:	2601      	movle	r6, #1
 800613a:	4456      	add	r6, sl
 800613c:	2700      	movs	r7, #0
 800613e:	4649      	mov	r1, r9
 8006140:	2201      	movs	r2, #1
 8006142:	4658      	mov	r0, fp
 8006144:	f000 fb5a 	bl	80067fc <__lshift>
 8006148:	4621      	mov	r1, r4
 800614a:	4681      	mov	r9, r0
 800614c:	f000 fbc2 	bl	80068d4 <__mcmp>
 8006150:	2800      	cmp	r0, #0
 8006152:	dcb0      	bgt.n	80060b6 <_dtoa_r+0xa5e>
 8006154:	d102      	bne.n	800615c <_dtoa_r+0xb04>
 8006156:	f018 0f01 	tst.w	r8, #1
 800615a:	d1ac      	bne.n	80060b6 <_dtoa_r+0xa5e>
 800615c:	4633      	mov	r3, r6
 800615e:	461e      	mov	r6, r3
 8006160:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006164:	2a30      	cmp	r2, #48	@ 0x30
 8006166:	d0fa      	beq.n	800615e <_dtoa_r+0xb06>
 8006168:	e5c2      	b.n	8005cf0 <_dtoa_r+0x698>
 800616a:	459a      	cmp	sl, r3
 800616c:	d1a4      	bne.n	80060b8 <_dtoa_r+0xa60>
 800616e:	9b04      	ldr	r3, [sp, #16]
 8006170:	3301      	adds	r3, #1
 8006172:	9304      	str	r3, [sp, #16]
 8006174:	2331      	movs	r3, #49	@ 0x31
 8006176:	f88a 3000 	strb.w	r3, [sl]
 800617a:	e5b9      	b.n	8005cf0 <_dtoa_r+0x698>
 800617c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800617e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80061dc <_dtoa_r+0xb84>
 8006182:	b11b      	cbz	r3, 800618c <_dtoa_r+0xb34>
 8006184:	f10a 0308 	add.w	r3, sl, #8
 8006188:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800618a:	6013      	str	r3, [r2, #0]
 800618c:	4650      	mov	r0, sl
 800618e:	b019      	add	sp, #100	@ 0x64
 8006190:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006194:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006196:	2b01      	cmp	r3, #1
 8006198:	f77f ae37 	ble.w	8005e0a <_dtoa_r+0x7b2>
 800619c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800619e:	930a      	str	r3, [sp, #40]	@ 0x28
 80061a0:	2001      	movs	r0, #1
 80061a2:	e655      	b.n	8005e50 <_dtoa_r+0x7f8>
 80061a4:	9b00      	ldr	r3, [sp, #0]
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	f77f aed6 	ble.w	8005f58 <_dtoa_r+0x900>
 80061ac:	4656      	mov	r6, sl
 80061ae:	4621      	mov	r1, r4
 80061b0:	4648      	mov	r0, r9
 80061b2:	f7ff f9c6 	bl	8005542 <quorem>
 80061b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80061ba:	f806 8b01 	strb.w	r8, [r6], #1
 80061be:	9b00      	ldr	r3, [sp, #0]
 80061c0:	eba6 020a 	sub.w	r2, r6, sl
 80061c4:	4293      	cmp	r3, r2
 80061c6:	ddb3      	ble.n	8006130 <_dtoa_r+0xad8>
 80061c8:	4649      	mov	r1, r9
 80061ca:	2300      	movs	r3, #0
 80061cc:	220a      	movs	r2, #10
 80061ce:	4658      	mov	r0, fp
 80061d0:	f000 f968 	bl	80064a4 <__multadd>
 80061d4:	4681      	mov	r9, r0
 80061d6:	e7ea      	b.n	80061ae <_dtoa_r+0xb56>
 80061d8:	080076f0 	.word	0x080076f0
 80061dc:	08007674 	.word	0x08007674

080061e0 <_free_r>:
 80061e0:	b538      	push	{r3, r4, r5, lr}
 80061e2:	4605      	mov	r5, r0
 80061e4:	2900      	cmp	r1, #0
 80061e6:	d041      	beq.n	800626c <_free_r+0x8c>
 80061e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80061ec:	1f0c      	subs	r4, r1, #4
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	bfb8      	it	lt
 80061f2:	18e4      	addlt	r4, r4, r3
 80061f4:	f000 f8e8 	bl	80063c8 <__malloc_lock>
 80061f8:	4a1d      	ldr	r2, [pc, #116]	@ (8006270 <_free_r+0x90>)
 80061fa:	6813      	ldr	r3, [r2, #0]
 80061fc:	b933      	cbnz	r3, 800620c <_free_r+0x2c>
 80061fe:	6063      	str	r3, [r4, #4]
 8006200:	6014      	str	r4, [r2, #0]
 8006202:	4628      	mov	r0, r5
 8006204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006208:	f000 b8e4 	b.w	80063d4 <__malloc_unlock>
 800620c:	42a3      	cmp	r3, r4
 800620e:	d908      	bls.n	8006222 <_free_r+0x42>
 8006210:	6820      	ldr	r0, [r4, #0]
 8006212:	1821      	adds	r1, r4, r0
 8006214:	428b      	cmp	r3, r1
 8006216:	bf01      	itttt	eq
 8006218:	6819      	ldreq	r1, [r3, #0]
 800621a:	685b      	ldreq	r3, [r3, #4]
 800621c:	1809      	addeq	r1, r1, r0
 800621e:	6021      	streq	r1, [r4, #0]
 8006220:	e7ed      	b.n	80061fe <_free_r+0x1e>
 8006222:	461a      	mov	r2, r3
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	b10b      	cbz	r3, 800622c <_free_r+0x4c>
 8006228:	42a3      	cmp	r3, r4
 800622a:	d9fa      	bls.n	8006222 <_free_r+0x42>
 800622c:	6811      	ldr	r1, [r2, #0]
 800622e:	1850      	adds	r0, r2, r1
 8006230:	42a0      	cmp	r0, r4
 8006232:	d10b      	bne.n	800624c <_free_r+0x6c>
 8006234:	6820      	ldr	r0, [r4, #0]
 8006236:	4401      	add	r1, r0
 8006238:	1850      	adds	r0, r2, r1
 800623a:	4283      	cmp	r3, r0
 800623c:	6011      	str	r1, [r2, #0]
 800623e:	d1e0      	bne.n	8006202 <_free_r+0x22>
 8006240:	6818      	ldr	r0, [r3, #0]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	6053      	str	r3, [r2, #4]
 8006246:	4408      	add	r0, r1
 8006248:	6010      	str	r0, [r2, #0]
 800624a:	e7da      	b.n	8006202 <_free_r+0x22>
 800624c:	d902      	bls.n	8006254 <_free_r+0x74>
 800624e:	230c      	movs	r3, #12
 8006250:	602b      	str	r3, [r5, #0]
 8006252:	e7d6      	b.n	8006202 <_free_r+0x22>
 8006254:	6820      	ldr	r0, [r4, #0]
 8006256:	1821      	adds	r1, r4, r0
 8006258:	428b      	cmp	r3, r1
 800625a:	bf04      	itt	eq
 800625c:	6819      	ldreq	r1, [r3, #0]
 800625e:	685b      	ldreq	r3, [r3, #4]
 8006260:	6063      	str	r3, [r4, #4]
 8006262:	bf04      	itt	eq
 8006264:	1809      	addeq	r1, r1, r0
 8006266:	6021      	streq	r1, [r4, #0]
 8006268:	6054      	str	r4, [r2, #4]
 800626a:	e7ca      	b.n	8006202 <_free_r+0x22>
 800626c:	bd38      	pop	{r3, r4, r5, pc}
 800626e:	bf00      	nop
 8006270:	20000430 	.word	0x20000430

08006274 <malloc>:
 8006274:	4b02      	ldr	r3, [pc, #8]	@ (8006280 <malloc+0xc>)
 8006276:	4601      	mov	r1, r0
 8006278:	6818      	ldr	r0, [r3, #0]
 800627a:	f000 b825 	b.w	80062c8 <_malloc_r>
 800627e:	bf00      	nop
 8006280:	20000018 	.word	0x20000018

08006284 <sbrk_aligned>:
 8006284:	b570      	push	{r4, r5, r6, lr}
 8006286:	4e0f      	ldr	r6, [pc, #60]	@ (80062c4 <sbrk_aligned+0x40>)
 8006288:	460c      	mov	r4, r1
 800628a:	6831      	ldr	r1, [r6, #0]
 800628c:	4605      	mov	r5, r0
 800628e:	b911      	cbnz	r1, 8006296 <sbrk_aligned+0x12>
 8006290:	f000 fe46 	bl	8006f20 <_sbrk_r>
 8006294:	6030      	str	r0, [r6, #0]
 8006296:	4621      	mov	r1, r4
 8006298:	4628      	mov	r0, r5
 800629a:	f000 fe41 	bl	8006f20 <_sbrk_r>
 800629e:	1c43      	adds	r3, r0, #1
 80062a0:	d103      	bne.n	80062aa <sbrk_aligned+0x26>
 80062a2:	f04f 34ff 	mov.w	r4, #4294967295
 80062a6:	4620      	mov	r0, r4
 80062a8:	bd70      	pop	{r4, r5, r6, pc}
 80062aa:	1cc4      	adds	r4, r0, #3
 80062ac:	f024 0403 	bic.w	r4, r4, #3
 80062b0:	42a0      	cmp	r0, r4
 80062b2:	d0f8      	beq.n	80062a6 <sbrk_aligned+0x22>
 80062b4:	1a21      	subs	r1, r4, r0
 80062b6:	4628      	mov	r0, r5
 80062b8:	f000 fe32 	bl	8006f20 <_sbrk_r>
 80062bc:	3001      	adds	r0, #1
 80062be:	d1f2      	bne.n	80062a6 <sbrk_aligned+0x22>
 80062c0:	e7ef      	b.n	80062a2 <sbrk_aligned+0x1e>
 80062c2:	bf00      	nop
 80062c4:	2000042c 	.word	0x2000042c

080062c8 <_malloc_r>:
 80062c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80062cc:	1ccd      	adds	r5, r1, #3
 80062ce:	f025 0503 	bic.w	r5, r5, #3
 80062d2:	3508      	adds	r5, #8
 80062d4:	2d0c      	cmp	r5, #12
 80062d6:	bf38      	it	cc
 80062d8:	250c      	movcc	r5, #12
 80062da:	2d00      	cmp	r5, #0
 80062dc:	4606      	mov	r6, r0
 80062de:	db01      	blt.n	80062e4 <_malloc_r+0x1c>
 80062e0:	42a9      	cmp	r1, r5
 80062e2:	d904      	bls.n	80062ee <_malloc_r+0x26>
 80062e4:	230c      	movs	r3, #12
 80062e6:	6033      	str	r3, [r6, #0]
 80062e8:	2000      	movs	r0, #0
 80062ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80062ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80063c4 <_malloc_r+0xfc>
 80062f2:	f000 f869 	bl	80063c8 <__malloc_lock>
 80062f6:	f8d8 3000 	ldr.w	r3, [r8]
 80062fa:	461c      	mov	r4, r3
 80062fc:	bb44      	cbnz	r4, 8006350 <_malloc_r+0x88>
 80062fe:	4629      	mov	r1, r5
 8006300:	4630      	mov	r0, r6
 8006302:	f7ff ffbf 	bl	8006284 <sbrk_aligned>
 8006306:	1c43      	adds	r3, r0, #1
 8006308:	4604      	mov	r4, r0
 800630a:	d158      	bne.n	80063be <_malloc_r+0xf6>
 800630c:	f8d8 4000 	ldr.w	r4, [r8]
 8006310:	4627      	mov	r7, r4
 8006312:	2f00      	cmp	r7, #0
 8006314:	d143      	bne.n	800639e <_malloc_r+0xd6>
 8006316:	2c00      	cmp	r4, #0
 8006318:	d04b      	beq.n	80063b2 <_malloc_r+0xea>
 800631a:	6823      	ldr	r3, [r4, #0]
 800631c:	4639      	mov	r1, r7
 800631e:	4630      	mov	r0, r6
 8006320:	eb04 0903 	add.w	r9, r4, r3
 8006324:	f000 fdfc 	bl	8006f20 <_sbrk_r>
 8006328:	4581      	cmp	r9, r0
 800632a:	d142      	bne.n	80063b2 <_malloc_r+0xea>
 800632c:	6821      	ldr	r1, [r4, #0]
 800632e:	1a6d      	subs	r5, r5, r1
 8006330:	4629      	mov	r1, r5
 8006332:	4630      	mov	r0, r6
 8006334:	f7ff ffa6 	bl	8006284 <sbrk_aligned>
 8006338:	3001      	adds	r0, #1
 800633a:	d03a      	beq.n	80063b2 <_malloc_r+0xea>
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	442b      	add	r3, r5
 8006340:	6023      	str	r3, [r4, #0]
 8006342:	f8d8 3000 	ldr.w	r3, [r8]
 8006346:	685a      	ldr	r2, [r3, #4]
 8006348:	bb62      	cbnz	r2, 80063a4 <_malloc_r+0xdc>
 800634a:	f8c8 7000 	str.w	r7, [r8]
 800634e:	e00f      	b.n	8006370 <_malloc_r+0xa8>
 8006350:	6822      	ldr	r2, [r4, #0]
 8006352:	1b52      	subs	r2, r2, r5
 8006354:	d420      	bmi.n	8006398 <_malloc_r+0xd0>
 8006356:	2a0b      	cmp	r2, #11
 8006358:	d917      	bls.n	800638a <_malloc_r+0xc2>
 800635a:	1961      	adds	r1, r4, r5
 800635c:	42a3      	cmp	r3, r4
 800635e:	6025      	str	r5, [r4, #0]
 8006360:	bf18      	it	ne
 8006362:	6059      	strne	r1, [r3, #4]
 8006364:	6863      	ldr	r3, [r4, #4]
 8006366:	bf08      	it	eq
 8006368:	f8c8 1000 	streq.w	r1, [r8]
 800636c:	5162      	str	r2, [r4, r5]
 800636e:	604b      	str	r3, [r1, #4]
 8006370:	4630      	mov	r0, r6
 8006372:	f000 f82f 	bl	80063d4 <__malloc_unlock>
 8006376:	f104 000b 	add.w	r0, r4, #11
 800637a:	1d23      	adds	r3, r4, #4
 800637c:	f020 0007 	bic.w	r0, r0, #7
 8006380:	1ac2      	subs	r2, r0, r3
 8006382:	bf1c      	itt	ne
 8006384:	1a1b      	subne	r3, r3, r0
 8006386:	50a3      	strne	r3, [r4, r2]
 8006388:	e7af      	b.n	80062ea <_malloc_r+0x22>
 800638a:	6862      	ldr	r2, [r4, #4]
 800638c:	42a3      	cmp	r3, r4
 800638e:	bf0c      	ite	eq
 8006390:	f8c8 2000 	streq.w	r2, [r8]
 8006394:	605a      	strne	r2, [r3, #4]
 8006396:	e7eb      	b.n	8006370 <_malloc_r+0xa8>
 8006398:	4623      	mov	r3, r4
 800639a:	6864      	ldr	r4, [r4, #4]
 800639c:	e7ae      	b.n	80062fc <_malloc_r+0x34>
 800639e:	463c      	mov	r4, r7
 80063a0:	687f      	ldr	r7, [r7, #4]
 80063a2:	e7b6      	b.n	8006312 <_malloc_r+0x4a>
 80063a4:	461a      	mov	r2, r3
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	42a3      	cmp	r3, r4
 80063aa:	d1fb      	bne.n	80063a4 <_malloc_r+0xdc>
 80063ac:	2300      	movs	r3, #0
 80063ae:	6053      	str	r3, [r2, #4]
 80063b0:	e7de      	b.n	8006370 <_malloc_r+0xa8>
 80063b2:	230c      	movs	r3, #12
 80063b4:	6033      	str	r3, [r6, #0]
 80063b6:	4630      	mov	r0, r6
 80063b8:	f000 f80c 	bl	80063d4 <__malloc_unlock>
 80063bc:	e794      	b.n	80062e8 <_malloc_r+0x20>
 80063be:	6005      	str	r5, [r0, #0]
 80063c0:	e7d6      	b.n	8006370 <_malloc_r+0xa8>
 80063c2:	bf00      	nop
 80063c4:	20000430 	.word	0x20000430

080063c8 <__malloc_lock>:
 80063c8:	4801      	ldr	r0, [pc, #4]	@ (80063d0 <__malloc_lock+0x8>)
 80063ca:	f7ff b8b8 	b.w	800553e <__retarget_lock_acquire_recursive>
 80063ce:	bf00      	nop
 80063d0:	20000428 	.word	0x20000428

080063d4 <__malloc_unlock>:
 80063d4:	4801      	ldr	r0, [pc, #4]	@ (80063dc <__malloc_unlock+0x8>)
 80063d6:	f7ff b8b3 	b.w	8005540 <__retarget_lock_release_recursive>
 80063da:	bf00      	nop
 80063dc:	20000428 	.word	0x20000428

080063e0 <_Balloc>:
 80063e0:	b570      	push	{r4, r5, r6, lr}
 80063e2:	69c6      	ldr	r6, [r0, #28]
 80063e4:	4604      	mov	r4, r0
 80063e6:	460d      	mov	r5, r1
 80063e8:	b976      	cbnz	r6, 8006408 <_Balloc+0x28>
 80063ea:	2010      	movs	r0, #16
 80063ec:	f7ff ff42 	bl	8006274 <malloc>
 80063f0:	4602      	mov	r2, r0
 80063f2:	61e0      	str	r0, [r4, #28]
 80063f4:	b920      	cbnz	r0, 8006400 <_Balloc+0x20>
 80063f6:	4b18      	ldr	r3, [pc, #96]	@ (8006458 <_Balloc+0x78>)
 80063f8:	4818      	ldr	r0, [pc, #96]	@ (800645c <_Balloc+0x7c>)
 80063fa:	216b      	movs	r1, #107	@ 0x6b
 80063fc:	f000 fdae 	bl	8006f5c <__assert_func>
 8006400:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006404:	6006      	str	r6, [r0, #0]
 8006406:	60c6      	str	r6, [r0, #12]
 8006408:	69e6      	ldr	r6, [r4, #28]
 800640a:	68f3      	ldr	r3, [r6, #12]
 800640c:	b183      	cbz	r3, 8006430 <_Balloc+0x50>
 800640e:	69e3      	ldr	r3, [r4, #28]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006416:	b9b8      	cbnz	r0, 8006448 <_Balloc+0x68>
 8006418:	2101      	movs	r1, #1
 800641a:	fa01 f605 	lsl.w	r6, r1, r5
 800641e:	1d72      	adds	r2, r6, #5
 8006420:	0092      	lsls	r2, r2, #2
 8006422:	4620      	mov	r0, r4
 8006424:	f000 fdb8 	bl	8006f98 <_calloc_r>
 8006428:	b160      	cbz	r0, 8006444 <_Balloc+0x64>
 800642a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800642e:	e00e      	b.n	800644e <_Balloc+0x6e>
 8006430:	2221      	movs	r2, #33	@ 0x21
 8006432:	2104      	movs	r1, #4
 8006434:	4620      	mov	r0, r4
 8006436:	f000 fdaf 	bl	8006f98 <_calloc_r>
 800643a:	69e3      	ldr	r3, [r4, #28]
 800643c:	60f0      	str	r0, [r6, #12]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1e4      	bne.n	800640e <_Balloc+0x2e>
 8006444:	2000      	movs	r0, #0
 8006446:	bd70      	pop	{r4, r5, r6, pc}
 8006448:	6802      	ldr	r2, [r0, #0]
 800644a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800644e:	2300      	movs	r3, #0
 8006450:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006454:	e7f7      	b.n	8006446 <_Balloc+0x66>
 8006456:	bf00      	nop
 8006458:	08007681 	.word	0x08007681
 800645c:	08007701 	.word	0x08007701

08006460 <_Bfree>:
 8006460:	b570      	push	{r4, r5, r6, lr}
 8006462:	69c6      	ldr	r6, [r0, #28]
 8006464:	4605      	mov	r5, r0
 8006466:	460c      	mov	r4, r1
 8006468:	b976      	cbnz	r6, 8006488 <_Bfree+0x28>
 800646a:	2010      	movs	r0, #16
 800646c:	f7ff ff02 	bl	8006274 <malloc>
 8006470:	4602      	mov	r2, r0
 8006472:	61e8      	str	r0, [r5, #28]
 8006474:	b920      	cbnz	r0, 8006480 <_Bfree+0x20>
 8006476:	4b09      	ldr	r3, [pc, #36]	@ (800649c <_Bfree+0x3c>)
 8006478:	4809      	ldr	r0, [pc, #36]	@ (80064a0 <_Bfree+0x40>)
 800647a:	218f      	movs	r1, #143	@ 0x8f
 800647c:	f000 fd6e 	bl	8006f5c <__assert_func>
 8006480:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006484:	6006      	str	r6, [r0, #0]
 8006486:	60c6      	str	r6, [r0, #12]
 8006488:	b13c      	cbz	r4, 800649a <_Bfree+0x3a>
 800648a:	69eb      	ldr	r3, [r5, #28]
 800648c:	6862      	ldr	r2, [r4, #4]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006494:	6021      	str	r1, [r4, #0]
 8006496:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800649a:	bd70      	pop	{r4, r5, r6, pc}
 800649c:	08007681 	.word	0x08007681
 80064a0:	08007701 	.word	0x08007701

080064a4 <__multadd>:
 80064a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064a8:	690d      	ldr	r5, [r1, #16]
 80064aa:	4607      	mov	r7, r0
 80064ac:	460c      	mov	r4, r1
 80064ae:	461e      	mov	r6, r3
 80064b0:	f101 0c14 	add.w	ip, r1, #20
 80064b4:	2000      	movs	r0, #0
 80064b6:	f8dc 3000 	ldr.w	r3, [ip]
 80064ba:	b299      	uxth	r1, r3
 80064bc:	fb02 6101 	mla	r1, r2, r1, r6
 80064c0:	0c1e      	lsrs	r6, r3, #16
 80064c2:	0c0b      	lsrs	r3, r1, #16
 80064c4:	fb02 3306 	mla	r3, r2, r6, r3
 80064c8:	b289      	uxth	r1, r1
 80064ca:	3001      	adds	r0, #1
 80064cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80064d0:	4285      	cmp	r5, r0
 80064d2:	f84c 1b04 	str.w	r1, [ip], #4
 80064d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80064da:	dcec      	bgt.n	80064b6 <__multadd+0x12>
 80064dc:	b30e      	cbz	r6, 8006522 <__multadd+0x7e>
 80064de:	68a3      	ldr	r3, [r4, #8]
 80064e0:	42ab      	cmp	r3, r5
 80064e2:	dc19      	bgt.n	8006518 <__multadd+0x74>
 80064e4:	6861      	ldr	r1, [r4, #4]
 80064e6:	4638      	mov	r0, r7
 80064e8:	3101      	adds	r1, #1
 80064ea:	f7ff ff79 	bl	80063e0 <_Balloc>
 80064ee:	4680      	mov	r8, r0
 80064f0:	b928      	cbnz	r0, 80064fe <__multadd+0x5a>
 80064f2:	4602      	mov	r2, r0
 80064f4:	4b0c      	ldr	r3, [pc, #48]	@ (8006528 <__multadd+0x84>)
 80064f6:	480d      	ldr	r0, [pc, #52]	@ (800652c <__multadd+0x88>)
 80064f8:	21ba      	movs	r1, #186	@ 0xba
 80064fa:	f000 fd2f 	bl	8006f5c <__assert_func>
 80064fe:	6922      	ldr	r2, [r4, #16]
 8006500:	3202      	adds	r2, #2
 8006502:	f104 010c 	add.w	r1, r4, #12
 8006506:	0092      	lsls	r2, r2, #2
 8006508:	300c      	adds	r0, #12
 800650a:	f000 fd19 	bl	8006f40 <memcpy>
 800650e:	4621      	mov	r1, r4
 8006510:	4638      	mov	r0, r7
 8006512:	f7ff ffa5 	bl	8006460 <_Bfree>
 8006516:	4644      	mov	r4, r8
 8006518:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800651c:	3501      	adds	r5, #1
 800651e:	615e      	str	r6, [r3, #20]
 8006520:	6125      	str	r5, [r4, #16]
 8006522:	4620      	mov	r0, r4
 8006524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006528:	080076f0 	.word	0x080076f0
 800652c:	08007701 	.word	0x08007701

08006530 <__hi0bits>:
 8006530:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006534:	4603      	mov	r3, r0
 8006536:	bf36      	itet	cc
 8006538:	0403      	lslcc	r3, r0, #16
 800653a:	2000      	movcs	r0, #0
 800653c:	2010      	movcc	r0, #16
 800653e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006542:	bf3c      	itt	cc
 8006544:	021b      	lslcc	r3, r3, #8
 8006546:	3008      	addcc	r0, #8
 8006548:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800654c:	bf3c      	itt	cc
 800654e:	011b      	lslcc	r3, r3, #4
 8006550:	3004      	addcc	r0, #4
 8006552:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006556:	bf3c      	itt	cc
 8006558:	009b      	lslcc	r3, r3, #2
 800655a:	3002      	addcc	r0, #2
 800655c:	2b00      	cmp	r3, #0
 800655e:	db05      	blt.n	800656c <__hi0bits+0x3c>
 8006560:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006564:	f100 0001 	add.w	r0, r0, #1
 8006568:	bf08      	it	eq
 800656a:	2020      	moveq	r0, #32
 800656c:	4770      	bx	lr

0800656e <__lo0bits>:
 800656e:	6803      	ldr	r3, [r0, #0]
 8006570:	4602      	mov	r2, r0
 8006572:	f013 0007 	ands.w	r0, r3, #7
 8006576:	d00b      	beq.n	8006590 <__lo0bits+0x22>
 8006578:	07d9      	lsls	r1, r3, #31
 800657a:	d421      	bmi.n	80065c0 <__lo0bits+0x52>
 800657c:	0798      	lsls	r0, r3, #30
 800657e:	bf49      	itett	mi
 8006580:	085b      	lsrmi	r3, r3, #1
 8006582:	089b      	lsrpl	r3, r3, #2
 8006584:	2001      	movmi	r0, #1
 8006586:	6013      	strmi	r3, [r2, #0]
 8006588:	bf5c      	itt	pl
 800658a:	6013      	strpl	r3, [r2, #0]
 800658c:	2002      	movpl	r0, #2
 800658e:	4770      	bx	lr
 8006590:	b299      	uxth	r1, r3
 8006592:	b909      	cbnz	r1, 8006598 <__lo0bits+0x2a>
 8006594:	0c1b      	lsrs	r3, r3, #16
 8006596:	2010      	movs	r0, #16
 8006598:	b2d9      	uxtb	r1, r3
 800659a:	b909      	cbnz	r1, 80065a0 <__lo0bits+0x32>
 800659c:	3008      	adds	r0, #8
 800659e:	0a1b      	lsrs	r3, r3, #8
 80065a0:	0719      	lsls	r1, r3, #28
 80065a2:	bf04      	itt	eq
 80065a4:	091b      	lsreq	r3, r3, #4
 80065a6:	3004      	addeq	r0, #4
 80065a8:	0799      	lsls	r1, r3, #30
 80065aa:	bf04      	itt	eq
 80065ac:	089b      	lsreq	r3, r3, #2
 80065ae:	3002      	addeq	r0, #2
 80065b0:	07d9      	lsls	r1, r3, #31
 80065b2:	d403      	bmi.n	80065bc <__lo0bits+0x4e>
 80065b4:	085b      	lsrs	r3, r3, #1
 80065b6:	f100 0001 	add.w	r0, r0, #1
 80065ba:	d003      	beq.n	80065c4 <__lo0bits+0x56>
 80065bc:	6013      	str	r3, [r2, #0]
 80065be:	4770      	bx	lr
 80065c0:	2000      	movs	r0, #0
 80065c2:	4770      	bx	lr
 80065c4:	2020      	movs	r0, #32
 80065c6:	4770      	bx	lr

080065c8 <__i2b>:
 80065c8:	b510      	push	{r4, lr}
 80065ca:	460c      	mov	r4, r1
 80065cc:	2101      	movs	r1, #1
 80065ce:	f7ff ff07 	bl	80063e0 <_Balloc>
 80065d2:	4602      	mov	r2, r0
 80065d4:	b928      	cbnz	r0, 80065e2 <__i2b+0x1a>
 80065d6:	4b05      	ldr	r3, [pc, #20]	@ (80065ec <__i2b+0x24>)
 80065d8:	4805      	ldr	r0, [pc, #20]	@ (80065f0 <__i2b+0x28>)
 80065da:	f240 1145 	movw	r1, #325	@ 0x145
 80065de:	f000 fcbd 	bl	8006f5c <__assert_func>
 80065e2:	2301      	movs	r3, #1
 80065e4:	6144      	str	r4, [r0, #20]
 80065e6:	6103      	str	r3, [r0, #16]
 80065e8:	bd10      	pop	{r4, pc}
 80065ea:	bf00      	nop
 80065ec:	080076f0 	.word	0x080076f0
 80065f0:	08007701 	.word	0x08007701

080065f4 <__multiply>:
 80065f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065f8:	4614      	mov	r4, r2
 80065fa:	690a      	ldr	r2, [r1, #16]
 80065fc:	6923      	ldr	r3, [r4, #16]
 80065fe:	429a      	cmp	r2, r3
 8006600:	bfa8      	it	ge
 8006602:	4623      	movge	r3, r4
 8006604:	460f      	mov	r7, r1
 8006606:	bfa4      	itt	ge
 8006608:	460c      	movge	r4, r1
 800660a:	461f      	movge	r7, r3
 800660c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8006610:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006614:	68a3      	ldr	r3, [r4, #8]
 8006616:	6861      	ldr	r1, [r4, #4]
 8006618:	eb0a 0609 	add.w	r6, sl, r9
 800661c:	42b3      	cmp	r3, r6
 800661e:	b085      	sub	sp, #20
 8006620:	bfb8      	it	lt
 8006622:	3101      	addlt	r1, #1
 8006624:	f7ff fedc 	bl	80063e0 <_Balloc>
 8006628:	b930      	cbnz	r0, 8006638 <__multiply+0x44>
 800662a:	4602      	mov	r2, r0
 800662c:	4b44      	ldr	r3, [pc, #272]	@ (8006740 <__multiply+0x14c>)
 800662e:	4845      	ldr	r0, [pc, #276]	@ (8006744 <__multiply+0x150>)
 8006630:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006634:	f000 fc92 	bl	8006f5c <__assert_func>
 8006638:	f100 0514 	add.w	r5, r0, #20
 800663c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006640:	462b      	mov	r3, r5
 8006642:	2200      	movs	r2, #0
 8006644:	4543      	cmp	r3, r8
 8006646:	d321      	bcc.n	800668c <__multiply+0x98>
 8006648:	f107 0114 	add.w	r1, r7, #20
 800664c:	f104 0214 	add.w	r2, r4, #20
 8006650:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006654:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006658:	9302      	str	r3, [sp, #8]
 800665a:	1b13      	subs	r3, r2, r4
 800665c:	3b15      	subs	r3, #21
 800665e:	f023 0303 	bic.w	r3, r3, #3
 8006662:	3304      	adds	r3, #4
 8006664:	f104 0715 	add.w	r7, r4, #21
 8006668:	42ba      	cmp	r2, r7
 800666a:	bf38      	it	cc
 800666c:	2304      	movcc	r3, #4
 800666e:	9301      	str	r3, [sp, #4]
 8006670:	9b02      	ldr	r3, [sp, #8]
 8006672:	9103      	str	r1, [sp, #12]
 8006674:	428b      	cmp	r3, r1
 8006676:	d80c      	bhi.n	8006692 <__multiply+0x9e>
 8006678:	2e00      	cmp	r6, #0
 800667a:	dd03      	ble.n	8006684 <__multiply+0x90>
 800667c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006680:	2b00      	cmp	r3, #0
 8006682:	d05b      	beq.n	800673c <__multiply+0x148>
 8006684:	6106      	str	r6, [r0, #16]
 8006686:	b005      	add	sp, #20
 8006688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800668c:	f843 2b04 	str.w	r2, [r3], #4
 8006690:	e7d8      	b.n	8006644 <__multiply+0x50>
 8006692:	f8b1 a000 	ldrh.w	sl, [r1]
 8006696:	f1ba 0f00 	cmp.w	sl, #0
 800669a:	d024      	beq.n	80066e6 <__multiply+0xf2>
 800669c:	f104 0e14 	add.w	lr, r4, #20
 80066a0:	46a9      	mov	r9, r5
 80066a2:	f04f 0c00 	mov.w	ip, #0
 80066a6:	f85e 7b04 	ldr.w	r7, [lr], #4
 80066aa:	f8d9 3000 	ldr.w	r3, [r9]
 80066ae:	fa1f fb87 	uxth.w	fp, r7
 80066b2:	b29b      	uxth	r3, r3
 80066b4:	fb0a 330b 	mla	r3, sl, fp, r3
 80066b8:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80066bc:	f8d9 7000 	ldr.w	r7, [r9]
 80066c0:	4463      	add	r3, ip
 80066c2:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80066c6:	fb0a c70b 	mla	r7, sl, fp, ip
 80066ca:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80066ce:	b29b      	uxth	r3, r3
 80066d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80066d4:	4572      	cmp	r2, lr
 80066d6:	f849 3b04 	str.w	r3, [r9], #4
 80066da:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80066de:	d8e2      	bhi.n	80066a6 <__multiply+0xb2>
 80066e0:	9b01      	ldr	r3, [sp, #4]
 80066e2:	f845 c003 	str.w	ip, [r5, r3]
 80066e6:	9b03      	ldr	r3, [sp, #12]
 80066e8:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80066ec:	3104      	adds	r1, #4
 80066ee:	f1b9 0f00 	cmp.w	r9, #0
 80066f2:	d021      	beq.n	8006738 <__multiply+0x144>
 80066f4:	682b      	ldr	r3, [r5, #0]
 80066f6:	f104 0c14 	add.w	ip, r4, #20
 80066fa:	46ae      	mov	lr, r5
 80066fc:	f04f 0a00 	mov.w	sl, #0
 8006700:	f8bc b000 	ldrh.w	fp, [ip]
 8006704:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006708:	fb09 770b 	mla	r7, r9, fp, r7
 800670c:	4457      	add	r7, sl
 800670e:	b29b      	uxth	r3, r3
 8006710:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006714:	f84e 3b04 	str.w	r3, [lr], #4
 8006718:	f85c 3b04 	ldr.w	r3, [ip], #4
 800671c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006720:	f8be 3000 	ldrh.w	r3, [lr]
 8006724:	fb09 330a 	mla	r3, r9, sl, r3
 8006728:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800672c:	4562      	cmp	r2, ip
 800672e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006732:	d8e5      	bhi.n	8006700 <__multiply+0x10c>
 8006734:	9f01      	ldr	r7, [sp, #4]
 8006736:	51eb      	str	r3, [r5, r7]
 8006738:	3504      	adds	r5, #4
 800673a:	e799      	b.n	8006670 <__multiply+0x7c>
 800673c:	3e01      	subs	r6, #1
 800673e:	e79b      	b.n	8006678 <__multiply+0x84>
 8006740:	080076f0 	.word	0x080076f0
 8006744:	08007701 	.word	0x08007701

08006748 <__pow5mult>:
 8006748:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800674c:	4615      	mov	r5, r2
 800674e:	f012 0203 	ands.w	r2, r2, #3
 8006752:	4607      	mov	r7, r0
 8006754:	460e      	mov	r6, r1
 8006756:	d007      	beq.n	8006768 <__pow5mult+0x20>
 8006758:	4c25      	ldr	r4, [pc, #148]	@ (80067f0 <__pow5mult+0xa8>)
 800675a:	3a01      	subs	r2, #1
 800675c:	2300      	movs	r3, #0
 800675e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006762:	f7ff fe9f 	bl	80064a4 <__multadd>
 8006766:	4606      	mov	r6, r0
 8006768:	10ad      	asrs	r5, r5, #2
 800676a:	d03d      	beq.n	80067e8 <__pow5mult+0xa0>
 800676c:	69fc      	ldr	r4, [r7, #28]
 800676e:	b97c      	cbnz	r4, 8006790 <__pow5mult+0x48>
 8006770:	2010      	movs	r0, #16
 8006772:	f7ff fd7f 	bl	8006274 <malloc>
 8006776:	4602      	mov	r2, r0
 8006778:	61f8      	str	r0, [r7, #28]
 800677a:	b928      	cbnz	r0, 8006788 <__pow5mult+0x40>
 800677c:	4b1d      	ldr	r3, [pc, #116]	@ (80067f4 <__pow5mult+0xac>)
 800677e:	481e      	ldr	r0, [pc, #120]	@ (80067f8 <__pow5mult+0xb0>)
 8006780:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006784:	f000 fbea 	bl	8006f5c <__assert_func>
 8006788:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800678c:	6004      	str	r4, [r0, #0]
 800678e:	60c4      	str	r4, [r0, #12]
 8006790:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006794:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006798:	b94c      	cbnz	r4, 80067ae <__pow5mult+0x66>
 800679a:	f240 2171 	movw	r1, #625	@ 0x271
 800679e:	4638      	mov	r0, r7
 80067a0:	f7ff ff12 	bl	80065c8 <__i2b>
 80067a4:	2300      	movs	r3, #0
 80067a6:	f8c8 0008 	str.w	r0, [r8, #8]
 80067aa:	4604      	mov	r4, r0
 80067ac:	6003      	str	r3, [r0, #0]
 80067ae:	f04f 0900 	mov.w	r9, #0
 80067b2:	07eb      	lsls	r3, r5, #31
 80067b4:	d50a      	bpl.n	80067cc <__pow5mult+0x84>
 80067b6:	4631      	mov	r1, r6
 80067b8:	4622      	mov	r2, r4
 80067ba:	4638      	mov	r0, r7
 80067bc:	f7ff ff1a 	bl	80065f4 <__multiply>
 80067c0:	4631      	mov	r1, r6
 80067c2:	4680      	mov	r8, r0
 80067c4:	4638      	mov	r0, r7
 80067c6:	f7ff fe4b 	bl	8006460 <_Bfree>
 80067ca:	4646      	mov	r6, r8
 80067cc:	106d      	asrs	r5, r5, #1
 80067ce:	d00b      	beq.n	80067e8 <__pow5mult+0xa0>
 80067d0:	6820      	ldr	r0, [r4, #0]
 80067d2:	b938      	cbnz	r0, 80067e4 <__pow5mult+0x9c>
 80067d4:	4622      	mov	r2, r4
 80067d6:	4621      	mov	r1, r4
 80067d8:	4638      	mov	r0, r7
 80067da:	f7ff ff0b 	bl	80065f4 <__multiply>
 80067de:	6020      	str	r0, [r4, #0]
 80067e0:	f8c0 9000 	str.w	r9, [r0]
 80067e4:	4604      	mov	r4, r0
 80067e6:	e7e4      	b.n	80067b2 <__pow5mult+0x6a>
 80067e8:	4630      	mov	r0, r6
 80067ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067ee:	bf00      	nop
 80067f0:	0800775c 	.word	0x0800775c
 80067f4:	08007681 	.word	0x08007681
 80067f8:	08007701 	.word	0x08007701

080067fc <__lshift>:
 80067fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006800:	460c      	mov	r4, r1
 8006802:	6849      	ldr	r1, [r1, #4]
 8006804:	6923      	ldr	r3, [r4, #16]
 8006806:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800680a:	68a3      	ldr	r3, [r4, #8]
 800680c:	4607      	mov	r7, r0
 800680e:	4691      	mov	r9, r2
 8006810:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006814:	f108 0601 	add.w	r6, r8, #1
 8006818:	42b3      	cmp	r3, r6
 800681a:	db0b      	blt.n	8006834 <__lshift+0x38>
 800681c:	4638      	mov	r0, r7
 800681e:	f7ff fddf 	bl	80063e0 <_Balloc>
 8006822:	4605      	mov	r5, r0
 8006824:	b948      	cbnz	r0, 800683a <__lshift+0x3e>
 8006826:	4602      	mov	r2, r0
 8006828:	4b28      	ldr	r3, [pc, #160]	@ (80068cc <__lshift+0xd0>)
 800682a:	4829      	ldr	r0, [pc, #164]	@ (80068d0 <__lshift+0xd4>)
 800682c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006830:	f000 fb94 	bl	8006f5c <__assert_func>
 8006834:	3101      	adds	r1, #1
 8006836:	005b      	lsls	r3, r3, #1
 8006838:	e7ee      	b.n	8006818 <__lshift+0x1c>
 800683a:	2300      	movs	r3, #0
 800683c:	f100 0114 	add.w	r1, r0, #20
 8006840:	f100 0210 	add.w	r2, r0, #16
 8006844:	4618      	mov	r0, r3
 8006846:	4553      	cmp	r3, sl
 8006848:	db33      	blt.n	80068b2 <__lshift+0xb6>
 800684a:	6920      	ldr	r0, [r4, #16]
 800684c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006850:	f104 0314 	add.w	r3, r4, #20
 8006854:	f019 091f 	ands.w	r9, r9, #31
 8006858:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800685c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006860:	d02b      	beq.n	80068ba <__lshift+0xbe>
 8006862:	f1c9 0e20 	rsb	lr, r9, #32
 8006866:	468a      	mov	sl, r1
 8006868:	2200      	movs	r2, #0
 800686a:	6818      	ldr	r0, [r3, #0]
 800686c:	fa00 f009 	lsl.w	r0, r0, r9
 8006870:	4310      	orrs	r0, r2
 8006872:	f84a 0b04 	str.w	r0, [sl], #4
 8006876:	f853 2b04 	ldr.w	r2, [r3], #4
 800687a:	459c      	cmp	ip, r3
 800687c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006880:	d8f3      	bhi.n	800686a <__lshift+0x6e>
 8006882:	ebac 0304 	sub.w	r3, ip, r4
 8006886:	3b15      	subs	r3, #21
 8006888:	f023 0303 	bic.w	r3, r3, #3
 800688c:	3304      	adds	r3, #4
 800688e:	f104 0015 	add.w	r0, r4, #21
 8006892:	4584      	cmp	ip, r0
 8006894:	bf38      	it	cc
 8006896:	2304      	movcc	r3, #4
 8006898:	50ca      	str	r2, [r1, r3]
 800689a:	b10a      	cbz	r2, 80068a0 <__lshift+0xa4>
 800689c:	f108 0602 	add.w	r6, r8, #2
 80068a0:	3e01      	subs	r6, #1
 80068a2:	4638      	mov	r0, r7
 80068a4:	612e      	str	r6, [r5, #16]
 80068a6:	4621      	mov	r1, r4
 80068a8:	f7ff fdda 	bl	8006460 <_Bfree>
 80068ac:	4628      	mov	r0, r5
 80068ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068b2:	f842 0f04 	str.w	r0, [r2, #4]!
 80068b6:	3301      	adds	r3, #1
 80068b8:	e7c5      	b.n	8006846 <__lshift+0x4a>
 80068ba:	3904      	subs	r1, #4
 80068bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80068c0:	f841 2f04 	str.w	r2, [r1, #4]!
 80068c4:	459c      	cmp	ip, r3
 80068c6:	d8f9      	bhi.n	80068bc <__lshift+0xc0>
 80068c8:	e7ea      	b.n	80068a0 <__lshift+0xa4>
 80068ca:	bf00      	nop
 80068cc:	080076f0 	.word	0x080076f0
 80068d0:	08007701 	.word	0x08007701

080068d4 <__mcmp>:
 80068d4:	690a      	ldr	r2, [r1, #16]
 80068d6:	4603      	mov	r3, r0
 80068d8:	6900      	ldr	r0, [r0, #16]
 80068da:	1a80      	subs	r0, r0, r2
 80068dc:	b530      	push	{r4, r5, lr}
 80068de:	d10e      	bne.n	80068fe <__mcmp+0x2a>
 80068e0:	3314      	adds	r3, #20
 80068e2:	3114      	adds	r1, #20
 80068e4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80068e8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80068ec:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80068f0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80068f4:	4295      	cmp	r5, r2
 80068f6:	d003      	beq.n	8006900 <__mcmp+0x2c>
 80068f8:	d205      	bcs.n	8006906 <__mcmp+0x32>
 80068fa:	f04f 30ff 	mov.w	r0, #4294967295
 80068fe:	bd30      	pop	{r4, r5, pc}
 8006900:	42a3      	cmp	r3, r4
 8006902:	d3f3      	bcc.n	80068ec <__mcmp+0x18>
 8006904:	e7fb      	b.n	80068fe <__mcmp+0x2a>
 8006906:	2001      	movs	r0, #1
 8006908:	e7f9      	b.n	80068fe <__mcmp+0x2a>
	...

0800690c <__mdiff>:
 800690c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006910:	4689      	mov	r9, r1
 8006912:	4606      	mov	r6, r0
 8006914:	4611      	mov	r1, r2
 8006916:	4648      	mov	r0, r9
 8006918:	4614      	mov	r4, r2
 800691a:	f7ff ffdb 	bl	80068d4 <__mcmp>
 800691e:	1e05      	subs	r5, r0, #0
 8006920:	d112      	bne.n	8006948 <__mdiff+0x3c>
 8006922:	4629      	mov	r1, r5
 8006924:	4630      	mov	r0, r6
 8006926:	f7ff fd5b 	bl	80063e0 <_Balloc>
 800692a:	4602      	mov	r2, r0
 800692c:	b928      	cbnz	r0, 800693a <__mdiff+0x2e>
 800692e:	4b3f      	ldr	r3, [pc, #252]	@ (8006a2c <__mdiff+0x120>)
 8006930:	f240 2137 	movw	r1, #567	@ 0x237
 8006934:	483e      	ldr	r0, [pc, #248]	@ (8006a30 <__mdiff+0x124>)
 8006936:	f000 fb11 	bl	8006f5c <__assert_func>
 800693a:	2301      	movs	r3, #1
 800693c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006940:	4610      	mov	r0, r2
 8006942:	b003      	add	sp, #12
 8006944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006948:	bfbc      	itt	lt
 800694a:	464b      	movlt	r3, r9
 800694c:	46a1      	movlt	r9, r4
 800694e:	4630      	mov	r0, r6
 8006950:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006954:	bfba      	itte	lt
 8006956:	461c      	movlt	r4, r3
 8006958:	2501      	movlt	r5, #1
 800695a:	2500      	movge	r5, #0
 800695c:	f7ff fd40 	bl	80063e0 <_Balloc>
 8006960:	4602      	mov	r2, r0
 8006962:	b918      	cbnz	r0, 800696c <__mdiff+0x60>
 8006964:	4b31      	ldr	r3, [pc, #196]	@ (8006a2c <__mdiff+0x120>)
 8006966:	f240 2145 	movw	r1, #581	@ 0x245
 800696a:	e7e3      	b.n	8006934 <__mdiff+0x28>
 800696c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006970:	6926      	ldr	r6, [r4, #16]
 8006972:	60c5      	str	r5, [r0, #12]
 8006974:	f109 0310 	add.w	r3, r9, #16
 8006978:	f109 0514 	add.w	r5, r9, #20
 800697c:	f104 0e14 	add.w	lr, r4, #20
 8006980:	f100 0b14 	add.w	fp, r0, #20
 8006984:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006988:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800698c:	9301      	str	r3, [sp, #4]
 800698e:	46d9      	mov	r9, fp
 8006990:	f04f 0c00 	mov.w	ip, #0
 8006994:	9b01      	ldr	r3, [sp, #4]
 8006996:	f85e 0b04 	ldr.w	r0, [lr], #4
 800699a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800699e:	9301      	str	r3, [sp, #4]
 80069a0:	fa1f f38a 	uxth.w	r3, sl
 80069a4:	4619      	mov	r1, r3
 80069a6:	b283      	uxth	r3, r0
 80069a8:	1acb      	subs	r3, r1, r3
 80069aa:	0c00      	lsrs	r0, r0, #16
 80069ac:	4463      	add	r3, ip
 80069ae:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80069b2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80069bc:	4576      	cmp	r6, lr
 80069be:	f849 3b04 	str.w	r3, [r9], #4
 80069c2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80069c6:	d8e5      	bhi.n	8006994 <__mdiff+0x88>
 80069c8:	1b33      	subs	r3, r6, r4
 80069ca:	3b15      	subs	r3, #21
 80069cc:	f023 0303 	bic.w	r3, r3, #3
 80069d0:	3415      	adds	r4, #21
 80069d2:	3304      	adds	r3, #4
 80069d4:	42a6      	cmp	r6, r4
 80069d6:	bf38      	it	cc
 80069d8:	2304      	movcc	r3, #4
 80069da:	441d      	add	r5, r3
 80069dc:	445b      	add	r3, fp
 80069de:	461e      	mov	r6, r3
 80069e0:	462c      	mov	r4, r5
 80069e2:	4544      	cmp	r4, r8
 80069e4:	d30e      	bcc.n	8006a04 <__mdiff+0xf8>
 80069e6:	f108 0103 	add.w	r1, r8, #3
 80069ea:	1b49      	subs	r1, r1, r5
 80069ec:	f021 0103 	bic.w	r1, r1, #3
 80069f0:	3d03      	subs	r5, #3
 80069f2:	45a8      	cmp	r8, r5
 80069f4:	bf38      	it	cc
 80069f6:	2100      	movcc	r1, #0
 80069f8:	440b      	add	r3, r1
 80069fa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80069fe:	b191      	cbz	r1, 8006a26 <__mdiff+0x11a>
 8006a00:	6117      	str	r7, [r2, #16]
 8006a02:	e79d      	b.n	8006940 <__mdiff+0x34>
 8006a04:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a08:	46e6      	mov	lr, ip
 8006a0a:	0c08      	lsrs	r0, r1, #16
 8006a0c:	fa1c fc81 	uxtah	ip, ip, r1
 8006a10:	4471      	add	r1, lr
 8006a12:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a16:	b289      	uxth	r1, r1
 8006a18:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a1c:	f846 1b04 	str.w	r1, [r6], #4
 8006a20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a24:	e7dd      	b.n	80069e2 <__mdiff+0xd6>
 8006a26:	3f01      	subs	r7, #1
 8006a28:	e7e7      	b.n	80069fa <__mdiff+0xee>
 8006a2a:	bf00      	nop
 8006a2c:	080076f0 	.word	0x080076f0
 8006a30:	08007701 	.word	0x08007701

08006a34 <__d2b>:
 8006a34:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006a38:	460f      	mov	r7, r1
 8006a3a:	2101      	movs	r1, #1
 8006a3c:	ec59 8b10 	vmov	r8, r9, d0
 8006a40:	4616      	mov	r6, r2
 8006a42:	f7ff fccd 	bl	80063e0 <_Balloc>
 8006a46:	4604      	mov	r4, r0
 8006a48:	b930      	cbnz	r0, 8006a58 <__d2b+0x24>
 8006a4a:	4602      	mov	r2, r0
 8006a4c:	4b23      	ldr	r3, [pc, #140]	@ (8006adc <__d2b+0xa8>)
 8006a4e:	4824      	ldr	r0, [pc, #144]	@ (8006ae0 <__d2b+0xac>)
 8006a50:	f240 310f 	movw	r1, #783	@ 0x30f
 8006a54:	f000 fa82 	bl	8006f5c <__assert_func>
 8006a58:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006a5c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a60:	b10d      	cbz	r5, 8006a66 <__d2b+0x32>
 8006a62:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006a66:	9301      	str	r3, [sp, #4]
 8006a68:	f1b8 0300 	subs.w	r3, r8, #0
 8006a6c:	d023      	beq.n	8006ab6 <__d2b+0x82>
 8006a6e:	4668      	mov	r0, sp
 8006a70:	9300      	str	r3, [sp, #0]
 8006a72:	f7ff fd7c 	bl	800656e <__lo0bits>
 8006a76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006a7a:	b1d0      	cbz	r0, 8006ab2 <__d2b+0x7e>
 8006a7c:	f1c0 0320 	rsb	r3, r0, #32
 8006a80:	fa02 f303 	lsl.w	r3, r2, r3
 8006a84:	430b      	orrs	r3, r1
 8006a86:	40c2      	lsrs	r2, r0
 8006a88:	6163      	str	r3, [r4, #20]
 8006a8a:	9201      	str	r2, [sp, #4]
 8006a8c:	9b01      	ldr	r3, [sp, #4]
 8006a8e:	61a3      	str	r3, [r4, #24]
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	bf0c      	ite	eq
 8006a94:	2201      	moveq	r2, #1
 8006a96:	2202      	movne	r2, #2
 8006a98:	6122      	str	r2, [r4, #16]
 8006a9a:	b1a5      	cbz	r5, 8006ac6 <__d2b+0x92>
 8006a9c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006aa0:	4405      	add	r5, r0
 8006aa2:	603d      	str	r5, [r7, #0]
 8006aa4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006aa8:	6030      	str	r0, [r6, #0]
 8006aaa:	4620      	mov	r0, r4
 8006aac:	b003      	add	sp, #12
 8006aae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006ab2:	6161      	str	r1, [r4, #20]
 8006ab4:	e7ea      	b.n	8006a8c <__d2b+0x58>
 8006ab6:	a801      	add	r0, sp, #4
 8006ab8:	f7ff fd59 	bl	800656e <__lo0bits>
 8006abc:	9b01      	ldr	r3, [sp, #4]
 8006abe:	6163      	str	r3, [r4, #20]
 8006ac0:	3020      	adds	r0, #32
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	e7e8      	b.n	8006a98 <__d2b+0x64>
 8006ac6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006aca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006ace:	6038      	str	r0, [r7, #0]
 8006ad0:	6918      	ldr	r0, [r3, #16]
 8006ad2:	f7ff fd2d 	bl	8006530 <__hi0bits>
 8006ad6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ada:	e7e5      	b.n	8006aa8 <__d2b+0x74>
 8006adc:	080076f0 	.word	0x080076f0
 8006ae0:	08007701 	.word	0x08007701

08006ae4 <__ssputs_r>:
 8006ae4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ae8:	688e      	ldr	r6, [r1, #8]
 8006aea:	461f      	mov	r7, r3
 8006aec:	42be      	cmp	r6, r7
 8006aee:	680b      	ldr	r3, [r1, #0]
 8006af0:	4682      	mov	sl, r0
 8006af2:	460c      	mov	r4, r1
 8006af4:	4690      	mov	r8, r2
 8006af6:	d82d      	bhi.n	8006b54 <__ssputs_r+0x70>
 8006af8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006afc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b00:	d026      	beq.n	8006b50 <__ssputs_r+0x6c>
 8006b02:	6965      	ldr	r5, [r4, #20]
 8006b04:	6909      	ldr	r1, [r1, #16]
 8006b06:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b0a:	eba3 0901 	sub.w	r9, r3, r1
 8006b0e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b12:	1c7b      	adds	r3, r7, #1
 8006b14:	444b      	add	r3, r9
 8006b16:	106d      	asrs	r5, r5, #1
 8006b18:	429d      	cmp	r5, r3
 8006b1a:	bf38      	it	cc
 8006b1c:	461d      	movcc	r5, r3
 8006b1e:	0553      	lsls	r3, r2, #21
 8006b20:	d527      	bpl.n	8006b72 <__ssputs_r+0x8e>
 8006b22:	4629      	mov	r1, r5
 8006b24:	f7ff fbd0 	bl	80062c8 <_malloc_r>
 8006b28:	4606      	mov	r6, r0
 8006b2a:	b360      	cbz	r0, 8006b86 <__ssputs_r+0xa2>
 8006b2c:	6921      	ldr	r1, [r4, #16]
 8006b2e:	464a      	mov	r2, r9
 8006b30:	f000 fa06 	bl	8006f40 <memcpy>
 8006b34:	89a3      	ldrh	r3, [r4, #12]
 8006b36:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006b3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b3e:	81a3      	strh	r3, [r4, #12]
 8006b40:	6126      	str	r6, [r4, #16]
 8006b42:	6165      	str	r5, [r4, #20]
 8006b44:	444e      	add	r6, r9
 8006b46:	eba5 0509 	sub.w	r5, r5, r9
 8006b4a:	6026      	str	r6, [r4, #0]
 8006b4c:	60a5      	str	r5, [r4, #8]
 8006b4e:	463e      	mov	r6, r7
 8006b50:	42be      	cmp	r6, r7
 8006b52:	d900      	bls.n	8006b56 <__ssputs_r+0x72>
 8006b54:	463e      	mov	r6, r7
 8006b56:	6820      	ldr	r0, [r4, #0]
 8006b58:	4632      	mov	r2, r6
 8006b5a:	4641      	mov	r1, r8
 8006b5c:	f000 f9c6 	bl	8006eec <memmove>
 8006b60:	68a3      	ldr	r3, [r4, #8]
 8006b62:	1b9b      	subs	r3, r3, r6
 8006b64:	60a3      	str	r3, [r4, #8]
 8006b66:	6823      	ldr	r3, [r4, #0]
 8006b68:	4433      	add	r3, r6
 8006b6a:	6023      	str	r3, [r4, #0]
 8006b6c:	2000      	movs	r0, #0
 8006b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b72:	462a      	mov	r2, r5
 8006b74:	f000 fa36 	bl	8006fe4 <_realloc_r>
 8006b78:	4606      	mov	r6, r0
 8006b7a:	2800      	cmp	r0, #0
 8006b7c:	d1e0      	bne.n	8006b40 <__ssputs_r+0x5c>
 8006b7e:	6921      	ldr	r1, [r4, #16]
 8006b80:	4650      	mov	r0, sl
 8006b82:	f7ff fb2d 	bl	80061e0 <_free_r>
 8006b86:	230c      	movs	r3, #12
 8006b88:	f8ca 3000 	str.w	r3, [sl]
 8006b8c:	89a3      	ldrh	r3, [r4, #12]
 8006b8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006b92:	81a3      	strh	r3, [r4, #12]
 8006b94:	f04f 30ff 	mov.w	r0, #4294967295
 8006b98:	e7e9      	b.n	8006b6e <__ssputs_r+0x8a>
	...

08006b9c <_svfiprintf_r>:
 8006b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba0:	4698      	mov	r8, r3
 8006ba2:	898b      	ldrh	r3, [r1, #12]
 8006ba4:	061b      	lsls	r3, r3, #24
 8006ba6:	b09d      	sub	sp, #116	@ 0x74
 8006ba8:	4607      	mov	r7, r0
 8006baa:	460d      	mov	r5, r1
 8006bac:	4614      	mov	r4, r2
 8006bae:	d510      	bpl.n	8006bd2 <_svfiprintf_r+0x36>
 8006bb0:	690b      	ldr	r3, [r1, #16]
 8006bb2:	b973      	cbnz	r3, 8006bd2 <_svfiprintf_r+0x36>
 8006bb4:	2140      	movs	r1, #64	@ 0x40
 8006bb6:	f7ff fb87 	bl	80062c8 <_malloc_r>
 8006bba:	6028      	str	r0, [r5, #0]
 8006bbc:	6128      	str	r0, [r5, #16]
 8006bbe:	b930      	cbnz	r0, 8006bce <_svfiprintf_r+0x32>
 8006bc0:	230c      	movs	r3, #12
 8006bc2:	603b      	str	r3, [r7, #0]
 8006bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc8:	b01d      	add	sp, #116	@ 0x74
 8006bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bce:	2340      	movs	r3, #64	@ 0x40
 8006bd0:	616b      	str	r3, [r5, #20]
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006bd6:	2320      	movs	r3, #32
 8006bd8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006bdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8006be0:	2330      	movs	r3, #48	@ 0x30
 8006be2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006d80 <_svfiprintf_r+0x1e4>
 8006be6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006bea:	f04f 0901 	mov.w	r9, #1
 8006bee:	4623      	mov	r3, r4
 8006bf0:	469a      	mov	sl, r3
 8006bf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006bf6:	b10a      	cbz	r2, 8006bfc <_svfiprintf_r+0x60>
 8006bf8:	2a25      	cmp	r2, #37	@ 0x25
 8006bfa:	d1f9      	bne.n	8006bf0 <_svfiprintf_r+0x54>
 8006bfc:	ebba 0b04 	subs.w	fp, sl, r4
 8006c00:	d00b      	beq.n	8006c1a <_svfiprintf_r+0x7e>
 8006c02:	465b      	mov	r3, fp
 8006c04:	4622      	mov	r2, r4
 8006c06:	4629      	mov	r1, r5
 8006c08:	4638      	mov	r0, r7
 8006c0a:	f7ff ff6b 	bl	8006ae4 <__ssputs_r>
 8006c0e:	3001      	adds	r0, #1
 8006c10:	f000 80a7 	beq.w	8006d62 <_svfiprintf_r+0x1c6>
 8006c14:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c16:	445a      	add	r2, fp
 8006c18:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c1a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	f000 809f 	beq.w	8006d62 <_svfiprintf_r+0x1c6>
 8006c24:	2300      	movs	r3, #0
 8006c26:	f04f 32ff 	mov.w	r2, #4294967295
 8006c2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c2e:	f10a 0a01 	add.w	sl, sl, #1
 8006c32:	9304      	str	r3, [sp, #16]
 8006c34:	9307      	str	r3, [sp, #28]
 8006c36:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006c3a:	931a      	str	r3, [sp, #104]	@ 0x68
 8006c3c:	4654      	mov	r4, sl
 8006c3e:	2205      	movs	r2, #5
 8006c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c44:	484e      	ldr	r0, [pc, #312]	@ (8006d80 <_svfiprintf_r+0x1e4>)
 8006c46:	f7f9 fac3 	bl	80001d0 <memchr>
 8006c4a:	9a04      	ldr	r2, [sp, #16]
 8006c4c:	b9d8      	cbnz	r0, 8006c86 <_svfiprintf_r+0xea>
 8006c4e:	06d0      	lsls	r0, r2, #27
 8006c50:	bf44      	itt	mi
 8006c52:	2320      	movmi	r3, #32
 8006c54:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c58:	0711      	lsls	r1, r2, #28
 8006c5a:	bf44      	itt	mi
 8006c5c:	232b      	movmi	r3, #43	@ 0x2b
 8006c5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006c62:	f89a 3000 	ldrb.w	r3, [sl]
 8006c66:	2b2a      	cmp	r3, #42	@ 0x2a
 8006c68:	d015      	beq.n	8006c96 <_svfiprintf_r+0xfa>
 8006c6a:	9a07      	ldr	r2, [sp, #28]
 8006c6c:	4654      	mov	r4, sl
 8006c6e:	2000      	movs	r0, #0
 8006c70:	f04f 0c0a 	mov.w	ip, #10
 8006c74:	4621      	mov	r1, r4
 8006c76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006c7a:	3b30      	subs	r3, #48	@ 0x30
 8006c7c:	2b09      	cmp	r3, #9
 8006c7e:	d94b      	bls.n	8006d18 <_svfiprintf_r+0x17c>
 8006c80:	b1b0      	cbz	r0, 8006cb0 <_svfiprintf_r+0x114>
 8006c82:	9207      	str	r2, [sp, #28]
 8006c84:	e014      	b.n	8006cb0 <_svfiprintf_r+0x114>
 8006c86:	eba0 0308 	sub.w	r3, r0, r8
 8006c8a:	fa09 f303 	lsl.w	r3, r9, r3
 8006c8e:	4313      	orrs	r3, r2
 8006c90:	9304      	str	r3, [sp, #16]
 8006c92:	46a2      	mov	sl, r4
 8006c94:	e7d2      	b.n	8006c3c <_svfiprintf_r+0xa0>
 8006c96:	9b03      	ldr	r3, [sp, #12]
 8006c98:	1d19      	adds	r1, r3, #4
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	9103      	str	r1, [sp, #12]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	bfbb      	ittet	lt
 8006ca2:	425b      	neglt	r3, r3
 8006ca4:	f042 0202 	orrlt.w	r2, r2, #2
 8006ca8:	9307      	strge	r3, [sp, #28]
 8006caa:	9307      	strlt	r3, [sp, #28]
 8006cac:	bfb8      	it	lt
 8006cae:	9204      	strlt	r2, [sp, #16]
 8006cb0:	7823      	ldrb	r3, [r4, #0]
 8006cb2:	2b2e      	cmp	r3, #46	@ 0x2e
 8006cb4:	d10a      	bne.n	8006ccc <_svfiprintf_r+0x130>
 8006cb6:	7863      	ldrb	r3, [r4, #1]
 8006cb8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cba:	d132      	bne.n	8006d22 <_svfiprintf_r+0x186>
 8006cbc:	9b03      	ldr	r3, [sp, #12]
 8006cbe:	1d1a      	adds	r2, r3, #4
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	9203      	str	r2, [sp, #12]
 8006cc4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006cc8:	3402      	adds	r4, #2
 8006cca:	9305      	str	r3, [sp, #20]
 8006ccc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006d90 <_svfiprintf_r+0x1f4>
 8006cd0:	7821      	ldrb	r1, [r4, #0]
 8006cd2:	2203      	movs	r2, #3
 8006cd4:	4650      	mov	r0, sl
 8006cd6:	f7f9 fa7b 	bl	80001d0 <memchr>
 8006cda:	b138      	cbz	r0, 8006cec <_svfiprintf_r+0x150>
 8006cdc:	9b04      	ldr	r3, [sp, #16]
 8006cde:	eba0 000a 	sub.w	r0, r0, sl
 8006ce2:	2240      	movs	r2, #64	@ 0x40
 8006ce4:	4082      	lsls	r2, r0
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	3401      	adds	r4, #1
 8006cea:	9304      	str	r3, [sp, #16]
 8006cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf0:	4824      	ldr	r0, [pc, #144]	@ (8006d84 <_svfiprintf_r+0x1e8>)
 8006cf2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006cf6:	2206      	movs	r2, #6
 8006cf8:	f7f9 fa6a 	bl	80001d0 <memchr>
 8006cfc:	2800      	cmp	r0, #0
 8006cfe:	d036      	beq.n	8006d6e <_svfiprintf_r+0x1d2>
 8006d00:	4b21      	ldr	r3, [pc, #132]	@ (8006d88 <_svfiprintf_r+0x1ec>)
 8006d02:	bb1b      	cbnz	r3, 8006d4c <_svfiprintf_r+0x1b0>
 8006d04:	9b03      	ldr	r3, [sp, #12]
 8006d06:	3307      	adds	r3, #7
 8006d08:	f023 0307 	bic.w	r3, r3, #7
 8006d0c:	3308      	adds	r3, #8
 8006d0e:	9303      	str	r3, [sp, #12]
 8006d10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d12:	4433      	add	r3, r6
 8006d14:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d16:	e76a      	b.n	8006bee <_svfiprintf_r+0x52>
 8006d18:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d1c:	460c      	mov	r4, r1
 8006d1e:	2001      	movs	r0, #1
 8006d20:	e7a8      	b.n	8006c74 <_svfiprintf_r+0xd8>
 8006d22:	2300      	movs	r3, #0
 8006d24:	3401      	adds	r4, #1
 8006d26:	9305      	str	r3, [sp, #20]
 8006d28:	4619      	mov	r1, r3
 8006d2a:	f04f 0c0a 	mov.w	ip, #10
 8006d2e:	4620      	mov	r0, r4
 8006d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006d34:	3a30      	subs	r2, #48	@ 0x30
 8006d36:	2a09      	cmp	r2, #9
 8006d38:	d903      	bls.n	8006d42 <_svfiprintf_r+0x1a6>
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d0c6      	beq.n	8006ccc <_svfiprintf_r+0x130>
 8006d3e:	9105      	str	r1, [sp, #20]
 8006d40:	e7c4      	b.n	8006ccc <_svfiprintf_r+0x130>
 8006d42:	fb0c 2101 	mla	r1, ip, r1, r2
 8006d46:	4604      	mov	r4, r0
 8006d48:	2301      	movs	r3, #1
 8006d4a:	e7f0      	b.n	8006d2e <_svfiprintf_r+0x192>
 8006d4c:	ab03      	add	r3, sp, #12
 8006d4e:	9300      	str	r3, [sp, #0]
 8006d50:	462a      	mov	r2, r5
 8006d52:	4b0e      	ldr	r3, [pc, #56]	@ (8006d8c <_svfiprintf_r+0x1f0>)
 8006d54:	a904      	add	r1, sp, #16
 8006d56:	4638      	mov	r0, r7
 8006d58:	f7fd fe82 	bl	8004a60 <_printf_float>
 8006d5c:	1c42      	adds	r2, r0, #1
 8006d5e:	4606      	mov	r6, r0
 8006d60:	d1d6      	bne.n	8006d10 <_svfiprintf_r+0x174>
 8006d62:	89ab      	ldrh	r3, [r5, #12]
 8006d64:	065b      	lsls	r3, r3, #25
 8006d66:	f53f af2d 	bmi.w	8006bc4 <_svfiprintf_r+0x28>
 8006d6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006d6c:	e72c      	b.n	8006bc8 <_svfiprintf_r+0x2c>
 8006d6e:	ab03      	add	r3, sp, #12
 8006d70:	9300      	str	r3, [sp, #0]
 8006d72:	462a      	mov	r2, r5
 8006d74:	4b05      	ldr	r3, [pc, #20]	@ (8006d8c <_svfiprintf_r+0x1f0>)
 8006d76:	a904      	add	r1, sp, #16
 8006d78:	4638      	mov	r0, r7
 8006d7a:	f7fe f909 	bl	8004f90 <_printf_i>
 8006d7e:	e7ed      	b.n	8006d5c <_svfiprintf_r+0x1c0>
 8006d80:	08007858 	.word	0x08007858
 8006d84:	08007862 	.word	0x08007862
 8006d88:	08004a61 	.word	0x08004a61
 8006d8c:	08006ae5 	.word	0x08006ae5
 8006d90:	0800785e 	.word	0x0800785e

08006d94 <__sflush_r>:
 8006d94:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d9c:	0716      	lsls	r6, r2, #28
 8006d9e:	4605      	mov	r5, r0
 8006da0:	460c      	mov	r4, r1
 8006da2:	d454      	bmi.n	8006e4e <__sflush_r+0xba>
 8006da4:	684b      	ldr	r3, [r1, #4]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	dc02      	bgt.n	8006db0 <__sflush_r+0x1c>
 8006daa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	dd48      	ble.n	8006e42 <__sflush_r+0xae>
 8006db0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006db2:	2e00      	cmp	r6, #0
 8006db4:	d045      	beq.n	8006e42 <__sflush_r+0xae>
 8006db6:	2300      	movs	r3, #0
 8006db8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006dbc:	682f      	ldr	r7, [r5, #0]
 8006dbe:	6a21      	ldr	r1, [r4, #32]
 8006dc0:	602b      	str	r3, [r5, #0]
 8006dc2:	d030      	beq.n	8006e26 <__sflush_r+0x92>
 8006dc4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dc6:	89a3      	ldrh	r3, [r4, #12]
 8006dc8:	0759      	lsls	r1, r3, #29
 8006dca:	d505      	bpl.n	8006dd8 <__sflush_r+0x44>
 8006dcc:	6863      	ldr	r3, [r4, #4]
 8006dce:	1ad2      	subs	r2, r2, r3
 8006dd0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006dd2:	b10b      	cbz	r3, 8006dd8 <__sflush_r+0x44>
 8006dd4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006dd6:	1ad2      	subs	r2, r2, r3
 8006dd8:	2300      	movs	r3, #0
 8006dda:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006ddc:	6a21      	ldr	r1, [r4, #32]
 8006dde:	4628      	mov	r0, r5
 8006de0:	47b0      	blx	r6
 8006de2:	1c43      	adds	r3, r0, #1
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	d106      	bne.n	8006df6 <__sflush_r+0x62>
 8006de8:	6829      	ldr	r1, [r5, #0]
 8006dea:	291d      	cmp	r1, #29
 8006dec:	d82b      	bhi.n	8006e46 <__sflush_r+0xb2>
 8006dee:	4a2a      	ldr	r2, [pc, #168]	@ (8006e98 <__sflush_r+0x104>)
 8006df0:	410a      	asrs	r2, r1
 8006df2:	07d6      	lsls	r6, r2, #31
 8006df4:	d427      	bmi.n	8006e46 <__sflush_r+0xb2>
 8006df6:	2200      	movs	r2, #0
 8006df8:	6062      	str	r2, [r4, #4]
 8006dfa:	04d9      	lsls	r1, r3, #19
 8006dfc:	6922      	ldr	r2, [r4, #16]
 8006dfe:	6022      	str	r2, [r4, #0]
 8006e00:	d504      	bpl.n	8006e0c <__sflush_r+0x78>
 8006e02:	1c42      	adds	r2, r0, #1
 8006e04:	d101      	bne.n	8006e0a <__sflush_r+0x76>
 8006e06:	682b      	ldr	r3, [r5, #0]
 8006e08:	b903      	cbnz	r3, 8006e0c <__sflush_r+0x78>
 8006e0a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e0e:	602f      	str	r7, [r5, #0]
 8006e10:	b1b9      	cbz	r1, 8006e42 <__sflush_r+0xae>
 8006e12:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e16:	4299      	cmp	r1, r3
 8006e18:	d002      	beq.n	8006e20 <__sflush_r+0x8c>
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	f7ff f9e0 	bl	80061e0 <_free_r>
 8006e20:	2300      	movs	r3, #0
 8006e22:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e24:	e00d      	b.n	8006e42 <__sflush_r+0xae>
 8006e26:	2301      	movs	r3, #1
 8006e28:	4628      	mov	r0, r5
 8006e2a:	47b0      	blx	r6
 8006e2c:	4602      	mov	r2, r0
 8006e2e:	1c50      	adds	r0, r2, #1
 8006e30:	d1c9      	bne.n	8006dc6 <__sflush_r+0x32>
 8006e32:	682b      	ldr	r3, [r5, #0]
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d0c6      	beq.n	8006dc6 <__sflush_r+0x32>
 8006e38:	2b1d      	cmp	r3, #29
 8006e3a:	d001      	beq.n	8006e40 <__sflush_r+0xac>
 8006e3c:	2b16      	cmp	r3, #22
 8006e3e:	d11e      	bne.n	8006e7e <__sflush_r+0xea>
 8006e40:	602f      	str	r7, [r5, #0]
 8006e42:	2000      	movs	r0, #0
 8006e44:	e022      	b.n	8006e8c <__sflush_r+0xf8>
 8006e46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e4a:	b21b      	sxth	r3, r3
 8006e4c:	e01b      	b.n	8006e86 <__sflush_r+0xf2>
 8006e4e:	690f      	ldr	r7, [r1, #16]
 8006e50:	2f00      	cmp	r7, #0
 8006e52:	d0f6      	beq.n	8006e42 <__sflush_r+0xae>
 8006e54:	0793      	lsls	r3, r2, #30
 8006e56:	680e      	ldr	r6, [r1, #0]
 8006e58:	bf08      	it	eq
 8006e5a:	694b      	ldreq	r3, [r1, #20]
 8006e5c:	600f      	str	r7, [r1, #0]
 8006e5e:	bf18      	it	ne
 8006e60:	2300      	movne	r3, #0
 8006e62:	eba6 0807 	sub.w	r8, r6, r7
 8006e66:	608b      	str	r3, [r1, #8]
 8006e68:	f1b8 0f00 	cmp.w	r8, #0
 8006e6c:	dde9      	ble.n	8006e42 <__sflush_r+0xae>
 8006e6e:	6a21      	ldr	r1, [r4, #32]
 8006e70:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e72:	4643      	mov	r3, r8
 8006e74:	463a      	mov	r2, r7
 8006e76:	4628      	mov	r0, r5
 8006e78:	47b0      	blx	r6
 8006e7a:	2800      	cmp	r0, #0
 8006e7c:	dc08      	bgt.n	8006e90 <__sflush_r+0xfc>
 8006e7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e86:	81a3      	strh	r3, [r4, #12]
 8006e88:	f04f 30ff 	mov.w	r0, #4294967295
 8006e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e90:	4407      	add	r7, r0
 8006e92:	eba8 0800 	sub.w	r8, r8, r0
 8006e96:	e7e7      	b.n	8006e68 <__sflush_r+0xd4>
 8006e98:	dfbffffe 	.word	0xdfbffffe

08006e9c <_fflush_r>:
 8006e9c:	b538      	push	{r3, r4, r5, lr}
 8006e9e:	690b      	ldr	r3, [r1, #16]
 8006ea0:	4605      	mov	r5, r0
 8006ea2:	460c      	mov	r4, r1
 8006ea4:	b913      	cbnz	r3, 8006eac <_fflush_r+0x10>
 8006ea6:	2500      	movs	r5, #0
 8006ea8:	4628      	mov	r0, r5
 8006eaa:	bd38      	pop	{r3, r4, r5, pc}
 8006eac:	b118      	cbz	r0, 8006eb6 <_fflush_r+0x1a>
 8006eae:	6a03      	ldr	r3, [r0, #32]
 8006eb0:	b90b      	cbnz	r3, 8006eb6 <_fflush_r+0x1a>
 8006eb2:	f7fe fa19 	bl	80052e8 <__sinit>
 8006eb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d0f3      	beq.n	8006ea6 <_fflush_r+0xa>
 8006ebe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006ec0:	07d0      	lsls	r0, r2, #31
 8006ec2:	d404      	bmi.n	8006ece <_fflush_r+0x32>
 8006ec4:	0599      	lsls	r1, r3, #22
 8006ec6:	d402      	bmi.n	8006ece <_fflush_r+0x32>
 8006ec8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006eca:	f7fe fb38 	bl	800553e <__retarget_lock_acquire_recursive>
 8006ece:	4628      	mov	r0, r5
 8006ed0:	4621      	mov	r1, r4
 8006ed2:	f7ff ff5f 	bl	8006d94 <__sflush_r>
 8006ed6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ed8:	07da      	lsls	r2, r3, #31
 8006eda:	4605      	mov	r5, r0
 8006edc:	d4e4      	bmi.n	8006ea8 <_fflush_r+0xc>
 8006ede:	89a3      	ldrh	r3, [r4, #12]
 8006ee0:	059b      	lsls	r3, r3, #22
 8006ee2:	d4e1      	bmi.n	8006ea8 <_fflush_r+0xc>
 8006ee4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ee6:	f7fe fb2b 	bl	8005540 <__retarget_lock_release_recursive>
 8006eea:	e7dd      	b.n	8006ea8 <_fflush_r+0xc>

08006eec <memmove>:
 8006eec:	4288      	cmp	r0, r1
 8006eee:	b510      	push	{r4, lr}
 8006ef0:	eb01 0402 	add.w	r4, r1, r2
 8006ef4:	d902      	bls.n	8006efc <memmove+0x10>
 8006ef6:	4284      	cmp	r4, r0
 8006ef8:	4623      	mov	r3, r4
 8006efa:	d807      	bhi.n	8006f0c <memmove+0x20>
 8006efc:	1e43      	subs	r3, r0, #1
 8006efe:	42a1      	cmp	r1, r4
 8006f00:	d008      	beq.n	8006f14 <memmove+0x28>
 8006f02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f0a:	e7f8      	b.n	8006efe <memmove+0x12>
 8006f0c:	4402      	add	r2, r0
 8006f0e:	4601      	mov	r1, r0
 8006f10:	428a      	cmp	r2, r1
 8006f12:	d100      	bne.n	8006f16 <memmove+0x2a>
 8006f14:	bd10      	pop	{r4, pc}
 8006f16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f1e:	e7f7      	b.n	8006f10 <memmove+0x24>

08006f20 <_sbrk_r>:
 8006f20:	b538      	push	{r3, r4, r5, lr}
 8006f22:	4d06      	ldr	r5, [pc, #24]	@ (8006f3c <_sbrk_r+0x1c>)
 8006f24:	2300      	movs	r3, #0
 8006f26:	4604      	mov	r4, r0
 8006f28:	4608      	mov	r0, r1
 8006f2a:	602b      	str	r3, [r5, #0]
 8006f2c:	f7fa fab2 	bl	8001494 <_sbrk>
 8006f30:	1c43      	adds	r3, r0, #1
 8006f32:	d102      	bne.n	8006f3a <_sbrk_r+0x1a>
 8006f34:	682b      	ldr	r3, [r5, #0]
 8006f36:	b103      	cbz	r3, 8006f3a <_sbrk_r+0x1a>
 8006f38:	6023      	str	r3, [r4, #0]
 8006f3a:	bd38      	pop	{r3, r4, r5, pc}
 8006f3c:	20000424 	.word	0x20000424

08006f40 <memcpy>:
 8006f40:	440a      	add	r2, r1
 8006f42:	4291      	cmp	r1, r2
 8006f44:	f100 33ff 	add.w	r3, r0, #4294967295
 8006f48:	d100      	bne.n	8006f4c <memcpy+0xc>
 8006f4a:	4770      	bx	lr
 8006f4c:	b510      	push	{r4, lr}
 8006f4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006f52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006f56:	4291      	cmp	r1, r2
 8006f58:	d1f9      	bne.n	8006f4e <memcpy+0xe>
 8006f5a:	bd10      	pop	{r4, pc}

08006f5c <__assert_func>:
 8006f5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f5e:	4614      	mov	r4, r2
 8006f60:	461a      	mov	r2, r3
 8006f62:	4b09      	ldr	r3, [pc, #36]	@ (8006f88 <__assert_func+0x2c>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4605      	mov	r5, r0
 8006f68:	68d8      	ldr	r0, [r3, #12]
 8006f6a:	b954      	cbnz	r4, 8006f82 <__assert_func+0x26>
 8006f6c:	4b07      	ldr	r3, [pc, #28]	@ (8006f8c <__assert_func+0x30>)
 8006f6e:	461c      	mov	r4, r3
 8006f70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f74:	9100      	str	r1, [sp, #0]
 8006f76:	462b      	mov	r3, r5
 8006f78:	4905      	ldr	r1, [pc, #20]	@ (8006f90 <__assert_func+0x34>)
 8006f7a:	f000 f86f 	bl	800705c <fiprintf>
 8006f7e:	f000 f87f 	bl	8007080 <abort>
 8006f82:	4b04      	ldr	r3, [pc, #16]	@ (8006f94 <__assert_func+0x38>)
 8006f84:	e7f4      	b.n	8006f70 <__assert_func+0x14>
 8006f86:	bf00      	nop
 8006f88:	20000018 	.word	0x20000018
 8006f8c:	080078ae 	.word	0x080078ae
 8006f90:	08007880 	.word	0x08007880
 8006f94:	08007873 	.word	0x08007873

08006f98 <_calloc_r>:
 8006f98:	b570      	push	{r4, r5, r6, lr}
 8006f9a:	fba1 5402 	umull	r5, r4, r1, r2
 8006f9e:	b93c      	cbnz	r4, 8006fb0 <_calloc_r+0x18>
 8006fa0:	4629      	mov	r1, r5
 8006fa2:	f7ff f991 	bl	80062c8 <_malloc_r>
 8006fa6:	4606      	mov	r6, r0
 8006fa8:	b928      	cbnz	r0, 8006fb6 <_calloc_r+0x1e>
 8006faa:	2600      	movs	r6, #0
 8006fac:	4630      	mov	r0, r6
 8006fae:	bd70      	pop	{r4, r5, r6, pc}
 8006fb0:	220c      	movs	r2, #12
 8006fb2:	6002      	str	r2, [r0, #0]
 8006fb4:	e7f9      	b.n	8006faa <_calloc_r+0x12>
 8006fb6:	462a      	mov	r2, r5
 8006fb8:	4621      	mov	r1, r4
 8006fba:	f7fe fa42 	bl	8005442 <memset>
 8006fbe:	e7f5      	b.n	8006fac <_calloc_r+0x14>

08006fc0 <__ascii_mbtowc>:
 8006fc0:	b082      	sub	sp, #8
 8006fc2:	b901      	cbnz	r1, 8006fc6 <__ascii_mbtowc+0x6>
 8006fc4:	a901      	add	r1, sp, #4
 8006fc6:	b142      	cbz	r2, 8006fda <__ascii_mbtowc+0x1a>
 8006fc8:	b14b      	cbz	r3, 8006fde <__ascii_mbtowc+0x1e>
 8006fca:	7813      	ldrb	r3, [r2, #0]
 8006fcc:	600b      	str	r3, [r1, #0]
 8006fce:	7812      	ldrb	r2, [r2, #0]
 8006fd0:	1e10      	subs	r0, r2, #0
 8006fd2:	bf18      	it	ne
 8006fd4:	2001      	movne	r0, #1
 8006fd6:	b002      	add	sp, #8
 8006fd8:	4770      	bx	lr
 8006fda:	4610      	mov	r0, r2
 8006fdc:	e7fb      	b.n	8006fd6 <__ascii_mbtowc+0x16>
 8006fde:	f06f 0001 	mvn.w	r0, #1
 8006fe2:	e7f8      	b.n	8006fd6 <__ascii_mbtowc+0x16>

08006fe4 <_realloc_r>:
 8006fe4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006fe8:	4680      	mov	r8, r0
 8006fea:	4615      	mov	r5, r2
 8006fec:	460c      	mov	r4, r1
 8006fee:	b921      	cbnz	r1, 8006ffa <_realloc_r+0x16>
 8006ff0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006ff4:	4611      	mov	r1, r2
 8006ff6:	f7ff b967 	b.w	80062c8 <_malloc_r>
 8006ffa:	b92a      	cbnz	r2, 8007008 <_realloc_r+0x24>
 8006ffc:	f7ff f8f0 	bl	80061e0 <_free_r>
 8007000:	2400      	movs	r4, #0
 8007002:	4620      	mov	r0, r4
 8007004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007008:	f000 f841 	bl	800708e <_malloc_usable_size_r>
 800700c:	4285      	cmp	r5, r0
 800700e:	4606      	mov	r6, r0
 8007010:	d802      	bhi.n	8007018 <_realloc_r+0x34>
 8007012:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007016:	d8f4      	bhi.n	8007002 <_realloc_r+0x1e>
 8007018:	4629      	mov	r1, r5
 800701a:	4640      	mov	r0, r8
 800701c:	f7ff f954 	bl	80062c8 <_malloc_r>
 8007020:	4607      	mov	r7, r0
 8007022:	2800      	cmp	r0, #0
 8007024:	d0ec      	beq.n	8007000 <_realloc_r+0x1c>
 8007026:	42b5      	cmp	r5, r6
 8007028:	462a      	mov	r2, r5
 800702a:	4621      	mov	r1, r4
 800702c:	bf28      	it	cs
 800702e:	4632      	movcs	r2, r6
 8007030:	f7ff ff86 	bl	8006f40 <memcpy>
 8007034:	4621      	mov	r1, r4
 8007036:	4640      	mov	r0, r8
 8007038:	f7ff f8d2 	bl	80061e0 <_free_r>
 800703c:	463c      	mov	r4, r7
 800703e:	e7e0      	b.n	8007002 <_realloc_r+0x1e>

08007040 <__ascii_wctomb>:
 8007040:	4603      	mov	r3, r0
 8007042:	4608      	mov	r0, r1
 8007044:	b141      	cbz	r1, 8007058 <__ascii_wctomb+0x18>
 8007046:	2aff      	cmp	r2, #255	@ 0xff
 8007048:	d904      	bls.n	8007054 <__ascii_wctomb+0x14>
 800704a:	228a      	movs	r2, #138	@ 0x8a
 800704c:	601a      	str	r2, [r3, #0]
 800704e:	f04f 30ff 	mov.w	r0, #4294967295
 8007052:	4770      	bx	lr
 8007054:	700a      	strb	r2, [r1, #0]
 8007056:	2001      	movs	r0, #1
 8007058:	4770      	bx	lr
	...

0800705c <fiprintf>:
 800705c:	b40e      	push	{r1, r2, r3}
 800705e:	b503      	push	{r0, r1, lr}
 8007060:	4601      	mov	r1, r0
 8007062:	ab03      	add	r3, sp, #12
 8007064:	4805      	ldr	r0, [pc, #20]	@ (800707c <fiprintf+0x20>)
 8007066:	f853 2b04 	ldr.w	r2, [r3], #4
 800706a:	6800      	ldr	r0, [r0, #0]
 800706c:	9301      	str	r3, [sp, #4]
 800706e:	f000 f83f 	bl	80070f0 <_vfiprintf_r>
 8007072:	b002      	add	sp, #8
 8007074:	f85d eb04 	ldr.w	lr, [sp], #4
 8007078:	b003      	add	sp, #12
 800707a:	4770      	bx	lr
 800707c:	20000018 	.word	0x20000018

08007080 <abort>:
 8007080:	b508      	push	{r3, lr}
 8007082:	2006      	movs	r0, #6
 8007084:	f000 fa08 	bl	8007498 <raise>
 8007088:	2001      	movs	r0, #1
 800708a:	f7fa f98b 	bl	80013a4 <_exit>

0800708e <_malloc_usable_size_r>:
 800708e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007092:	1f18      	subs	r0, r3, #4
 8007094:	2b00      	cmp	r3, #0
 8007096:	bfbc      	itt	lt
 8007098:	580b      	ldrlt	r3, [r1, r0]
 800709a:	18c0      	addlt	r0, r0, r3
 800709c:	4770      	bx	lr

0800709e <__sfputc_r>:
 800709e:	6893      	ldr	r3, [r2, #8]
 80070a0:	3b01      	subs	r3, #1
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	b410      	push	{r4}
 80070a6:	6093      	str	r3, [r2, #8]
 80070a8:	da08      	bge.n	80070bc <__sfputc_r+0x1e>
 80070aa:	6994      	ldr	r4, [r2, #24]
 80070ac:	42a3      	cmp	r3, r4
 80070ae:	db01      	blt.n	80070b4 <__sfputc_r+0x16>
 80070b0:	290a      	cmp	r1, #10
 80070b2:	d103      	bne.n	80070bc <__sfputc_r+0x1e>
 80070b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070b8:	f000 b932 	b.w	8007320 <__swbuf_r>
 80070bc:	6813      	ldr	r3, [r2, #0]
 80070be:	1c58      	adds	r0, r3, #1
 80070c0:	6010      	str	r0, [r2, #0]
 80070c2:	7019      	strb	r1, [r3, #0]
 80070c4:	4608      	mov	r0, r1
 80070c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070ca:	4770      	bx	lr

080070cc <__sfputs_r>:
 80070cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070ce:	4606      	mov	r6, r0
 80070d0:	460f      	mov	r7, r1
 80070d2:	4614      	mov	r4, r2
 80070d4:	18d5      	adds	r5, r2, r3
 80070d6:	42ac      	cmp	r4, r5
 80070d8:	d101      	bne.n	80070de <__sfputs_r+0x12>
 80070da:	2000      	movs	r0, #0
 80070dc:	e007      	b.n	80070ee <__sfputs_r+0x22>
 80070de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070e2:	463a      	mov	r2, r7
 80070e4:	4630      	mov	r0, r6
 80070e6:	f7ff ffda 	bl	800709e <__sfputc_r>
 80070ea:	1c43      	adds	r3, r0, #1
 80070ec:	d1f3      	bne.n	80070d6 <__sfputs_r+0xa>
 80070ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080070f0 <_vfiprintf_r>:
 80070f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070f4:	460d      	mov	r5, r1
 80070f6:	b09d      	sub	sp, #116	@ 0x74
 80070f8:	4614      	mov	r4, r2
 80070fa:	4698      	mov	r8, r3
 80070fc:	4606      	mov	r6, r0
 80070fe:	b118      	cbz	r0, 8007108 <_vfiprintf_r+0x18>
 8007100:	6a03      	ldr	r3, [r0, #32]
 8007102:	b90b      	cbnz	r3, 8007108 <_vfiprintf_r+0x18>
 8007104:	f7fe f8f0 	bl	80052e8 <__sinit>
 8007108:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800710a:	07d9      	lsls	r1, r3, #31
 800710c:	d405      	bmi.n	800711a <_vfiprintf_r+0x2a>
 800710e:	89ab      	ldrh	r3, [r5, #12]
 8007110:	059a      	lsls	r2, r3, #22
 8007112:	d402      	bmi.n	800711a <_vfiprintf_r+0x2a>
 8007114:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007116:	f7fe fa12 	bl	800553e <__retarget_lock_acquire_recursive>
 800711a:	89ab      	ldrh	r3, [r5, #12]
 800711c:	071b      	lsls	r3, r3, #28
 800711e:	d501      	bpl.n	8007124 <_vfiprintf_r+0x34>
 8007120:	692b      	ldr	r3, [r5, #16]
 8007122:	b99b      	cbnz	r3, 800714c <_vfiprintf_r+0x5c>
 8007124:	4629      	mov	r1, r5
 8007126:	4630      	mov	r0, r6
 8007128:	f000 f938 	bl	800739c <__swsetup_r>
 800712c:	b170      	cbz	r0, 800714c <_vfiprintf_r+0x5c>
 800712e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007130:	07dc      	lsls	r4, r3, #31
 8007132:	d504      	bpl.n	800713e <_vfiprintf_r+0x4e>
 8007134:	f04f 30ff 	mov.w	r0, #4294967295
 8007138:	b01d      	add	sp, #116	@ 0x74
 800713a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800713e:	89ab      	ldrh	r3, [r5, #12]
 8007140:	0598      	lsls	r0, r3, #22
 8007142:	d4f7      	bmi.n	8007134 <_vfiprintf_r+0x44>
 8007144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007146:	f7fe f9fb 	bl	8005540 <__retarget_lock_release_recursive>
 800714a:	e7f3      	b.n	8007134 <_vfiprintf_r+0x44>
 800714c:	2300      	movs	r3, #0
 800714e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007150:	2320      	movs	r3, #32
 8007152:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007156:	f8cd 800c 	str.w	r8, [sp, #12]
 800715a:	2330      	movs	r3, #48	@ 0x30
 800715c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800730c <_vfiprintf_r+0x21c>
 8007160:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007164:	f04f 0901 	mov.w	r9, #1
 8007168:	4623      	mov	r3, r4
 800716a:	469a      	mov	sl, r3
 800716c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007170:	b10a      	cbz	r2, 8007176 <_vfiprintf_r+0x86>
 8007172:	2a25      	cmp	r2, #37	@ 0x25
 8007174:	d1f9      	bne.n	800716a <_vfiprintf_r+0x7a>
 8007176:	ebba 0b04 	subs.w	fp, sl, r4
 800717a:	d00b      	beq.n	8007194 <_vfiprintf_r+0xa4>
 800717c:	465b      	mov	r3, fp
 800717e:	4622      	mov	r2, r4
 8007180:	4629      	mov	r1, r5
 8007182:	4630      	mov	r0, r6
 8007184:	f7ff ffa2 	bl	80070cc <__sfputs_r>
 8007188:	3001      	adds	r0, #1
 800718a:	f000 80a7 	beq.w	80072dc <_vfiprintf_r+0x1ec>
 800718e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007190:	445a      	add	r2, fp
 8007192:	9209      	str	r2, [sp, #36]	@ 0x24
 8007194:	f89a 3000 	ldrb.w	r3, [sl]
 8007198:	2b00      	cmp	r3, #0
 800719a:	f000 809f 	beq.w	80072dc <_vfiprintf_r+0x1ec>
 800719e:	2300      	movs	r3, #0
 80071a0:	f04f 32ff 	mov.w	r2, #4294967295
 80071a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071a8:	f10a 0a01 	add.w	sl, sl, #1
 80071ac:	9304      	str	r3, [sp, #16]
 80071ae:	9307      	str	r3, [sp, #28]
 80071b0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071b4:	931a      	str	r3, [sp, #104]	@ 0x68
 80071b6:	4654      	mov	r4, sl
 80071b8:	2205      	movs	r2, #5
 80071ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071be:	4853      	ldr	r0, [pc, #332]	@ (800730c <_vfiprintf_r+0x21c>)
 80071c0:	f7f9 f806 	bl	80001d0 <memchr>
 80071c4:	9a04      	ldr	r2, [sp, #16]
 80071c6:	b9d8      	cbnz	r0, 8007200 <_vfiprintf_r+0x110>
 80071c8:	06d1      	lsls	r1, r2, #27
 80071ca:	bf44      	itt	mi
 80071cc:	2320      	movmi	r3, #32
 80071ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071d2:	0713      	lsls	r3, r2, #28
 80071d4:	bf44      	itt	mi
 80071d6:	232b      	movmi	r3, #43	@ 0x2b
 80071d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071dc:	f89a 3000 	ldrb.w	r3, [sl]
 80071e0:	2b2a      	cmp	r3, #42	@ 0x2a
 80071e2:	d015      	beq.n	8007210 <_vfiprintf_r+0x120>
 80071e4:	9a07      	ldr	r2, [sp, #28]
 80071e6:	4654      	mov	r4, sl
 80071e8:	2000      	movs	r0, #0
 80071ea:	f04f 0c0a 	mov.w	ip, #10
 80071ee:	4621      	mov	r1, r4
 80071f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80071f4:	3b30      	subs	r3, #48	@ 0x30
 80071f6:	2b09      	cmp	r3, #9
 80071f8:	d94b      	bls.n	8007292 <_vfiprintf_r+0x1a2>
 80071fa:	b1b0      	cbz	r0, 800722a <_vfiprintf_r+0x13a>
 80071fc:	9207      	str	r2, [sp, #28]
 80071fe:	e014      	b.n	800722a <_vfiprintf_r+0x13a>
 8007200:	eba0 0308 	sub.w	r3, r0, r8
 8007204:	fa09 f303 	lsl.w	r3, r9, r3
 8007208:	4313      	orrs	r3, r2
 800720a:	9304      	str	r3, [sp, #16]
 800720c:	46a2      	mov	sl, r4
 800720e:	e7d2      	b.n	80071b6 <_vfiprintf_r+0xc6>
 8007210:	9b03      	ldr	r3, [sp, #12]
 8007212:	1d19      	adds	r1, r3, #4
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	9103      	str	r1, [sp, #12]
 8007218:	2b00      	cmp	r3, #0
 800721a:	bfbb      	ittet	lt
 800721c:	425b      	neglt	r3, r3
 800721e:	f042 0202 	orrlt.w	r2, r2, #2
 8007222:	9307      	strge	r3, [sp, #28]
 8007224:	9307      	strlt	r3, [sp, #28]
 8007226:	bfb8      	it	lt
 8007228:	9204      	strlt	r2, [sp, #16]
 800722a:	7823      	ldrb	r3, [r4, #0]
 800722c:	2b2e      	cmp	r3, #46	@ 0x2e
 800722e:	d10a      	bne.n	8007246 <_vfiprintf_r+0x156>
 8007230:	7863      	ldrb	r3, [r4, #1]
 8007232:	2b2a      	cmp	r3, #42	@ 0x2a
 8007234:	d132      	bne.n	800729c <_vfiprintf_r+0x1ac>
 8007236:	9b03      	ldr	r3, [sp, #12]
 8007238:	1d1a      	adds	r2, r3, #4
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	9203      	str	r2, [sp, #12]
 800723e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007242:	3402      	adds	r4, #2
 8007244:	9305      	str	r3, [sp, #20]
 8007246:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800731c <_vfiprintf_r+0x22c>
 800724a:	7821      	ldrb	r1, [r4, #0]
 800724c:	2203      	movs	r2, #3
 800724e:	4650      	mov	r0, sl
 8007250:	f7f8 ffbe 	bl	80001d0 <memchr>
 8007254:	b138      	cbz	r0, 8007266 <_vfiprintf_r+0x176>
 8007256:	9b04      	ldr	r3, [sp, #16]
 8007258:	eba0 000a 	sub.w	r0, r0, sl
 800725c:	2240      	movs	r2, #64	@ 0x40
 800725e:	4082      	lsls	r2, r0
 8007260:	4313      	orrs	r3, r2
 8007262:	3401      	adds	r4, #1
 8007264:	9304      	str	r3, [sp, #16]
 8007266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800726a:	4829      	ldr	r0, [pc, #164]	@ (8007310 <_vfiprintf_r+0x220>)
 800726c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007270:	2206      	movs	r2, #6
 8007272:	f7f8 ffad 	bl	80001d0 <memchr>
 8007276:	2800      	cmp	r0, #0
 8007278:	d03f      	beq.n	80072fa <_vfiprintf_r+0x20a>
 800727a:	4b26      	ldr	r3, [pc, #152]	@ (8007314 <_vfiprintf_r+0x224>)
 800727c:	bb1b      	cbnz	r3, 80072c6 <_vfiprintf_r+0x1d6>
 800727e:	9b03      	ldr	r3, [sp, #12]
 8007280:	3307      	adds	r3, #7
 8007282:	f023 0307 	bic.w	r3, r3, #7
 8007286:	3308      	adds	r3, #8
 8007288:	9303      	str	r3, [sp, #12]
 800728a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800728c:	443b      	add	r3, r7
 800728e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007290:	e76a      	b.n	8007168 <_vfiprintf_r+0x78>
 8007292:	fb0c 3202 	mla	r2, ip, r2, r3
 8007296:	460c      	mov	r4, r1
 8007298:	2001      	movs	r0, #1
 800729a:	e7a8      	b.n	80071ee <_vfiprintf_r+0xfe>
 800729c:	2300      	movs	r3, #0
 800729e:	3401      	adds	r4, #1
 80072a0:	9305      	str	r3, [sp, #20]
 80072a2:	4619      	mov	r1, r3
 80072a4:	f04f 0c0a 	mov.w	ip, #10
 80072a8:	4620      	mov	r0, r4
 80072aa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072ae:	3a30      	subs	r2, #48	@ 0x30
 80072b0:	2a09      	cmp	r2, #9
 80072b2:	d903      	bls.n	80072bc <_vfiprintf_r+0x1cc>
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d0c6      	beq.n	8007246 <_vfiprintf_r+0x156>
 80072b8:	9105      	str	r1, [sp, #20]
 80072ba:	e7c4      	b.n	8007246 <_vfiprintf_r+0x156>
 80072bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80072c0:	4604      	mov	r4, r0
 80072c2:	2301      	movs	r3, #1
 80072c4:	e7f0      	b.n	80072a8 <_vfiprintf_r+0x1b8>
 80072c6:	ab03      	add	r3, sp, #12
 80072c8:	9300      	str	r3, [sp, #0]
 80072ca:	462a      	mov	r2, r5
 80072cc:	4b12      	ldr	r3, [pc, #72]	@ (8007318 <_vfiprintf_r+0x228>)
 80072ce:	a904      	add	r1, sp, #16
 80072d0:	4630      	mov	r0, r6
 80072d2:	f7fd fbc5 	bl	8004a60 <_printf_float>
 80072d6:	4607      	mov	r7, r0
 80072d8:	1c78      	adds	r0, r7, #1
 80072da:	d1d6      	bne.n	800728a <_vfiprintf_r+0x19a>
 80072dc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80072de:	07d9      	lsls	r1, r3, #31
 80072e0:	d405      	bmi.n	80072ee <_vfiprintf_r+0x1fe>
 80072e2:	89ab      	ldrh	r3, [r5, #12]
 80072e4:	059a      	lsls	r2, r3, #22
 80072e6:	d402      	bmi.n	80072ee <_vfiprintf_r+0x1fe>
 80072e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072ea:	f7fe f929 	bl	8005540 <__retarget_lock_release_recursive>
 80072ee:	89ab      	ldrh	r3, [r5, #12]
 80072f0:	065b      	lsls	r3, r3, #25
 80072f2:	f53f af1f 	bmi.w	8007134 <_vfiprintf_r+0x44>
 80072f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80072f8:	e71e      	b.n	8007138 <_vfiprintf_r+0x48>
 80072fa:	ab03      	add	r3, sp, #12
 80072fc:	9300      	str	r3, [sp, #0]
 80072fe:	462a      	mov	r2, r5
 8007300:	4b05      	ldr	r3, [pc, #20]	@ (8007318 <_vfiprintf_r+0x228>)
 8007302:	a904      	add	r1, sp, #16
 8007304:	4630      	mov	r0, r6
 8007306:	f7fd fe43 	bl	8004f90 <_printf_i>
 800730a:	e7e4      	b.n	80072d6 <_vfiprintf_r+0x1e6>
 800730c:	08007858 	.word	0x08007858
 8007310:	08007862 	.word	0x08007862
 8007314:	08004a61 	.word	0x08004a61
 8007318:	080070cd 	.word	0x080070cd
 800731c:	0800785e 	.word	0x0800785e

08007320 <__swbuf_r>:
 8007320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007322:	460e      	mov	r6, r1
 8007324:	4614      	mov	r4, r2
 8007326:	4605      	mov	r5, r0
 8007328:	b118      	cbz	r0, 8007332 <__swbuf_r+0x12>
 800732a:	6a03      	ldr	r3, [r0, #32]
 800732c:	b90b      	cbnz	r3, 8007332 <__swbuf_r+0x12>
 800732e:	f7fd ffdb 	bl	80052e8 <__sinit>
 8007332:	69a3      	ldr	r3, [r4, #24]
 8007334:	60a3      	str	r3, [r4, #8]
 8007336:	89a3      	ldrh	r3, [r4, #12]
 8007338:	071a      	lsls	r2, r3, #28
 800733a:	d501      	bpl.n	8007340 <__swbuf_r+0x20>
 800733c:	6923      	ldr	r3, [r4, #16]
 800733e:	b943      	cbnz	r3, 8007352 <__swbuf_r+0x32>
 8007340:	4621      	mov	r1, r4
 8007342:	4628      	mov	r0, r5
 8007344:	f000 f82a 	bl	800739c <__swsetup_r>
 8007348:	b118      	cbz	r0, 8007352 <__swbuf_r+0x32>
 800734a:	f04f 37ff 	mov.w	r7, #4294967295
 800734e:	4638      	mov	r0, r7
 8007350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007352:	6823      	ldr	r3, [r4, #0]
 8007354:	6922      	ldr	r2, [r4, #16]
 8007356:	1a98      	subs	r0, r3, r2
 8007358:	6963      	ldr	r3, [r4, #20]
 800735a:	b2f6      	uxtb	r6, r6
 800735c:	4283      	cmp	r3, r0
 800735e:	4637      	mov	r7, r6
 8007360:	dc05      	bgt.n	800736e <__swbuf_r+0x4e>
 8007362:	4621      	mov	r1, r4
 8007364:	4628      	mov	r0, r5
 8007366:	f7ff fd99 	bl	8006e9c <_fflush_r>
 800736a:	2800      	cmp	r0, #0
 800736c:	d1ed      	bne.n	800734a <__swbuf_r+0x2a>
 800736e:	68a3      	ldr	r3, [r4, #8]
 8007370:	3b01      	subs	r3, #1
 8007372:	60a3      	str	r3, [r4, #8]
 8007374:	6823      	ldr	r3, [r4, #0]
 8007376:	1c5a      	adds	r2, r3, #1
 8007378:	6022      	str	r2, [r4, #0]
 800737a:	701e      	strb	r6, [r3, #0]
 800737c:	6962      	ldr	r2, [r4, #20]
 800737e:	1c43      	adds	r3, r0, #1
 8007380:	429a      	cmp	r2, r3
 8007382:	d004      	beq.n	800738e <__swbuf_r+0x6e>
 8007384:	89a3      	ldrh	r3, [r4, #12]
 8007386:	07db      	lsls	r3, r3, #31
 8007388:	d5e1      	bpl.n	800734e <__swbuf_r+0x2e>
 800738a:	2e0a      	cmp	r6, #10
 800738c:	d1df      	bne.n	800734e <__swbuf_r+0x2e>
 800738e:	4621      	mov	r1, r4
 8007390:	4628      	mov	r0, r5
 8007392:	f7ff fd83 	bl	8006e9c <_fflush_r>
 8007396:	2800      	cmp	r0, #0
 8007398:	d0d9      	beq.n	800734e <__swbuf_r+0x2e>
 800739a:	e7d6      	b.n	800734a <__swbuf_r+0x2a>

0800739c <__swsetup_r>:
 800739c:	b538      	push	{r3, r4, r5, lr}
 800739e:	4b29      	ldr	r3, [pc, #164]	@ (8007444 <__swsetup_r+0xa8>)
 80073a0:	4605      	mov	r5, r0
 80073a2:	6818      	ldr	r0, [r3, #0]
 80073a4:	460c      	mov	r4, r1
 80073a6:	b118      	cbz	r0, 80073b0 <__swsetup_r+0x14>
 80073a8:	6a03      	ldr	r3, [r0, #32]
 80073aa:	b90b      	cbnz	r3, 80073b0 <__swsetup_r+0x14>
 80073ac:	f7fd ff9c 	bl	80052e8 <__sinit>
 80073b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073b4:	0719      	lsls	r1, r3, #28
 80073b6:	d422      	bmi.n	80073fe <__swsetup_r+0x62>
 80073b8:	06da      	lsls	r2, r3, #27
 80073ba:	d407      	bmi.n	80073cc <__swsetup_r+0x30>
 80073bc:	2209      	movs	r2, #9
 80073be:	602a      	str	r2, [r5, #0]
 80073c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073c4:	81a3      	strh	r3, [r4, #12]
 80073c6:	f04f 30ff 	mov.w	r0, #4294967295
 80073ca:	e033      	b.n	8007434 <__swsetup_r+0x98>
 80073cc:	0758      	lsls	r0, r3, #29
 80073ce:	d512      	bpl.n	80073f6 <__swsetup_r+0x5a>
 80073d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073d2:	b141      	cbz	r1, 80073e6 <__swsetup_r+0x4a>
 80073d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073d8:	4299      	cmp	r1, r3
 80073da:	d002      	beq.n	80073e2 <__swsetup_r+0x46>
 80073dc:	4628      	mov	r0, r5
 80073de:	f7fe feff 	bl	80061e0 <_free_r>
 80073e2:	2300      	movs	r3, #0
 80073e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80073e6:	89a3      	ldrh	r3, [r4, #12]
 80073e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80073ec:	81a3      	strh	r3, [r4, #12]
 80073ee:	2300      	movs	r3, #0
 80073f0:	6063      	str	r3, [r4, #4]
 80073f2:	6923      	ldr	r3, [r4, #16]
 80073f4:	6023      	str	r3, [r4, #0]
 80073f6:	89a3      	ldrh	r3, [r4, #12]
 80073f8:	f043 0308 	orr.w	r3, r3, #8
 80073fc:	81a3      	strh	r3, [r4, #12]
 80073fe:	6923      	ldr	r3, [r4, #16]
 8007400:	b94b      	cbnz	r3, 8007416 <__swsetup_r+0x7a>
 8007402:	89a3      	ldrh	r3, [r4, #12]
 8007404:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007408:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800740c:	d003      	beq.n	8007416 <__swsetup_r+0x7a>
 800740e:	4621      	mov	r1, r4
 8007410:	4628      	mov	r0, r5
 8007412:	f000 f883 	bl	800751c <__smakebuf_r>
 8007416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800741a:	f013 0201 	ands.w	r2, r3, #1
 800741e:	d00a      	beq.n	8007436 <__swsetup_r+0x9a>
 8007420:	2200      	movs	r2, #0
 8007422:	60a2      	str	r2, [r4, #8]
 8007424:	6962      	ldr	r2, [r4, #20]
 8007426:	4252      	negs	r2, r2
 8007428:	61a2      	str	r2, [r4, #24]
 800742a:	6922      	ldr	r2, [r4, #16]
 800742c:	b942      	cbnz	r2, 8007440 <__swsetup_r+0xa4>
 800742e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007432:	d1c5      	bne.n	80073c0 <__swsetup_r+0x24>
 8007434:	bd38      	pop	{r3, r4, r5, pc}
 8007436:	0799      	lsls	r1, r3, #30
 8007438:	bf58      	it	pl
 800743a:	6962      	ldrpl	r2, [r4, #20]
 800743c:	60a2      	str	r2, [r4, #8]
 800743e:	e7f4      	b.n	800742a <__swsetup_r+0x8e>
 8007440:	2000      	movs	r0, #0
 8007442:	e7f7      	b.n	8007434 <__swsetup_r+0x98>
 8007444:	20000018 	.word	0x20000018

08007448 <_raise_r>:
 8007448:	291f      	cmp	r1, #31
 800744a:	b538      	push	{r3, r4, r5, lr}
 800744c:	4605      	mov	r5, r0
 800744e:	460c      	mov	r4, r1
 8007450:	d904      	bls.n	800745c <_raise_r+0x14>
 8007452:	2316      	movs	r3, #22
 8007454:	6003      	str	r3, [r0, #0]
 8007456:	f04f 30ff 	mov.w	r0, #4294967295
 800745a:	bd38      	pop	{r3, r4, r5, pc}
 800745c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800745e:	b112      	cbz	r2, 8007466 <_raise_r+0x1e>
 8007460:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007464:	b94b      	cbnz	r3, 800747a <_raise_r+0x32>
 8007466:	4628      	mov	r0, r5
 8007468:	f000 f830 	bl	80074cc <_getpid_r>
 800746c:	4622      	mov	r2, r4
 800746e:	4601      	mov	r1, r0
 8007470:	4628      	mov	r0, r5
 8007472:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007476:	f000 b817 	b.w	80074a8 <_kill_r>
 800747a:	2b01      	cmp	r3, #1
 800747c:	d00a      	beq.n	8007494 <_raise_r+0x4c>
 800747e:	1c59      	adds	r1, r3, #1
 8007480:	d103      	bne.n	800748a <_raise_r+0x42>
 8007482:	2316      	movs	r3, #22
 8007484:	6003      	str	r3, [r0, #0]
 8007486:	2001      	movs	r0, #1
 8007488:	e7e7      	b.n	800745a <_raise_r+0x12>
 800748a:	2100      	movs	r1, #0
 800748c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007490:	4620      	mov	r0, r4
 8007492:	4798      	blx	r3
 8007494:	2000      	movs	r0, #0
 8007496:	e7e0      	b.n	800745a <_raise_r+0x12>

08007498 <raise>:
 8007498:	4b02      	ldr	r3, [pc, #8]	@ (80074a4 <raise+0xc>)
 800749a:	4601      	mov	r1, r0
 800749c:	6818      	ldr	r0, [r3, #0]
 800749e:	f7ff bfd3 	b.w	8007448 <_raise_r>
 80074a2:	bf00      	nop
 80074a4:	20000018 	.word	0x20000018

080074a8 <_kill_r>:
 80074a8:	b538      	push	{r3, r4, r5, lr}
 80074aa:	4d07      	ldr	r5, [pc, #28]	@ (80074c8 <_kill_r+0x20>)
 80074ac:	2300      	movs	r3, #0
 80074ae:	4604      	mov	r4, r0
 80074b0:	4608      	mov	r0, r1
 80074b2:	4611      	mov	r1, r2
 80074b4:	602b      	str	r3, [r5, #0]
 80074b6:	f7f9 ff65 	bl	8001384 <_kill>
 80074ba:	1c43      	adds	r3, r0, #1
 80074bc:	d102      	bne.n	80074c4 <_kill_r+0x1c>
 80074be:	682b      	ldr	r3, [r5, #0]
 80074c0:	b103      	cbz	r3, 80074c4 <_kill_r+0x1c>
 80074c2:	6023      	str	r3, [r4, #0]
 80074c4:	bd38      	pop	{r3, r4, r5, pc}
 80074c6:	bf00      	nop
 80074c8:	20000424 	.word	0x20000424

080074cc <_getpid_r>:
 80074cc:	f7f9 bf52 	b.w	8001374 <_getpid>

080074d0 <__swhatbuf_r>:
 80074d0:	b570      	push	{r4, r5, r6, lr}
 80074d2:	460c      	mov	r4, r1
 80074d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074d8:	2900      	cmp	r1, #0
 80074da:	b096      	sub	sp, #88	@ 0x58
 80074dc:	4615      	mov	r5, r2
 80074de:	461e      	mov	r6, r3
 80074e0:	da0d      	bge.n	80074fe <__swhatbuf_r+0x2e>
 80074e2:	89a3      	ldrh	r3, [r4, #12]
 80074e4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80074e8:	f04f 0100 	mov.w	r1, #0
 80074ec:	bf14      	ite	ne
 80074ee:	2340      	movne	r3, #64	@ 0x40
 80074f0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80074f4:	2000      	movs	r0, #0
 80074f6:	6031      	str	r1, [r6, #0]
 80074f8:	602b      	str	r3, [r5, #0]
 80074fa:	b016      	add	sp, #88	@ 0x58
 80074fc:	bd70      	pop	{r4, r5, r6, pc}
 80074fe:	466a      	mov	r2, sp
 8007500:	f000 f848 	bl	8007594 <_fstat_r>
 8007504:	2800      	cmp	r0, #0
 8007506:	dbec      	blt.n	80074e2 <__swhatbuf_r+0x12>
 8007508:	9901      	ldr	r1, [sp, #4]
 800750a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800750e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007512:	4259      	negs	r1, r3
 8007514:	4159      	adcs	r1, r3
 8007516:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800751a:	e7eb      	b.n	80074f4 <__swhatbuf_r+0x24>

0800751c <__smakebuf_r>:
 800751c:	898b      	ldrh	r3, [r1, #12]
 800751e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007520:	079d      	lsls	r5, r3, #30
 8007522:	4606      	mov	r6, r0
 8007524:	460c      	mov	r4, r1
 8007526:	d507      	bpl.n	8007538 <__smakebuf_r+0x1c>
 8007528:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800752c:	6023      	str	r3, [r4, #0]
 800752e:	6123      	str	r3, [r4, #16]
 8007530:	2301      	movs	r3, #1
 8007532:	6163      	str	r3, [r4, #20]
 8007534:	b003      	add	sp, #12
 8007536:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007538:	ab01      	add	r3, sp, #4
 800753a:	466a      	mov	r2, sp
 800753c:	f7ff ffc8 	bl	80074d0 <__swhatbuf_r>
 8007540:	9f00      	ldr	r7, [sp, #0]
 8007542:	4605      	mov	r5, r0
 8007544:	4639      	mov	r1, r7
 8007546:	4630      	mov	r0, r6
 8007548:	f7fe febe 	bl	80062c8 <_malloc_r>
 800754c:	b948      	cbnz	r0, 8007562 <__smakebuf_r+0x46>
 800754e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007552:	059a      	lsls	r2, r3, #22
 8007554:	d4ee      	bmi.n	8007534 <__smakebuf_r+0x18>
 8007556:	f023 0303 	bic.w	r3, r3, #3
 800755a:	f043 0302 	orr.w	r3, r3, #2
 800755e:	81a3      	strh	r3, [r4, #12]
 8007560:	e7e2      	b.n	8007528 <__smakebuf_r+0xc>
 8007562:	89a3      	ldrh	r3, [r4, #12]
 8007564:	6020      	str	r0, [r4, #0]
 8007566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800756a:	81a3      	strh	r3, [r4, #12]
 800756c:	9b01      	ldr	r3, [sp, #4]
 800756e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007572:	b15b      	cbz	r3, 800758c <__smakebuf_r+0x70>
 8007574:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007578:	4630      	mov	r0, r6
 800757a:	f000 f81d 	bl	80075b8 <_isatty_r>
 800757e:	b128      	cbz	r0, 800758c <__smakebuf_r+0x70>
 8007580:	89a3      	ldrh	r3, [r4, #12]
 8007582:	f023 0303 	bic.w	r3, r3, #3
 8007586:	f043 0301 	orr.w	r3, r3, #1
 800758a:	81a3      	strh	r3, [r4, #12]
 800758c:	89a3      	ldrh	r3, [r4, #12]
 800758e:	431d      	orrs	r5, r3
 8007590:	81a5      	strh	r5, [r4, #12]
 8007592:	e7cf      	b.n	8007534 <__smakebuf_r+0x18>

08007594 <_fstat_r>:
 8007594:	b538      	push	{r3, r4, r5, lr}
 8007596:	4d07      	ldr	r5, [pc, #28]	@ (80075b4 <_fstat_r+0x20>)
 8007598:	2300      	movs	r3, #0
 800759a:	4604      	mov	r4, r0
 800759c:	4608      	mov	r0, r1
 800759e:	4611      	mov	r1, r2
 80075a0:	602b      	str	r3, [r5, #0]
 80075a2:	f7f9 ff4f 	bl	8001444 <_fstat>
 80075a6:	1c43      	adds	r3, r0, #1
 80075a8:	d102      	bne.n	80075b0 <_fstat_r+0x1c>
 80075aa:	682b      	ldr	r3, [r5, #0]
 80075ac:	b103      	cbz	r3, 80075b0 <_fstat_r+0x1c>
 80075ae:	6023      	str	r3, [r4, #0]
 80075b0:	bd38      	pop	{r3, r4, r5, pc}
 80075b2:	bf00      	nop
 80075b4:	20000424 	.word	0x20000424

080075b8 <_isatty_r>:
 80075b8:	b538      	push	{r3, r4, r5, lr}
 80075ba:	4d06      	ldr	r5, [pc, #24]	@ (80075d4 <_isatty_r+0x1c>)
 80075bc:	2300      	movs	r3, #0
 80075be:	4604      	mov	r4, r0
 80075c0:	4608      	mov	r0, r1
 80075c2:	602b      	str	r3, [r5, #0]
 80075c4:	f7f9 ff4e 	bl	8001464 <_isatty>
 80075c8:	1c43      	adds	r3, r0, #1
 80075ca:	d102      	bne.n	80075d2 <_isatty_r+0x1a>
 80075cc:	682b      	ldr	r3, [r5, #0]
 80075ce:	b103      	cbz	r3, 80075d2 <_isatty_r+0x1a>
 80075d0:	6023      	str	r3, [r4, #0]
 80075d2:	bd38      	pop	{r3, r4, r5, pc}
 80075d4:	20000424 	.word	0x20000424

080075d8 <_init>:
 80075d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075da:	bf00      	nop
 80075dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075de:	bc08      	pop	{r3}
 80075e0:	469e      	mov	lr, r3
 80075e2:	4770      	bx	lr

080075e4 <_fini>:
 80075e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075e6:	bf00      	nop
 80075e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80075ea:	bc08      	pop	{r3}
 80075ec:	469e      	mov	lr, r3
 80075ee:	4770      	bx	lr
