
LoraAmbulance.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009230  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006c0  08009370  08009370  00019370  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a30  08009a30  00020098  2**0
                  CONTENTS
  4 .ARM          00000008  08009a30  08009a30  00019a30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009a38  08009a38  00020098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08009a38  08009a38  00019a38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08009a40  08009a40  00019a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000098  20000000  08009a48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a68  20000098  08009ae0  00020098  2**2
                  ALLOC
 10 RAM1_region   00000000  20000b00  20000b00  00020098  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  00020098  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  20000b00  20000b00  00020b00  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .comment      00000043  00000000  00000000  000200c2  2**0
                  CONTENTS, READONLY
 15 .debug_info   0002ddc2  00000000  00000000  00020105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00006ee6  00000000  00000000  0004dec7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_loclists 0000c74e  00000000  00000000  00054dad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_aranges 00001a70  00000000  00000000  00061500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00001436  00000000  00000000  00062f70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  000245e4  00000000  00000000  000643a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line   0002dd2e  00000000  00000000  0008898a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_str    000c72d0  00000000  00000000  000b66b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_frame  00004e54  00000000  00000000  0017d988  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000076  00000000  00000000  001827dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000098 	.word	0x20000098
 800015c:	00000000 	.word	0x00000000
 8000160:	08009354 	.word	0x08009354

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000009c 	.word	0x2000009c
 800017c:	08009354 	.word	0x08009354

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b970 	b.w	8000528 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9e08      	ldr	r6, [sp, #32]
 8000266:	460d      	mov	r5, r1
 8000268:	4604      	mov	r4, r0
 800026a:	460f      	mov	r7, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14a      	bne.n	8000306 <__udivmoddi4+0xa6>
 8000270:	428a      	cmp	r2, r1
 8000272:	4694      	mov	ip, r2
 8000274:	d965      	bls.n	8000342 <__udivmoddi4+0xe2>
 8000276:	fab2 f382 	clz	r3, r2
 800027a:	b143      	cbz	r3, 800028e <__udivmoddi4+0x2e>
 800027c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000280:	f1c3 0220 	rsb	r2, r3, #32
 8000284:	409f      	lsls	r7, r3
 8000286:	fa20 f202 	lsr.w	r2, r0, r2
 800028a:	4317      	orrs	r7, r2
 800028c:	409c      	lsls	r4, r3
 800028e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000292:	fa1f f58c 	uxth.w	r5, ip
 8000296:	fbb7 f1fe 	udiv	r1, r7, lr
 800029a:	0c22      	lsrs	r2, r4, #16
 800029c:	fb0e 7711 	mls	r7, lr, r1, r7
 80002a0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002a4:	fb01 f005 	mul.w	r0, r1, r5
 80002a8:	4290      	cmp	r0, r2
 80002aa:	d90a      	bls.n	80002c2 <__udivmoddi4+0x62>
 80002ac:	eb1c 0202 	adds.w	r2, ip, r2
 80002b0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002b4:	f080 811b 	bcs.w	80004ee <__udivmoddi4+0x28e>
 80002b8:	4290      	cmp	r0, r2
 80002ba:	f240 8118 	bls.w	80004ee <__udivmoddi4+0x28e>
 80002be:	3902      	subs	r1, #2
 80002c0:	4462      	add	r2, ip
 80002c2:	1a12      	subs	r2, r2, r0
 80002c4:	b2a4      	uxth	r4, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002d2:	fb00 f505 	mul.w	r5, r0, r5
 80002d6:	42a5      	cmp	r5, r4
 80002d8:	d90a      	bls.n	80002f0 <__udivmoddi4+0x90>
 80002da:	eb1c 0404 	adds.w	r4, ip, r4
 80002de:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e2:	f080 8106 	bcs.w	80004f2 <__udivmoddi4+0x292>
 80002e6:	42a5      	cmp	r5, r4
 80002e8:	f240 8103 	bls.w	80004f2 <__udivmoddi4+0x292>
 80002ec:	4464      	add	r4, ip
 80002ee:	3802      	subs	r0, #2
 80002f0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f4:	1b64      	subs	r4, r4, r5
 80002f6:	2100      	movs	r1, #0
 80002f8:	b11e      	cbz	r6, 8000302 <__udivmoddi4+0xa2>
 80002fa:	40dc      	lsrs	r4, r3
 80002fc:	2300      	movs	r3, #0
 80002fe:	e9c6 4300 	strd	r4, r3, [r6]
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	428b      	cmp	r3, r1
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0xbc>
 800030a:	2e00      	cmp	r6, #0
 800030c:	f000 80ec 	beq.w	80004e8 <__udivmoddi4+0x288>
 8000310:	2100      	movs	r1, #0
 8000312:	e9c6 0500 	strd	r0, r5, [r6]
 8000316:	4608      	mov	r0, r1
 8000318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031c:	fab3 f183 	clz	r1, r3
 8000320:	2900      	cmp	r1, #0
 8000322:	d149      	bne.n	80003b8 <__udivmoddi4+0x158>
 8000324:	42ab      	cmp	r3, r5
 8000326:	d302      	bcc.n	800032e <__udivmoddi4+0xce>
 8000328:	4282      	cmp	r2, r0
 800032a:	f200 80f7 	bhi.w	800051c <__udivmoddi4+0x2bc>
 800032e:	1a84      	subs	r4, r0, r2
 8000330:	eb65 0203 	sbc.w	r2, r5, r3
 8000334:	2001      	movs	r0, #1
 8000336:	4617      	mov	r7, r2
 8000338:	2e00      	cmp	r6, #0
 800033a:	d0e2      	beq.n	8000302 <__udivmoddi4+0xa2>
 800033c:	e9c6 4700 	strd	r4, r7, [r6]
 8000340:	e7df      	b.n	8000302 <__udivmoddi4+0xa2>
 8000342:	b902      	cbnz	r2, 8000346 <__udivmoddi4+0xe6>
 8000344:	deff      	udf	#255	; 0xff
 8000346:	fab2 f382 	clz	r3, r2
 800034a:	2b00      	cmp	r3, #0
 800034c:	f040 808f 	bne.w	800046e <__udivmoddi4+0x20e>
 8000350:	1a8a      	subs	r2, r1, r2
 8000352:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000356:	fa1f fe8c 	uxth.w	lr, ip
 800035a:	2101      	movs	r1, #1
 800035c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000360:	fb07 2015 	mls	r0, r7, r5, r2
 8000364:	0c22      	lsrs	r2, r4, #16
 8000366:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800036a:	fb0e f005 	mul.w	r0, lr, r5
 800036e:	4290      	cmp	r0, r2
 8000370:	d908      	bls.n	8000384 <__udivmoddi4+0x124>
 8000372:	eb1c 0202 	adds.w	r2, ip, r2
 8000376:	f105 38ff 	add.w	r8, r5, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x122>
 800037c:	4290      	cmp	r0, r2
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2b6>
 8000382:	4645      	mov	r5, r8
 8000384:	1a12      	subs	r2, r2, r0
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb2 f0f7 	udiv	r0, r2, r7
 800038c:	fb07 2210 	mls	r2, r7, r0, r2
 8000390:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000394:	fb0e fe00 	mul.w	lr, lr, r0
 8000398:	45a6      	cmp	lr, r4
 800039a:	d908      	bls.n	80003ae <__udivmoddi4+0x14e>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003a4:	d202      	bcs.n	80003ac <__udivmoddi4+0x14c>
 80003a6:	45a6      	cmp	lr, r4
 80003a8:	f200 80ba 	bhi.w	8000520 <__udivmoddi4+0x2c0>
 80003ac:	4610      	mov	r0, r2
 80003ae:	eba4 040e 	sub.w	r4, r4, lr
 80003b2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003b6:	e79f      	b.n	80002f8 <__udivmoddi4+0x98>
 80003b8:	f1c1 0720 	rsb	r7, r1, #32
 80003bc:	408b      	lsls	r3, r1
 80003be:	fa22 fc07 	lsr.w	ip, r2, r7
 80003c2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003c6:	fa05 f401 	lsl.w	r4, r5, r1
 80003ca:	fa20 f307 	lsr.w	r3, r0, r7
 80003ce:	40fd      	lsrs	r5, r7
 80003d0:	4323      	orrs	r3, r4
 80003d2:	fa00 f901 	lsl.w	r9, r0, r1
 80003d6:	ea4f 401c 	mov.w	r0, ip, lsr #16
 80003da:	fa1f fe8c 	uxth.w	lr, ip
 80003de:	fbb5 f8f0 	udiv	r8, r5, r0
 80003e2:	0c1c      	lsrs	r4, r3, #16
 80003e4:	fb00 5518 	mls	r5, r0, r8, r5
 80003e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003ec:	fb08 f50e 	mul.w	r5, r8, lr
 80003f0:	42a5      	cmp	r5, r4
 80003f2:	fa02 f201 	lsl.w	r2, r2, r1
 80003f6:	d90b      	bls.n	8000410 <__udivmoddi4+0x1b0>
 80003f8:	eb1c 0404 	adds.w	r4, ip, r4
 80003fc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000400:	f080 8087 	bcs.w	8000512 <__udivmoddi4+0x2b2>
 8000404:	42a5      	cmp	r5, r4
 8000406:	f240 8084 	bls.w	8000512 <__udivmoddi4+0x2b2>
 800040a:	f1a8 0802 	sub.w	r8, r8, #2
 800040e:	4464      	add	r4, ip
 8000410:	1b64      	subs	r4, r4, r5
 8000412:	b29d      	uxth	r5, r3
 8000414:	fbb4 f3f0 	udiv	r3, r4, r0
 8000418:	fb00 4413 	mls	r4, r0, r3, r4
 800041c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000420:	fb03 fe0e 	mul.w	lr, r3, lr
 8000424:	45a6      	cmp	lr, r4
 8000426:	d908      	bls.n	800043a <__udivmoddi4+0x1da>
 8000428:	eb1c 0404 	adds.w	r4, ip, r4
 800042c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000430:	d26b      	bcs.n	800050a <__udivmoddi4+0x2aa>
 8000432:	45a6      	cmp	lr, r4
 8000434:	d969      	bls.n	800050a <__udivmoddi4+0x2aa>
 8000436:	3b02      	subs	r3, #2
 8000438:	4464      	add	r4, ip
 800043a:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 800043e:	fba0 8302 	umull	r8, r3, r0, r2
 8000442:	eba4 040e 	sub.w	r4, r4, lr
 8000446:	429c      	cmp	r4, r3
 8000448:	46c6      	mov	lr, r8
 800044a:	461d      	mov	r5, r3
 800044c:	d355      	bcc.n	80004fa <__udivmoddi4+0x29a>
 800044e:	d052      	beq.n	80004f6 <__udivmoddi4+0x296>
 8000450:	b156      	cbz	r6, 8000468 <__udivmoddi4+0x208>
 8000452:	ebb9 030e 	subs.w	r3, r9, lr
 8000456:	eb64 0405 	sbc.w	r4, r4, r5
 800045a:	fa04 f707 	lsl.w	r7, r4, r7
 800045e:	40cb      	lsrs	r3, r1
 8000460:	40cc      	lsrs	r4, r1
 8000462:	431f      	orrs	r7, r3
 8000464:	e9c6 7400 	strd	r7, r4, [r6]
 8000468:	2100      	movs	r1, #0
 800046a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800046e:	f1c3 0120 	rsb	r1, r3, #32
 8000472:	fa02 fc03 	lsl.w	ip, r2, r3
 8000476:	fa20 f201 	lsr.w	r2, r0, r1
 800047a:	fa25 f101 	lsr.w	r1, r5, r1
 800047e:	409d      	lsls	r5, r3
 8000480:	432a      	orrs	r2, r5
 8000482:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000486:	fa1f fe8c 	uxth.w	lr, ip
 800048a:	fbb1 f0f7 	udiv	r0, r1, r7
 800048e:	fb07 1510 	mls	r5, r7, r0, r1
 8000492:	0c11      	lsrs	r1, r2, #16
 8000494:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000498:	fb00 f50e 	mul.w	r5, r0, lr
 800049c:	428d      	cmp	r5, r1
 800049e:	fa04 f403 	lsl.w	r4, r4, r3
 80004a2:	d908      	bls.n	80004b6 <__udivmoddi4+0x256>
 80004a4:	eb1c 0101 	adds.w	r1, ip, r1
 80004a8:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ac:	d22f      	bcs.n	800050e <__udivmoddi4+0x2ae>
 80004ae:	428d      	cmp	r5, r1
 80004b0:	d92d      	bls.n	800050e <__udivmoddi4+0x2ae>
 80004b2:	3802      	subs	r0, #2
 80004b4:	4461      	add	r1, ip
 80004b6:	1b49      	subs	r1, r1, r5
 80004b8:	b292      	uxth	r2, r2
 80004ba:	fbb1 f5f7 	udiv	r5, r1, r7
 80004be:	fb07 1115 	mls	r1, r7, r5, r1
 80004c2:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c6:	fb05 f10e 	mul.w	r1, r5, lr
 80004ca:	4291      	cmp	r1, r2
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x280>
 80004ce:	eb1c 0202 	adds.w	r2, ip, r2
 80004d2:	f105 38ff 	add.w	r8, r5, #4294967295
 80004d6:	d216      	bcs.n	8000506 <__udivmoddi4+0x2a6>
 80004d8:	4291      	cmp	r1, r2
 80004da:	d914      	bls.n	8000506 <__udivmoddi4+0x2a6>
 80004dc:	3d02      	subs	r5, #2
 80004de:	4462      	add	r2, ip
 80004e0:	1a52      	subs	r2, r2, r1
 80004e2:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004e6:	e739      	b.n	800035c <__udivmoddi4+0xfc>
 80004e8:	4631      	mov	r1, r6
 80004ea:	4630      	mov	r0, r6
 80004ec:	e709      	b.n	8000302 <__udivmoddi4+0xa2>
 80004ee:	4639      	mov	r1, r7
 80004f0:	e6e7      	b.n	80002c2 <__udivmoddi4+0x62>
 80004f2:	4610      	mov	r0, r2
 80004f4:	e6fc      	b.n	80002f0 <__udivmoddi4+0x90>
 80004f6:	45c1      	cmp	r9, r8
 80004f8:	d2aa      	bcs.n	8000450 <__udivmoddi4+0x1f0>
 80004fa:	ebb8 0e02 	subs.w	lr, r8, r2
 80004fe:	eb63 050c 	sbc.w	r5, r3, ip
 8000502:	3801      	subs	r0, #1
 8000504:	e7a4      	b.n	8000450 <__udivmoddi4+0x1f0>
 8000506:	4645      	mov	r5, r8
 8000508:	e7ea      	b.n	80004e0 <__udivmoddi4+0x280>
 800050a:	4603      	mov	r3, r0
 800050c:	e795      	b.n	800043a <__udivmoddi4+0x1da>
 800050e:	4640      	mov	r0, r8
 8000510:	e7d1      	b.n	80004b6 <__udivmoddi4+0x256>
 8000512:	46d0      	mov	r8, sl
 8000514:	e77c      	b.n	8000410 <__udivmoddi4+0x1b0>
 8000516:	3d02      	subs	r5, #2
 8000518:	4462      	add	r2, ip
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x124>
 800051c:	4608      	mov	r0, r1
 800051e:	e70b      	b.n	8000338 <__udivmoddi4+0xd8>
 8000520:	4464      	add	r4, ip
 8000522:	3802      	subs	r0, #2
 8000524:	e743      	b.n	80003ae <__udivmoddi4+0x14e>
 8000526:	bf00      	nop

08000528 <__aeabi_idiv0>:
 8000528:	4770      	bx	lr
 800052a:	bf00      	nop

0800052c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800052c:	b500      	push	{lr}
 800052e:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000530:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000534:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000536:	f042 0204 	orr.w	r2, r2, #4
 800053a:	649a      	str	r2, [r3, #72]	; 0x48
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800053c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800053e:	f002 0204 	and.w	r2, r2, #4
 8000542:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 8000544:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000546:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8000548:	f042 0201 	orr.w	r2, r2, #1
 800054c:	649a      	str	r2, [r3, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 800054e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000550:	f003 0301 	and.w	r3, r3, #1
 8000554:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8000556:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000558:	2200      	movs	r2, #0
 800055a:	4611      	mov	r1, r2
 800055c:	200b      	movs	r0, #11
 800055e:	f001 fa37 	bl	80019d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000562:	200b      	movs	r0, #11
 8000564:	f001 fa6c 	bl	8001a40 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 8000568:	2200      	movs	r2, #0
 800056a:	2102      	movs	r1, #2
 800056c:	200f      	movs	r0, #15
 800056e:	f001 fa2f 	bl	80019d0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000572:	200f      	movs	r0, #15
 8000574:	f001 fa64 	bl	8001a40 <HAL_NVIC_EnableIRQ>

}
 8000578:	b003      	add	sp, #12
 800057a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08000580 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000584:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000586:	2400      	movs	r4, #0
 8000588:	9403      	str	r4, [sp, #12]
 800058a:	9404      	str	r4, [sp, #16]
 800058c:	9405      	str	r4, [sp, #20]
 800058e:	9406      	str	r4, [sp, #24]
 8000590:	9407      	str	r4, [sp, #28]
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000592:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000596:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000598:	f042 0202 	orr.w	r2, r2, #2
 800059c:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800059e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80005a0:	f002 0202 	and.w	r2, r2, #2
 80005a4:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 80005a6:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80005aa:	f042 0204 	orr.w	r2, r2, #4
 80005ae:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005b0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80005b2:	f002 0204 	and.w	r2, r2, #4
 80005b6:	9201      	str	r2, [sp, #4]
  (void)tmpreg;
 80005b8:	9a01      	ldr	r2, [sp, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80005ba:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80005bc:	f042 0201 	orr.w	r2, r2, #1
 80005c0:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80005c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005c4:	f003 0301 	and.w	r3, r3, #1
 80005c8:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 80005ca:	9b00      	ldr	r3, [sp, #0]
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|PROB2_Pin|PROB1_Pin
 80005cc:	4e1a      	ldr	r6, [pc, #104]	; (8000638 <MX_GPIO_Init+0xb8>)
 80005ce:	4622      	mov	r2, r4
 80005d0:	f44f 413a 	mov.w	r1, #47616	; 0xba00
 80005d4:	4630      	mov	r0, r6
 80005d6:	f001 fe29 	bl	800222c <HAL_GPIO_WritePin>
                          |LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin;
 80005da:	f44f 430a 	mov.w	r3, #35328	; 0x8a00
 80005de:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005e0:	2501      	movs	r5, #1
 80005e2:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005e6:	2302      	movs	r3, #2
 80005e8:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ea:	a903      	add	r1, sp, #12
 80005ec:	4630      	mov	r0, r6
 80005ee:	f001 fccd 	bl	8001f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin;
 80005f2:	f04f 0803 	mov.w	r8, #3
 80005f6:	f8cd 800c 	str.w	r8, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005fa:	f44f 1704 	mov.w	r7, #2162688	; 0x210000
 80005fe:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000600:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000602:	a903      	add	r1, sp, #12
 8000604:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000608:	f001 fcc0 	bl	8001f8c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = PROB2_Pin|PROB1_Pin;
 800060c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000610:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000612:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000614:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000616:	f8cd 8018 	str.w	r8, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800061a:	a903      	add	r1, sp, #12
 800061c:	4630      	mov	r0, r6
 800061e:	f001 fcb5 	bl	8001f8c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUT3_Pin;
 8000622:	2340      	movs	r3, #64	; 0x40
 8000624:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000626:	9704      	str	r7, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000628:	9505      	str	r5, [sp, #20]
  HAL_GPIO_Init(BUT3_GPIO_Port, &GPIO_InitStruct);
 800062a:	a903      	add	r1, sp, #12
 800062c:	4803      	ldr	r0, [pc, #12]	; (800063c <MX_GPIO_Init+0xbc>)
 800062e:	f001 fcad 	bl	8001f8c <HAL_GPIO_Init>

}
 8000632:	b008      	add	sp, #32
 8000634:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000638:	48000400 	.word	0x48000400
 800063c:	48000800 	.word	0x48000800

08000640 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000640:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000642:	e7fe      	b.n	8000642 <Error_Handler+0x2>

08000644 <SystemClock_Config>:
{
 8000644:	b510      	push	{r4, lr}
 8000646:	b09a      	sub	sp, #104	; 0x68
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000648:	2248      	movs	r2, #72	; 0x48
 800064a:	2100      	movs	r1, #0
 800064c:	a808      	add	r0, sp, #32
 800064e:	f007 fe0e 	bl	800826e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000652:	2400      	movs	r4, #0
 8000654:	9401      	str	r4, [sp, #4]
 8000656:	9402      	str	r4, [sp, #8]
 8000658:	9403      	str	r4, [sp, #12]
 800065a:	9404      	str	r4, [sp, #16]
 800065c:	9405      	str	r4, [sp, #20]
 800065e:	9406      	str	r4, [sp, #24]
 8000660:	9407      	str	r4, [sp, #28]
  HAL_PWR_EnableBkUpAccess();
 8000662:	f001 fdf1 	bl	8002248 <HAL_PWR_EnableBkUpAccess>
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8000666:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800066a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800066e:	f023 0318 	bic.w	r3, r3, #24
 8000672:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000676:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800067a:	6813      	ldr	r3, [r2, #0]
 800067c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000680:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000684:	6013      	str	r3, [r2, #0]
 8000686:	6813      	ldr	r3, [r2, #0]
 8000688:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800068c:	9300      	str	r3, [sp, #0]
 800068e:	9b00      	ldr	r3, [sp, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8000690:	2324      	movs	r3, #36	; 0x24
 8000692:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000694:	2381      	movs	r3, #129	; 0x81
 8000696:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000698:	2301      	movs	r3, #1
 800069a:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800069c:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 800069e:	23b0      	movs	r3, #176	; 0xb0
 80006a0:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a2:	9413      	str	r4, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a4:	a808      	add	r0, sp, #32
 80006a6:	f001 ff69 	bl	800257c <HAL_RCC_OscConfig>
 80006aa:	b970      	cbnz	r0, 80006ca <SystemClock_Config+0x86>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80006ac:	234f      	movs	r3, #79	; 0x4f
 80006ae:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80006b0:	2300      	movs	r3, #0
 80006b2:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006b4:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006b6:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006b8:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80006ba:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006bc:	2102      	movs	r1, #2
 80006be:	a801      	add	r0, sp, #4
 80006c0:	f002 fa8e 	bl	8002be0 <HAL_RCC_ClockConfig>
 80006c4:	b918      	cbnz	r0, 80006ce <SystemClock_Config+0x8a>
}
 80006c6:	b01a      	add	sp, #104	; 0x68
 80006c8:	bd10      	pop	{r4, pc}
    Error_Handler();
 80006ca:	f7ff ffb9 	bl	8000640 <Error_Handler>
    Error_Handler();
 80006ce:	f7ff ffb7 	bl	8000640 <Error_Handler>

080006d2 <main>:
{
 80006d2:	b508      	push	{r3, lr}
  HAL_Init();
 80006d4:	f001 f92e 	bl	8001934 <HAL_Init>
  SystemClock_Config();
 80006d8:	f7ff ffb4 	bl	8000644 <SystemClock_Config>
  MX_GPIO_Init();
 80006dc:	f7ff ff50 	bl	8000580 <MX_GPIO_Init>
  MX_SubGHz_Phy_Init();
 80006e0:	f000 fd05 	bl	80010ee <MX_SubGHz_Phy_Init>
    MX_SubGHz_Phy_Process();
 80006e4:	f000 fd09 	bl	80010fa <MX_SubGHz_Phy_Process>
  while (1)
 80006e8:	e7fc      	b.n	80006e4 <main+0x12>
	...

080006ec <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80006ec:	b500      	push	{lr}
 80006ee:	b08d      	sub	sp, #52	; 0x34

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 80006f0:	222c      	movs	r2, #44	; 0x2c
 80006f2:	2100      	movs	r1, #0
 80006f4:	a801      	add	r0, sp, #4
 80006f6:	f007 fdba 	bl	800826e <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006fa:	4819      	ldr	r0, [pc, #100]	; (8000760 <MX_RTC_Init+0x74>)
 80006fc:	4b19      	ldr	r3, [pc, #100]	; (8000764 <MX_RTC_Init+0x78>)
 80006fe:	6003      	str	r3, [r0, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8000700:	231f      	movs	r3, #31
 8000702:	6083      	str	r3, [r0, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000704:	2300      	movs	r3, #0
 8000706:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000708:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800070a:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800070c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000710:	61c2      	str	r2, [r0, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8000712:	6203      	str	r3, [r0, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8000714:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000718:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800071a:	f002 fdc5 	bl	80032a8 <HAL_RTC_Init>
 800071e:	b9a8      	cbnz	r0, 800074c <MX_RTC_Init+0x60>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8000720:	480f      	ldr	r0, [pc, #60]	; (8000760 <MX_RTC_Init+0x74>)
 8000722:	f002 ff03 	bl	800352c <HAL_RTCEx_SetSSRU_IT>
 8000726:	b9a0      	cbnz	r0, 8000752 <MX_RTC_Init+0x66>
    Error_Handler();
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000728:	2200      	movs	r2, #0
 800072a:	9208      	str	r2, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800072c:	9202      	str	r2, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800072e:	9206      	str	r2, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000730:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000734:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8000736:	f44f 7380 	mov.w	r3, #256	; 0x100
 800073a:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 800073c:	a901      	add	r1, sp, #4
 800073e:	4808      	ldr	r0, [pc, #32]	; (8000760 <MX_RTC_Init+0x74>)
 8000740:	f002 fe18 	bl	8003374 <HAL_RTC_SetAlarm_IT>
 8000744:	b940      	cbnz	r0, 8000758 <MX_RTC_Init+0x6c>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000746:	b00d      	add	sp, #52	; 0x34
 8000748:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800074c:	f7ff ff78 	bl	8000640 <Error_Handler>
 8000750:	e7e6      	b.n	8000720 <MX_RTC_Init+0x34>
    Error_Handler();
 8000752:	f7ff ff75 	bl	8000640 <Error_Handler>
 8000756:	e7e7      	b.n	8000728 <MX_RTC_Init+0x3c>
    Error_Handler();
 8000758:	f7ff ff72 	bl	8000640 <Error_Handler>
}
 800075c:	e7f3      	b.n	8000746 <MX_RTC_Init+0x5a>
 800075e:	bf00      	nop
 8000760:	200000b4 	.word	0x200000b4
 8000764:	40002800 	.word	0x40002800

08000768 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000768:	b510      	push	{r4, lr}
 800076a:	b090      	sub	sp, #64	; 0x40
 800076c:	4604      	mov	r4, r0

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800076e:	2238      	movs	r2, #56	; 0x38
 8000770:	2100      	movs	r1, #0
 8000772:	a802      	add	r0, sp, #8
 8000774:	f007 fd7b 	bl	800826e <memset>
  if(rtcHandle->Instance==RTC)
 8000778:	6822      	ldr	r2, [r4, #0]
 800077a:	4b1a      	ldr	r3, [pc, #104]	; (80007e4 <HAL_RTC_MspInit+0x7c>)
 800077c:	429a      	cmp	r2, r3
 800077e:	d001      	beq.n	8000784 <HAL_RTC_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000780:	b010      	add	sp, #64	; 0x40
 8000782:	bd10      	pop	{r4, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000784:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000788:	9302      	str	r3, [sp, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800078a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800078e:	930f      	str	r3, [sp, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000790:	a802      	add	r0, sp, #8
 8000792:	f002 fb79 	bl	8002e88 <HAL_RCCEx_PeriphCLKConfig>
 8000796:	bb08      	cbnz	r0, 80007dc <HAL_RTC_MspInit+0x74>
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8000798:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800079c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80007a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80007a4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80007a8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80007aa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80007ae:	659a      	str	r2, [r3, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80007b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80007b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80007b6:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80007b8:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	4611      	mov	r1, r2
 80007be:	2002      	movs	r0, #2
 80007c0:	f001 f906 	bl	80019d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80007c4:	2002      	movs	r0, #2
 80007c6:	f001 f93b 	bl	8001a40 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80007ca:	2200      	movs	r2, #0
 80007cc:	4611      	mov	r1, r2
 80007ce:	202a      	movs	r0, #42	; 0x2a
 80007d0:	f001 f8fe 	bl	80019d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80007d4:	202a      	movs	r0, #42	; 0x2a
 80007d6:	f001 f933 	bl	8001a40 <HAL_NVIC_EnableIRQ>
}
 80007da:	e7d1      	b.n	8000780 <HAL_RTC_MspInit+0x18>
      Error_Handler();
 80007dc:	f7ff ff30 	bl	8000640 <Error_Handler>
 80007e0:	e7da      	b.n	8000798 <HAL_RTC_MspInit+0x30>
 80007e2:	bf00      	nop
 80007e4:	40002800 	.word	0x40002800

080007e8 <PWR_EnterOffMode>:
void PWR_EnterOffMode(void)
{
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 80007e8:	4770      	bx	lr

080007ea <PWR_ExitOffMode>:
void PWR_ExitOffMode(void)
{
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 80007ea:	4770      	bx	lr

080007ec <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 80007ec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 80007ee:	f001 f8b7 	bl	8001960 <HAL_SuspendTick>
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 80007f2:	2001      	movs	r0, #1
 80007f4:	4b02      	ldr	r3, [pc, #8]	; (8000800 <PWR_EnterStopMode+0x14>)
 80007f6:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
  LL_PWR_ClearFlag_C1STOP_C1STB();

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80007fa:	f001 fd89 	bl	8002310 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 80007fe:	bd08      	pop	{r3, pc}
 8000800:	58000400 	.word	0x58000400

08000804 <PWR_ExitSleepMode>:

  /* USER CODE END EnterSleepMode_3 */
}

void PWR_ExitSleepMode(void)
{
 8000804:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8000806:	f001 f8b2 	bl	800196e <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 800080a:	bd08      	pop	{r3, pc}

0800080c <PWR_ExitStopMode>:
{
 800080c:	b508      	push	{r3, lr}
  HAL_ResumeTick();
 800080e:	f001 f8ae 	bl	800196e <HAL_ResumeTick>
  vcom_Resume();
 8000812:	f000 fc03 	bl	800101c <vcom_Resume>
}
 8000816:	bd08      	pop	{r3, pc}

08000818 <PWR_EnterSleepMode>:
{
 8000818:	b508      	push	{r3, lr}
  HAL_SuspendTick();
 800081a:	f001 f8a1 	bl	8001960 <HAL_SuspendTick>
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800081e:	2101      	movs	r1, #1
 8000820:	2000      	movs	r0, #0
 8000822:	f001 fd19 	bl	8002258 <HAL_PWR_EnterSLEEPMode>
}
 8000826:	bd08      	pop	{r3, pc}

08000828 <HAL_MspInit>:
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000828:	4770      	bx	lr

0800082a <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800082a:	e7fe      	b.n	800082a <NMI_Handler>

0800082c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800082c:	e7fe      	b.n	800082c <HardFault_Handler>

0800082e <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800082e:	e7fe      	b.n	800082e <MemManage_Handler>

08000830 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000830:	e7fe      	b.n	8000830 <BusFault_Handler>

08000832 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000832:	e7fe      	b.n	8000832 <UsageFault_Handler>

08000834 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000834:	4770      	bx	lr

08000836 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000836:	4770      	bx	lr

08000838 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000838:	4770      	bx	lr

0800083a <SysTick_Handler>:

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800083a:	4770      	bx	lr

0800083c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 800083c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 800083e:	4802      	ldr	r0, [pc, #8]	; (8000848 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0xc>)
 8000840:	f002 fea0 	bl	8003584 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8000844:	bd08      	pop	{r3, pc}
 8000846:	bf00      	nop
 8000848:	200000b4 	.word	0x200000b4

0800084c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800084c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800084e:	4802      	ldr	r0, [pc, #8]	; (8000858 <DMA1_Channel1_IRQHandler+0xc>)
 8000850:	f001 fb14 	bl	8001e7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000854:	bd08      	pop	{r3, pc}
 8000856:	bf00      	nop
 8000858:	20000108 	.word	0x20000108

0800085c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800085c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800085e:	4802      	ldr	r0, [pc, #8]	; (8000868 <DMA1_Channel5_IRQHandler+0xc>)
 8000860:	f001 fb0c 	bl	8001e7c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000864:	bd08      	pop	{r3, pc}
 8000866:	bf00      	nop
 8000868:	20000168 	.word	0x20000168

0800086c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 800086c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800086e:	4802      	ldr	r0, [pc, #8]	; (8000878 <USART2_IRQHandler+0xc>)
 8000870:	f003 fb46 	bl	8003f00 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000874:	bd08      	pop	{r3, pc}
 8000876:	bf00      	nop
 8000878:	200001c8 	.word	0x200001c8

0800087c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 800087c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800087e:	4802      	ldr	r0, [pc, #8]	; (8000888 <RTC_Alarm_IRQHandler+0xc>)
 8000880:	f002 fc8c 	bl	800319c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000884:	bd08      	pop	{r3, pc}
 8000886:	bf00      	nop
 8000888:	200000b4 	.word	0x200000b4

0800088c <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 800088c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 800088e:	4802      	ldr	r0, [pc, #8]	; (8000898 <SUBGHZ_Radio_IRQHandler+0xc>)
 8000890:	f003 f92c 	bl	8003aec <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000894:	bd08      	pop	{r3, pc}
 8000896:	bf00      	nop
 8000898:	200000ec 	.word	0x200000ec

0800089c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 800089c:	b508      	push	{r3, lr}
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 800089e:	4805      	ldr	r0, [pc, #20]	; (80008b4 <MX_SUBGHZ_Init+0x18>)
 80008a0:	2308      	movs	r3, #8
 80008a2:	6003      	str	r3, [r0, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 80008a4:	f002 fea4 	bl	80035f0 <HAL_SUBGHZ_Init>
 80008a8:	b900      	cbnz	r0, 80008ac <MX_SUBGHZ_Init+0x10>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 80008aa:	bd08      	pop	{r3, pc}
    Error_Handler();
 80008ac:	f7ff fec8 	bl	8000640 <Error_Handler>
}
 80008b0:	e7fb      	b.n	80008aa <MX_SUBGHZ_Init+0xe>
 80008b2:	bf00      	nop
 80008b4:	200000ec 	.word	0x200000ec

080008b8 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 80008b8:	b500      	push	{lr}
 80008ba:	b083      	sub	sp, #12
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80008bc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80008c0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80008c2:	f042 0201 	orr.w	r2, r2, #1
 80008c6:	665a      	str	r2, [r3, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 80008c8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 80008d0:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 80008d2:	2200      	movs	r2, #0
 80008d4:	4611      	mov	r1, r2
 80008d6:	2032      	movs	r0, #50	; 0x32
 80008d8:	f001 f87a 	bl	80019d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 80008dc:	2032      	movs	r0, #50	; 0x32
 80008de:	f001 f8af 	bl	8001a40 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 80008e2:	b003      	add	sp, #12
 80008e4:	f85d fb04 	ldr.w	pc, [sp], #4

080008e8 <tiny_snprintf_like>:

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80008e8:	b40c      	push	{r2, r3}
 80008ea:	b500      	push	{lr}
 80008ec:	b083      	sub	sp, #12
 80008ee:	ab04      	add	r3, sp, #16
 80008f0:	f853 2b04 	ldr.w	r2, [r3], #4
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80008f4:	9301      	str	r3, [sp, #4]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80008f6:	f007 fa93 	bl	8007e20 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80008fa:	b003      	add	sp, #12
 80008fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8000900:	b002      	add	sp, #8
 8000902:	4770      	bx	lr

08000904 <TimestampNow>:
{
 8000904:	b530      	push	{r4, r5, lr}
 8000906:	b085      	sub	sp, #20
 8000908:	4604      	mov	r4, r0
 800090a:	460d      	mov	r5, r1
  SysTime_t curtime = SysTimeGet();
 800090c:	a802      	add	r0, sp, #8
 800090e:	f007 f85d 	bl	80079cc <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8000912:	f9bd 300c 	ldrsh.w	r3, [sp, #12]
 8000916:	9300      	str	r3, [sp, #0]
 8000918:	9b02      	ldr	r3, [sp, #8]
 800091a:	4a05      	ldr	r2, [pc, #20]	; (8000930 <TimestampNow+0x2c>)
 800091c:	2110      	movs	r1, #16
 800091e:	4620      	mov	r0, r4
 8000920:	f7ff ffe2 	bl	80008e8 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8000924:	4620      	mov	r0, r4
 8000926:	f7ff fc2b 	bl	8000180 <strlen>
 800092a:	8028      	strh	r0, [r5, #0]
}
 800092c:	b005      	add	sp, #20
 800092e:	bd30      	pop	{r4, r5, pc}
 8000930:	080093c8 	.word	0x080093c8

08000934 <SystemApp_Init>:
{
 8000934:	b510      	push	{r4, lr}
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8000936:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800093a:	6893      	ldr	r3, [r2, #8]
 800093c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000940:	6093      	str	r3, [r2, #8]
  UTIL_TIMER_Init();
 8000942:	f007 f865 	bl	8007a10 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 8000946:	2401      	movs	r4, #1
 8000948:	4b09      	ldr	r3, [pc, #36]	; (8000970 <SystemApp_Init+0x3c>)
 800094a:	701c      	strb	r4, [r3, #0]
  DBG_Init();
 800094c:	f000 f83c 	bl	80009c8 <DBG_Init>
  UTIL_ADV_TRACE_Init();
 8000950:	f006 fda4 	bl	800749c <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8000954:	4807      	ldr	r0, [pc, #28]	; (8000974 <SystemApp_Init+0x40>)
 8000956:	f006 fdbb 	bl	80074d0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 800095a:	2002      	movs	r0, #2
 800095c:	f006 fdbe 	bl	80074dc <UTIL_ADV_TRACE_SetVerboseLevel>
  UTIL_LPM_Init();
 8000960:	f006 fecc 	bl	80076fc <UTIL_LPM_Init>
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8000964:	4621      	mov	r1, r4
 8000966:	4620      	mov	r0, r4
 8000968:	f006 fee8 	bl	800773c <UTIL_LPM_SetOffMode>
}
 800096c:	bd10      	pop	{r4, pc}
 800096e:	bf00      	nop
 8000970:	200000f8 	.word	0x200000f8
 8000974:	08000905 	.word	0x08000905

08000978 <UTIL_SEQ_Idle>:
{
 8000978:	b508      	push	{r3, lr}
  UTIL_LPM_EnterLowPower();
 800097a:	f006 fef5 	bl	8007768 <UTIL_LPM_EnterLowPower>
}
 800097e:	bd08      	pop	{r3, pc}

08000980 <UTIL_ADV_TRACE_PreSendHook>:
{
 8000980:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8000982:	2101      	movs	r1, #1
 8000984:	2002      	movs	r0, #2
 8000986:	f006 fec3 	bl	8007710 <UTIL_LPM_SetStopMode>
}
 800098a:	bd08      	pop	{r3, pc}

0800098c <UTIL_ADV_TRACE_PostSendHook>:
{
 800098c:	b508      	push	{r3, lr}
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 800098e:	2100      	movs	r1, #0
 8000990:	2002      	movs	r0, #2
 8000992:	f006 febd 	bl	8007710 <UTIL_LPM_SetStopMode>
}
 8000996:	bd08      	pop	{r3, pc}

08000998 <HAL_InitTick>:
  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8000998:	2000      	movs	r0, #0
 800099a:	4770      	bx	lr

0800099c <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 800099c:	b508      	push	{r3, lr}
  uint32_t ret = 0;
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 800099e:	4b04      	ldr	r3, [pc, #16]	; (80009b0 <HAL_GetTick+0x14>)
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	b90b      	cbnz	r3, 80009a8 <HAL_GetTick+0xc>
  uint32_t ret = 0;
 80009a4:	2000      	movs	r0, #0
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
}
 80009a6:	bd08      	pop	{r3, pc}
    ret = TIMER_IF_GetTimerValue();
 80009a8:	f000 f8da 	bl	8000b60 <TIMER_IF_GetTimerValue>
 80009ac:	e7fb      	b.n	80009a6 <HAL_GetTick+0xa>
 80009ae:	bf00      	nop
 80009b0:	200000f8 	.word	0x200000f8

080009b4 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80009b4:	b500      	push	{lr}
 80009b6:	b083      	sub	sp, #12
 80009b8:	9001      	str	r0, [sp, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80009ba:	9801      	ldr	r0, [sp, #4]
 80009bc:	f000 f9b6 	bl	8000d2c <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80009c0:	b003      	add	sp, #12
 80009c2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080009c8 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 80009c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009ca:	b089      	sub	sp, #36	; 0x24

  /* USER CODE END DBG_Init_1 */

  /* SW probes */
#if defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 0 )
  HAL_DBGMCU_DisableDBGSleepMode();
 80009cc:	f000 ffd6 	bl	800197c <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 80009d0:	f000 ffdc 	bl	800198c <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 80009d4:	f000 ffe2 	bl	800199c <HAL_DBGMCU_DisableDBGStandbyMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
#elif !defined (DEBUGGER_ENABLED)
#error "DEBUGGER_ENABLED not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */

  GPIO_InitTypeDef  GPIO_InitStruct = {0};
 80009d8:	2400      	movs	r4, #0
 80009da:	9403      	str	r4, [sp, #12]
 80009dc:	9404      	str	r4, [sp, #16]
 80009de:	9405      	str	r4, [sp, #20]
 80009e0:	9406      	str	r4, [sp, #24]
 80009e2:	9407      	str	r4, [sp, #28]

  /* Configure the GPIO pin */
  GPIO_InitStruct.Mode   = GPIO_MODE_OUTPUT_PP;
 80009e4:	2301      	movs	r3, #1
 80009e6:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
  GPIO_InitStruct.Speed  = GPIO_SPEED_FREQ_VERY_HIGH;
 80009e8:	2303      	movs	r3, #3
 80009ea:	9306      	str	r3, [sp, #24]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80009ec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80009f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009f2:	f042 0202 	orr.w	r2, r2, #2
 80009f6:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80009f8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80009fa:	f002 0202 	and.w	r2, r2, #2
 80009fe:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000a00:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000a02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000a04:	f042 0202 	orr.w	r2, r2, #2
 8000a08:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000a0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a0c:	f003 0302 	and.w	r3, r3, #2
 8000a10:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000a12:	9b01      	ldr	r3, [sp, #4]

  /* Enable the GPIO Clock */
  PROBE_LINE1_CLK_ENABLE();
  PROBE_LINE2_CLK_ENABLE();

  GPIO_InitStruct.Pin    = PROBE_LINE1_PIN;
 8000a14:	f44f 5780 	mov.w	r7, #4096	; 0x1000
 8000a18:	9703      	str	r7, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE1_PORT, &GPIO_InitStruct);
 8000a1a:	4d0c      	ldr	r5, [pc, #48]	; (8000a4c <DBG_Init+0x84>)
 8000a1c:	a903      	add	r1, sp, #12
 8000a1e:	4628      	mov	r0, r5
 8000a20:	f001 fab4 	bl	8001f8c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin    = PROBE_LINE2_PIN;
 8000a24:	f44f 5600 	mov.w	r6, #8192	; 0x2000
 8000a28:	9603      	str	r6, [sp, #12]
  HAL_GPIO_Init(PROBE_LINE2_PORT, &GPIO_InitStruct);
 8000a2a:	a903      	add	r1, sp, #12
 8000a2c:	4628      	mov	r0, r5
 8000a2e:	f001 faad 	bl	8001f8c <HAL_GPIO_Init>

  /* Reset probe Pins */
  HAL_GPIO_WritePin(PROBE_LINE1_PORT, PROBE_LINE1_PIN, GPIO_PIN_RESET);
 8000a32:	4622      	mov	r2, r4
 8000a34:	4639      	mov	r1, r7
 8000a36:	4628      	mov	r0, r5
 8000a38:	f001 fbf8 	bl	800222c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(PROBE_LINE2_PORT, PROBE_LINE2_PIN, GPIO_PIN_RESET);
 8000a3c:	4622      	mov	r2, r4
 8000a3e:	4631      	mov	r1, r6
 8000a40:	4628      	mov	r0, r5
 8000a42:	f001 fbf3 	bl	800222c <HAL_GPIO_WritePin>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8000a46:	b009      	add	sp, #36	; 0x24
 8000a48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	48000400 	.word	0x48000400

08000a50 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8000a50:	2001      	movs	r0, #1
 8000a52:	4770      	bx	lr

08000a54 <_kill>:

int _kill(int pid, int sig)
{
 8000a54:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000a56:	f007 fc79 	bl	800834c <__errno>
 8000a5a:	2316      	movs	r3, #22
 8000a5c:	6003      	str	r3, [r0, #0]
  return -1;
}
 8000a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8000a62:	bd08      	pop	{r3, pc}

08000a64 <_exit>:

void _exit (int status)
{
 8000a64:	b508      	push	{r3, lr}
  _kill(status, -1);
 8000a66:	f04f 31ff 	mov.w	r1, #4294967295
 8000a6a:	f7ff fff3 	bl	8000a54 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000a6e:	e7fe      	b.n	8000a6e <_exit+0xa>

08000a70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a70:	b570      	push	{r4, r5, r6, lr}
 8000a72:	460c      	mov	r4, r1
 8000a74:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a76:	2500      	movs	r5, #0
 8000a78:	e006      	b.n	8000a88 <_read+0x18>
  {
    *ptr++ = __io_getchar();
 8000a7a:	f3af 8000 	nop.w
 8000a7e:	4621      	mov	r1, r4
 8000a80:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a84:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 8000a86:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a88:	42b5      	cmp	r5, r6
 8000a8a:	dbf6      	blt.n	8000a7a <_read+0xa>
  }

  return len;
}
 8000a8c:	4630      	mov	r0, r6
 8000a8e:	bd70      	pop	{r4, r5, r6, pc}

08000a90 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a90:	b570      	push	{r4, r5, r6, lr}
 8000a92:	460c      	mov	r4, r1
 8000a94:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	2500      	movs	r5, #0
 8000a98:	e004      	b.n	8000aa4 <_write+0x14>
  {
    __io_putchar(*ptr++);
 8000a9a:	f814 0b01 	ldrb.w	r0, [r4], #1
 8000a9e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa2:	3501      	adds	r5, #1
 8000aa4:	42b5      	cmp	r5, r6
 8000aa6:	dbf8      	blt.n	8000a9a <_write+0xa>
  }
  return len;
}
 8000aa8:	4630      	mov	r0, r6
 8000aaa:	bd70      	pop	{r4, r5, r6, pc}

08000aac <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000aac:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab0:	4770      	bx	lr

08000ab2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8000ab2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab6:	604b      	str	r3, [r1, #4]
  return 0;
}
 8000ab8:	2000      	movs	r0, #0
 8000aba:	4770      	bx	lr

08000abc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8000abc:	2001      	movs	r0, #1
 8000abe:	4770      	bx	lr

08000ac0 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	4770      	bx	lr

08000ac4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ac4:	b510      	push	{r4, lr}
 8000ac6:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac8:	4a0c      	ldr	r2, [pc, #48]	; (8000afc <_sbrk+0x38>)
 8000aca:	490d      	ldr	r1, [pc, #52]	; (8000b00 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000acc:	480d      	ldr	r0, [pc, #52]	; (8000b04 <_sbrk+0x40>)
 8000ace:	6800      	ldr	r0, [r0, #0]
 8000ad0:	b140      	cbz	r0, 8000ae4 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ad2:	480c      	ldr	r0, [pc, #48]	; (8000b04 <_sbrk+0x40>)
 8000ad4:	6800      	ldr	r0, [r0, #0]
 8000ad6:	4403      	add	r3, r0
 8000ad8:	1a52      	subs	r2, r2, r1
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d806      	bhi.n	8000aec <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8000ade:	4a09      	ldr	r2, [pc, #36]	; (8000b04 <_sbrk+0x40>)
 8000ae0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8000ae2:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8000ae4:	4807      	ldr	r0, [pc, #28]	; (8000b04 <_sbrk+0x40>)
 8000ae6:	4c08      	ldr	r4, [pc, #32]	; (8000b08 <_sbrk+0x44>)
 8000ae8:	6004      	str	r4, [r0, #0]
 8000aea:	e7f2      	b.n	8000ad2 <_sbrk+0xe>
    errno = ENOMEM;
 8000aec:	f007 fc2e 	bl	800834c <__errno>
 8000af0:	230c      	movs	r3, #12
 8000af2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000af4:	f04f 30ff 	mov.w	r0, #4294967295
 8000af8:	e7f3      	b.n	8000ae2 <_sbrk+0x1e>
 8000afa:	bf00      	nop
 8000afc:	20008000 	.word	0x20008000
 8000b00:	00000800 	.word	0x00000800
 8000b04:	200000fc 	.word	0x200000fc
 8000b08:	20000b00 	.word	0x20000b00

08000b0c <TIMER_IF_SetTimerContext>:
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 8000b0c:	4b06      	ldr	r3, [pc, #24]	; (8000b28 <TIMER_IF_SetTimerContext+0x1c>)
 8000b0e:	6898      	ldr	r0, [r3, #8]
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000b10:	e001      	b.n	8000b16 <TIMER_IF_SetTimerContext+0xa>
 8000b12:	4b05      	ldr	r3, [pc, #20]	; (8000b28 <TIMER_IF_SetTimerContext+0x1c>)
 8000b14:	6898      	ldr	r0, [r3, #8]
 8000b16:	4b04      	ldr	r3, [pc, #16]	; (8000b28 <TIMER_IF_SetTimerContext+0x1c>)
 8000b18:	689b      	ldr	r3, [r3, #8]
 8000b1a:	4283      	cmp	r3, r0
 8000b1c:	d1f9      	bne.n	8000b12 <TIMER_IF_SetTimerContext+0x6>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
  }
  return UINT32_MAX - ssr;
 8000b1e:	43c0      	mvns	r0, r0
  RtcTimerContext = GetTimerTicks();
 8000b20:	4b02      	ldr	r3, [pc, #8]	; (8000b2c <TIMER_IF_SetTimerContext+0x20>)
 8000b22:	6018      	str	r0, [r3, #0]
}
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	40002800 	.word	0x40002800
 8000b2c:	20000104 	.word	0x20000104

08000b30 <TIMER_IF_GetTimerContext>:
}
 8000b30:	4b01      	ldr	r3, [pc, #4]	; (8000b38 <TIMER_IF_GetTimerContext+0x8>)
 8000b32:	6818      	ldr	r0, [r3, #0]
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	20000104 	.word	0x20000104

08000b3c <TIMER_IF_GetTimerElapsedTime>:
 8000b3c:	4b06      	ldr	r3, [pc, #24]	; (8000b58 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8000b3e:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000b40:	e001      	b.n	8000b46 <TIMER_IF_GetTimerElapsedTime+0xa>
 8000b42:	4b05      	ldr	r3, [pc, #20]	; (8000b58 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8000b44:	6898      	ldr	r0, [r3, #8]
 8000b46:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <TIMER_IF_GetTimerElapsedTime+0x1c>)
 8000b48:	689b      	ldr	r3, [r3, #8]
 8000b4a:	4283      	cmp	r3, r0
 8000b4c:	d1f9      	bne.n	8000b42 <TIMER_IF_GetTimerElapsedTime+0x6>
  return UINT32_MAX - ssr;
 8000b4e:	43c0      	mvns	r0, r0
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8000b50:	4b02      	ldr	r3, [pc, #8]	; (8000b5c <TIMER_IF_GetTimerElapsedTime+0x20>)
 8000b52:	681b      	ldr	r3, [r3, #0]
}
 8000b54:	1ac0      	subs	r0, r0, r3
 8000b56:	4770      	bx	lr
 8000b58:	40002800 	.word	0x40002800
 8000b5c:	20000104 	.word	0x20000104

08000b60 <TIMER_IF_GetTimerValue>:
  if (RTC_Initialized == true)
 8000b60:	4b07      	ldr	r3, [pc, #28]	; (8000b80 <TIMER_IF_GetTimerValue+0x20>)
 8000b62:	781b      	ldrb	r3, [r3, #0]
 8000b64:	b153      	cbz	r3, 8000b7c <TIMER_IF_GetTimerValue+0x1c>
 8000b66:	4b07      	ldr	r3, [pc, #28]	; (8000b84 <TIMER_IF_GetTimerValue+0x24>)
 8000b68:	6898      	ldr	r0, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000b6a:	e001      	b.n	8000b70 <TIMER_IF_GetTimerValue+0x10>
 8000b6c:	4b05      	ldr	r3, [pc, #20]	; (8000b84 <TIMER_IF_GetTimerValue+0x24>)
 8000b6e:	6898      	ldr	r0, [r3, #8]
 8000b70:	4b04      	ldr	r3, [pc, #16]	; (8000b84 <TIMER_IF_GetTimerValue+0x24>)
 8000b72:	689b      	ldr	r3, [r3, #8]
 8000b74:	4283      	cmp	r3, r0
 8000b76:	d1f9      	bne.n	8000b6c <TIMER_IF_GetTimerValue+0xc>
  return UINT32_MAX - ssr;
 8000b78:	43c0      	mvns	r0, r0
 8000b7a:	4770      	bx	lr
  uint32_t ret = 0;
 8000b7c:	2000      	movs	r0, #0
}
 8000b7e:	4770      	bx	lr
 8000b80:	20000100 	.word	0x20000100
 8000b84:	40002800 	.word	0x40002800

08000b88 <TIMER_IF_GetMinimumTimeout>:
}
 8000b88:	2003      	movs	r0, #3
 8000b8a:	4770      	bx	lr

08000b8c <TIMER_IF_Convert_ms2Tick>:
{
 8000b8c:	b508      	push	{r3, lr}
 8000b8e:	4601      	mov	r1, r0
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8000b90:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b94:	2300      	movs	r3, #0
 8000b96:	0280      	lsls	r0, r0, #10
 8000b98:	0d89      	lsrs	r1, r1, #22
 8000b9a:	f7ff fb49 	bl	8000230 <__aeabi_uldivmod>
}
 8000b9e:	bd08      	pop	{r3, pc}

08000ba0 <TIMER_IF_Convert_Tick2ms>:
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8000ba0:	0ec2      	lsrs	r2, r0, #27
 8000ba2:	0143      	lsls	r3, r0, #5
 8000ba4:	1a1b      	subs	r3, r3, r0
 8000ba6:	f162 0200 	sbc.w	r2, r2, #0
 8000baa:	0092      	lsls	r2, r2, #2
 8000bac:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	181b      	adds	r3, r3, r0
 8000bb4:	f142 0000 	adc.w	r0, r2, #0
 8000bb8:	00c0      	lsls	r0, r0, #3
 8000bba:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
 8000bbe:	f3c3 13d5 	ubfx	r3, r3, #7, #22
}
 8000bc2:	ea43 5080 	orr.w	r0, r3, r0, lsl #22
 8000bc6:	4770      	bx	lr

08000bc8 <TIMER_IF_StopTimer>:
{
 8000bc8:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8000bca:	4b07      	ldr	r3, [pc, #28]	; (8000be8 <TIMER_IF_StopTimer+0x20>)
 8000bcc:	2201      	movs	r2, #1
 8000bce:	65da      	str	r2, [r3, #92]	; 0x5c
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000bd0:	4c06      	ldr	r4, [pc, #24]	; (8000bec <TIMER_IF_StopTimer+0x24>)
 8000bd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bd6:	4620      	mov	r0, r4
 8000bd8:	f002 faa0 	bl	800311c <HAL_RTC_DeactivateAlarm>
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000bdc:	f04f 33ff 	mov.w	r3, #4294967295
 8000be0:	6323      	str	r3, [r4, #48]	; 0x30
}
 8000be2:	2000      	movs	r0, #0
 8000be4:	bd10      	pop	{r4, pc}
 8000be6:	bf00      	nop
 8000be8:	40002800 	.word	0x40002800
 8000bec:	200000b4 	.word	0x200000b4

08000bf0 <TIMER_IF_BkUp_Write_MSBticks>:
{
 8000bf0:	b508      	push	{r3, lr}
 8000bf2:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8000bf4:	2102      	movs	r1, #2
 8000bf6:	4802      	ldr	r0, [pc, #8]	; (8000c00 <TIMER_IF_BkUp_Write_MSBticks+0x10>)
 8000bf8:	f002 fcd9 	bl	80035ae <HAL_RTCEx_BKUPWrite>
}
 8000bfc:	bd08      	pop	{r3, pc}
 8000bfe:	bf00      	nop
 8000c00:	200000b4 	.word	0x200000b4

08000c04 <TIMER_IF_Init>:
{
 8000c04:	b538      	push	{r3, r4, r5, lr}
  if (RTC_Initialized == false)
 8000c06:	4b0f      	ldr	r3, [pc, #60]	; (8000c44 <TIMER_IF_Init+0x40>)
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	b10b      	cbz	r3, 8000c10 <TIMER_IF_Init+0xc>
}
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	bd38      	pop	{r3, r4, r5, pc}
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000c10:	4c0d      	ldr	r4, [pc, #52]	; (8000c48 <TIMER_IF_Init+0x44>)
 8000c12:	f04f 35ff 	mov.w	r5, #4294967295
 8000c16:	6325      	str	r5, [r4, #48]	; 0x30
    MX_RTC_Init();
 8000c18:	f7ff fd68 	bl	80006ec <MX_RTC_Init>
    TIMER_IF_StopTimer();
 8000c1c:	f7ff ffd4 	bl	8000bc8 <TIMER_IF_StopTimer>
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8000c20:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000c24:	4620      	mov	r0, r4
 8000c26:	f002 fa79 	bl	800311c <HAL_RTC_DeactivateAlarm>
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8000c2a:	6325      	str	r5, [r4, #48]	; 0x30
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8000c2c:	4620      	mov	r0, r4
 8000c2e:	f002 fc5d 	bl	80034ec <HAL_RTCEx_EnableBypassShadow>
    TIMER_IF_BkUp_Write_MSBticks(0);
 8000c32:	2000      	movs	r0, #0
 8000c34:	f7ff ffdc 	bl	8000bf0 <TIMER_IF_BkUp_Write_MSBticks>
    TIMER_IF_SetTimerContext();
 8000c38:	f7ff ff68 	bl	8000b0c <TIMER_IF_SetTimerContext>
    RTC_Initialized = true;
 8000c3c:	4b01      	ldr	r3, [pc, #4]	; (8000c44 <TIMER_IF_Init+0x40>)
 8000c3e:	2201      	movs	r2, #1
 8000c40:	701a      	strb	r2, [r3, #0]
 8000c42:	e7e3      	b.n	8000c0c <TIMER_IF_Init+0x8>
 8000c44:	20000100 	.word	0x20000100
 8000c48:	200000b4 	.word	0x200000b4

08000c4c <TIMER_IF_BkUp_Write_Seconds>:
{
 8000c4c:	b508      	push	{r3, lr}
 8000c4e:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8000c50:	2100      	movs	r1, #0
 8000c52:	4802      	ldr	r0, [pc, #8]	; (8000c5c <TIMER_IF_BkUp_Write_Seconds+0x10>)
 8000c54:	f002 fcab 	bl	80035ae <HAL_RTCEx_BKUPWrite>
}
 8000c58:	bd08      	pop	{r3, pc}
 8000c5a:	bf00      	nop
 8000c5c:	200000b4 	.word	0x200000b4

08000c60 <TIMER_IF_BkUp_Write_SubSeconds>:
{
 8000c60:	b508      	push	{r3, lr}
 8000c62:	4602      	mov	r2, r0
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8000c64:	2101      	movs	r1, #1
 8000c66:	4802      	ldr	r0, [pc, #8]	; (8000c70 <TIMER_IF_BkUp_Write_SubSeconds+0x10>)
 8000c68:	f002 fca1 	bl	80035ae <HAL_RTCEx_BKUPWrite>
}
 8000c6c:	bd08      	pop	{r3, pc}
 8000c6e:	bf00      	nop
 8000c70:	200000b4 	.word	0x200000b4

08000c74 <TIMER_IF_StartTimer>:
{
 8000c74:	b510      	push	{r4, lr}
 8000c76:	b08c      	sub	sp, #48	; 0x30
 8000c78:	4604      	mov	r4, r0
  RTC_AlarmTypeDef sAlarm = {0};
 8000c7a:	222c      	movs	r2, #44	; 0x2c
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	a801      	add	r0, sp, #4
 8000c80:	f007 faf5 	bl	800826e <memset>
  TIMER_IF_StopTimer();
 8000c84:	f7ff ffa0 	bl	8000bc8 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8000c88:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <TIMER_IF_StartTimer+0x48>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	441c      	add	r4, r3
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	9308      	str	r3, [sp, #32]
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8000c92:	43e4      	mvns	r4, r4
 8000c94:	9402      	str	r4, [sp, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000c96:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8000c98:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8000c9c:	9307      	str	r3, [sp, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8000c9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ca2:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000ca4:	2201      	movs	r2, #1
 8000ca6:	a901      	add	r1, sp, #4
 8000ca8:	4805      	ldr	r0, [pc, #20]	; (8000cc0 <TIMER_IF_StartTimer+0x4c>)
 8000caa:	f002 fb63 	bl	8003374 <HAL_RTC_SetAlarm_IT>
 8000cae:	b910      	cbnz	r0, 8000cb6 <TIMER_IF_StartTimer+0x42>
}
 8000cb0:	2000      	movs	r0, #0
 8000cb2:	b00c      	add	sp, #48	; 0x30
 8000cb4:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000cb6:	f7ff fcc3 	bl	8000640 <Error_Handler>
 8000cba:	e7f9      	b.n	8000cb0 <TIMER_IF_StartTimer+0x3c>
 8000cbc:	20000104 	.word	0x20000104
 8000cc0:	200000b4 	.word	0x200000b4

08000cc4 <TIMER_IF_BkUp_Read_MSBticks>:
{
 8000cc4:	b508      	push	{r3, lr}
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8000cc6:	2102      	movs	r1, #2
 8000cc8:	4801      	ldr	r0, [pc, #4]	; (8000cd0 <TIMER_IF_BkUp_Read_MSBticks+0xc>)
 8000cca:	f002 fc77 	bl	80035bc <HAL_RTCEx_BKUPRead>
}
 8000cce:	bd08      	pop	{r3, pc}
 8000cd0:	200000b4 	.word	0x200000b4

08000cd4 <TIMER_IF_GetTime>:
{
 8000cd4:	b538      	push	{r3, r4, r5, lr}
 8000cd6:	4605      	mov	r5, r0
 8000cd8:	4b0b      	ldr	r3, [pc, #44]	; (8000d08 <TIMER_IF_GetTime+0x34>)
 8000cda:	689c      	ldr	r4, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000cdc:	e001      	b.n	8000ce2 <TIMER_IF_GetTime+0xe>
 8000cde:	4b0a      	ldr	r3, [pc, #40]	; (8000d08 <TIMER_IF_GetTime+0x34>)
 8000ce0:	689c      	ldr	r4, [r3, #8]
 8000ce2:	4a09      	ldr	r2, [pc, #36]	; (8000d08 <TIMER_IF_GetTime+0x34>)
 8000ce4:	6892      	ldr	r2, [r2, #8]
 8000ce6:	42a2      	cmp	r2, r4
 8000ce8:	d1f9      	bne.n	8000cde <TIMER_IF_GetTime+0xa>
  return UINT32_MAX - ssr;
 8000cea:	43e4      	mvns	r4, r4
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8000cec:	f7ff ffea 	bl	8000cc4 <TIMER_IF_BkUp_Read_MSBticks>
  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8000cf0:	4623      	mov	r3, r4
  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8000cf2:	0aa4      	lsrs	r4, r4, #10
 8000cf4:	ea44 5480 	orr.w	r4, r4, r0, lsl #22
  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8000cf8:	f3c3 0009 	ubfx	r0, r3, #0, #10
 8000cfc:	f7ff ff50 	bl	8000ba0 <TIMER_IF_Convert_Tick2ms>
 8000d00:	8028      	strh	r0, [r5, #0]
}
 8000d02:	4620      	mov	r0, r4
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop
 8000d08:	40002800 	.word	0x40002800

08000d0c <TIMER_IF_BkUp_Read_Seconds>:
{
 8000d0c:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8000d0e:	2100      	movs	r1, #0
 8000d10:	4801      	ldr	r0, [pc, #4]	; (8000d18 <TIMER_IF_BkUp_Read_Seconds+0xc>)
 8000d12:	f002 fc53 	bl	80035bc <HAL_RTCEx_BKUPRead>
}
 8000d16:	bd08      	pop	{r3, pc}
 8000d18:	200000b4 	.word	0x200000b4

08000d1c <TIMER_IF_BkUp_Read_SubSeconds>:
{
 8000d1c:	b508      	push	{r3, lr}
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8000d1e:	2101      	movs	r1, #1
 8000d20:	4801      	ldr	r0, [pc, #4]	; (8000d28 <TIMER_IF_BkUp_Read_SubSeconds+0xc>)
 8000d22:	f002 fc4b 	bl	80035bc <HAL_RTCEx_BKUPRead>
}
 8000d26:	bd08      	pop	{r3, pc}
 8000d28:	200000b4 	.word	0x200000b4

08000d2c <TIMER_IF_DelayMs>:
{
 8000d2c:	b508      	push	{r3, lr}
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8000d2e:	f7ff ff2d 	bl	8000b8c <TIMER_IF_Convert_ms2Tick>
 8000d32:	4b0d      	ldr	r3, [pc, #52]	; (8000d68 <TIMER_IF_DelayMs+0x3c>)
 8000d34:	6899      	ldr	r1, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000d36:	e001      	b.n	8000d3c <TIMER_IF_DelayMs+0x10>
 8000d38:	4b0b      	ldr	r3, [pc, #44]	; (8000d68 <TIMER_IF_DelayMs+0x3c>)
 8000d3a:	6899      	ldr	r1, [r3, #8]
 8000d3c:	4a0a      	ldr	r2, [pc, #40]	; (8000d68 <TIMER_IF_DelayMs+0x3c>)
 8000d3e:	6892      	ldr	r2, [r2, #8]
 8000d40:	428a      	cmp	r2, r1
 8000d42:	d1f9      	bne.n	8000d38 <TIMER_IF_DelayMs+0xc>
  return UINT32_MAX - ssr;
 8000d44:	43c9      	mvns	r1, r1
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8000d46:	e00a      	b.n	8000d5e <TIMER_IF_DelayMs+0x32>
 8000d48:	4b07      	ldr	r3, [pc, #28]	; (8000d68 <TIMER_IF_DelayMs+0x3c>)
 8000d4a:	689b      	ldr	r3, [r3, #8]
 8000d4c:	4a06      	ldr	r2, [pc, #24]	; (8000d68 <TIMER_IF_DelayMs+0x3c>)
 8000d4e:	6892      	ldr	r2, [r2, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000d50:	429a      	cmp	r2, r3
 8000d52:	d1f9      	bne.n	8000d48 <TIMER_IF_DelayMs+0x1c>
  return UINT32_MAX - ssr;
 8000d54:	43db      	mvns	r3, r3
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8000d56:	1a5b      	subs	r3, r3, r1
 8000d58:	4283      	cmp	r3, r0
 8000d5a:	d203      	bcs.n	8000d64 <TIMER_IF_DelayMs+0x38>
    __NOP();
 8000d5c:	bf00      	nop
 8000d5e:	4b02      	ldr	r3, [pc, #8]	; (8000d68 <TIMER_IF_DelayMs+0x3c>)
 8000d60:	689b      	ldr	r3, [r3, #8]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8000d62:	e7f3      	b.n	8000d4c <TIMER_IF_DelayMs+0x20>
}
 8000d64:	bd08      	pop	{r3, pc}
 8000d66:	bf00      	nop
 8000d68:	40002800 	.word	0x40002800

08000d6c <HAL_RTC_AlarmAEventCallback>:
{
 8000d6c:	b508      	push	{r3, lr}
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8000d6e:	f006 ff73 	bl	8007c58 <UTIL_TIMER_IRQ_Handler>
}
 8000d72:	bd08      	pop	{r3, pc}

08000d74 <HAL_RTCEx_SSRUEventCallback>:
{
 8000d74:	b508      	push	{r3, lr}
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8000d76:	f7ff ffa5 	bl	8000cc4 <TIMER_IF_BkUp_Read_MSBticks>
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8000d7a:	3001      	adds	r0, #1
 8000d7c:	f7ff ff38 	bl	8000bf0 <TIMER_IF_BkUp_Write_MSBticks>
}
 8000d80:	bd08      	pop	{r3, pc}
	...

08000d84 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000d84:	b508      	push	{r3, lr}
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d86:	4817      	ldr	r0, [pc, #92]	; (8000de4 <MX_USART2_UART_Init+0x60>)
 8000d88:	4b17      	ldr	r3, [pc, #92]	; (8000de8 <MX_USART2_UART_Init+0x64>)
 8000d8a:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8000d8c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000d90:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d92:	2300      	movs	r3, #0
 8000d94:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d96:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d98:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d9a:	220c      	movs	r2, #12
 8000d9c:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d9e:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000da0:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000da2:	6203      	str	r3, [r0, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000da4:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000da6:	6283      	str	r3, [r0, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000da8:	f003 ff64 	bl	8004c74 <HAL_UART_Init>
 8000dac:	b970      	cbnz	r0, 8000dcc <MX_USART2_UART_Init+0x48>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dae:	2100      	movs	r1, #0
 8000db0:	480c      	ldr	r0, [pc, #48]	; (8000de4 <MX_USART2_UART_Init+0x60>)
 8000db2:	f004 f914 	bl	8004fde <HAL_UARTEx_SetTxFifoThreshold>
 8000db6:	b960      	cbnz	r0, 8000dd2 <MX_USART2_UART_Init+0x4e>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000db8:	2100      	movs	r1, #0
 8000dba:	480a      	ldr	r0, [pc, #40]	; (8000de4 <MX_USART2_UART_Init+0x60>)
 8000dbc:	f004 f934 	bl	8005028 <HAL_UARTEx_SetRxFifoThreshold>
 8000dc0:	b950      	cbnz	r0, 8000dd8 <MX_USART2_UART_Init+0x54>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 8000dc2:	4808      	ldr	r0, [pc, #32]	; (8000de4 <MX_USART2_UART_Init+0x60>)
 8000dc4:	f004 f8e7 	bl	8004f96 <HAL_UARTEx_EnableFifoMode>
 8000dc8:	b948      	cbnz	r0, 8000dde <MX_USART2_UART_Init+0x5a>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000dca:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000dcc:	f7ff fc38 	bl	8000640 <Error_Handler>
 8000dd0:	e7ed      	b.n	8000dae <MX_USART2_UART_Init+0x2a>
    Error_Handler();
 8000dd2:	f7ff fc35 	bl	8000640 <Error_Handler>
 8000dd6:	e7ef      	b.n	8000db8 <MX_USART2_UART_Init+0x34>
    Error_Handler();
 8000dd8:	f7ff fc32 	bl	8000640 <Error_Handler>
 8000ddc:	e7f1      	b.n	8000dc2 <MX_USART2_UART_Init+0x3e>
    Error_Handler();
 8000dde:	f7ff fc2f 	bl	8000640 <Error_Handler>
}
 8000de2:	e7f2      	b.n	8000dca <MX_USART2_UART_Init+0x46>
 8000de4:	200001c8 	.word	0x200001c8
 8000de8:	40004400 	.word	0x40004400

08000dec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000dec:	b530      	push	{r4, r5, lr}
 8000dee:	b097      	sub	sp, #92	; 0x5c
 8000df0:	4604      	mov	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df2:	2100      	movs	r1, #0
 8000df4:	9111      	str	r1, [sp, #68]	; 0x44
 8000df6:	9112      	str	r1, [sp, #72]	; 0x48
 8000df8:	9113      	str	r1, [sp, #76]	; 0x4c
 8000dfa:	9114      	str	r1, [sp, #80]	; 0x50
 8000dfc:	9115      	str	r1, [sp, #84]	; 0x54
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dfe:	2238      	movs	r2, #56	; 0x38
 8000e00:	a803      	add	r0, sp, #12
 8000e02:	f007 fa34 	bl	800826e <memset>
  if(uartHandle->Instance==USART2)
 8000e06:	6822      	ldr	r2, [r4, #0]
 8000e08:	4b3d      	ldr	r3, [pc, #244]	; (8000f00 <HAL_UART_MspInit+0x114>)
 8000e0a:	429a      	cmp	r2, r3
 8000e0c:	d001      	beq.n	8000e12 <HAL_UART_MspInit+0x26>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000e0e:	b017      	add	sp, #92	; 0x5c
 8000e10:	bd30      	pop	{r4, r5, pc}
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000e12:	2302      	movs	r3, #2
 8000e14:	9303      	str	r3, [sp, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8000e16:	4b3b      	ldr	r3, [pc, #236]	; (8000f04 <HAL_UART_MspInit+0x118>)
 8000e18:	9305      	str	r3, [sp, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e1a:	a803      	add	r0, sp, #12
 8000e1c:	f002 f834 	bl	8002e88 <HAL_RCCEx_PeriphCLKConfig>
 8000e20:	2800      	cmp	r0, #0
 8000e22:	d15e      	bne.n	8000ee2 <HAL_UART_MspInit+0xf6>
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000e24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000e28:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000e2a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000e2e:	659a      	str	r2, [r3, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000e30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8000e32:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8000e36:	9202      	str	r2, [sp, #8]
  (void)tmpreg;
 8000e38:	9a02      	ldr	r2, [sp, #8]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000e3a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8000e3c:	f042 0201 	orr.w	r2, r2, #1
 8000e40:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000e42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e44:	f003 0301 	and.w	r3, r3, #1
 8000e48:	9301      	str	r3, [sp, #4]
  (void)tmpreg;
 8000e4a:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8000e4c:	230c      	movs	r3, #12
 8000e4e:	9311      	str	r3, [sp, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e50:	2302      	movs	r3, #2
 8000e52:	9312      	str	r3, [sp, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2500      	movs	r5, #0
 8000e56:	9513      	str	r5, [sp, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e58:	2303      	movs	r3, #3
 8000e5a:	9314      	str	r3, [sp, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e5c:	2307      	movs	r3, #7
 8000e5e:	9315      	str	r3, [sp, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e60:	a911      	add	r1, sp, #68	; 0x44
 8000e62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e66:	f001 f891 	bl	8001f8c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel5;
 8000e6a:	4827      	ldr	r0, [pc, #156]	; (8000f08 <HAL_UART_MspInit+0x11c>)
 8000e6c:	4b27      	ldr	r3, [pc, #156]	; (8000f0c <HAL_UART_MspInit+0x120>)
 8000e6e:	6003      	str	r3, [r0, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8000e70:	2314      	movs	r3, #20
 8000e72:	6043      	str	r3, [r0, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e74:	2310      	movs	r3, #16
 8000e76:	6083      	str	r3, [r0, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e78:	60c5      	str	r5, [r0, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000e7a:	2380      	movs	r3, #128	; 0x80
 8000e7c:	6103      	str	r3, [r0, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e7e:	6145      	str	r5, [r0, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e80:	6185      	str	r5, [r0, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8000e82:	61c5      	str	r5, [r0, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000e84:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8000e86:	f000 fe6b 	bl	8001b60 <HAL_DMA_Init>
 8000e8a:	bb68      	cbnz	r0, 8000ee8 <HAL_UART_MspInit+0xfc>
    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000e8c:	2110      	movs	r1, #16
 8000e8e:	481e      	ldr	r0, [pc, #120]	; (8000f08 <HAL_UART_MspInit+0x11c>)
 8000e90:	f001 f868 	bl	8001f64 <HAL_DMA_ConfigChannelAttributes>
 8000e94:	bb58      	cbnz	r0, 8000eee <HAL_UART_MspInit+0x102>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8000e96:	4b1c      	ldr	r3, [pc, #112]	; (8000f08 <HAL_UART_MspInit+0x11c>)
 8000e98:	67e3      	str	r3, [r4, #124]	; 0x7c
 8000e9a:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_usart2_rx.Instance = DMA1_Channel1;
 8000e9c:	481c      	ldr	r0, [pc, #112]	; (8000f10 <HAL_UART_MspInit+0x124>)
 8000e9e:	4b1d      	ldr	r3, [pc, #116]	; (8000f14 <HAL_UART_MspInit+0x128>)
 8000ea0:	6003      	str	r3, [r0, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8000ea2:	2313      	movs	r3, #19
 8000ea4:	6043      	str	r3, [r0, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	6083      	str	r3, [r0, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eaa:	60c3      	str	r3, [r0, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000eac:	2280      	movs	r2, #128	; 0x80
 8000eae:	6102      	str	r2, [r0, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000eb0:	6143      	str	r3, [r0, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000eb2:	6183      	str	r3, [r0, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8000eb4:	61c3      	str	r3, [r0, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000eb6:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000eb8:	f000 fe52 	bl	8001b60 <HAL_DMA_Init>
 8000ebc:	b9d0      	cbnz	r0, 8000ef4 <HAL_UART_MspInit+0x108>
    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart2_rx, DMA_CHANNEL_NPRIV) != HAL_OK)
 8000ebe:	2110      	movs	r1, #16
 8000ec0:	4813      	ldr	r0, [pc, #76]	; (8000f10 <HAL_UART_MspInit+0x124>)
 8000ec2:	f001 f84f 	bl	8001f64 <HAL_DMA_ConfigChannelAttributes>
 8000ec6:	b9c0      	cbnz	r0, 8000efa <HAL_UART_MspInit+0x10e>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8000ec8:	4b11      	ldr	r3, [pc, #68]	; (8000f10 <HAL_UART_MspInit+0x124>)
 8000eca:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
 8000ece:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	2102      	movs	r1, #2
 8000ed4:	2025      	movs	r0, #37	; 0x25
 8000ed6:	f000 fd7b 	bl	80019d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000eda:	2025      	movs	r0, #37	; 0x25
 8000edc:	f000 fdb0 	bl	8001a40 <HAL_NVIC_EnableIRQ>
}
 8000ee0:	e795      	b.n	8000e0e <HAL_UART_MspInit+0x22>
      Error_Handler();
 8000ee2:	f7ff fbad 	bl	8000640 <Error_Handler>
 8000ee6:	e79d      	b.n	8000e24 <HAL_UART_MspInit+0x38>
      Error_Handler();
 8000ee8:	f7ff fbaa 	bl	8000640 <Error_Handler>
 8000eec:	e7ce      	b.n	8000e8c <HAL_UART_MspInit+0xa0>
      Error_Handler();
 8000eee:	f7ff fba7 	bl	8000640 <Error_Handler>
 8000ef2:	e7d0      	b.n	8000e96 <HAL_UART_MspInit+0xaa>
      Error_Handler();
 8000ef4:	f7ff fba4 	bl	8000640 <Error_Handler>
 8000ef8:	e7e1      	b.n	8000ebe <HAL_UART_MspInit+0xd2>
      Error_Handler();
 8000efa:	f7ff fba1 	bl	8000640 <Error_Handler>
 8000efe:	e7e3      	b.n	8000ec8 <HAL_UART_MspInit+0xdc>
 8000f00:	40004400 	.word	0x40004400
 8000f04:	000c0004 	.word	0x000c0004
 8000f08:	20000168 	.word	0x20000168
 8000f0c:	40020058 	.word	0x40020058
 8000f10:	20000108 	.word	0x20000108
 8000f14:	40020008 	.word	0x40020008

08000f18 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==USART2)
 8000f18:	6802      	ldr	r2, [r0, #0]
 8000f1a:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <HAL_UART_MspDeInit+0x3c>)
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d000      	beq.n	8000f22 <HAL_UART_MspDeInit+0xa>
 8000f20:	4770      	bx	lr
{
 8000f22:	b510      	push	{r4, lr}
 8000f24:	4604      	mov	r4, r0
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 8000f26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8000f2a:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8000f2c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000f30:	6593      	str	r3, [r2, #88]	; 0x58

    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8000f32:	210c      	movs	r1, #12
 8000f34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f38:	f001 f8fa 	bl	8002130 <HAL_GPIO_DeInit>

    /* USART2 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8000f3c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8000f3e:	f000 fe81 	bl	8001c44 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 8000f42:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8000f46:	f000 fe7d 	bl	8001c44 <HAL_DMA_DeInit>

    /* USART2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8000f4a:	2025      	movs	r0, #37	; 0x25
 8000f4c:	f000 fd86 	bl	8001a5c <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8000f50:	bd10      	pop	{r4, pc}
 8000f52:	bf00      	nop
 8000f54:	40004400 	.word	0x40004400

08000f58 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8000f58:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8000f5a:	4b07      	ldr	r3, [pc, #28]	; (8000f78 <vcom_Init+0x20>)
 8000f5c:	6018      	str	r0, [r3, #0]
  MX_DMA_Init();
 8000f5e:	f7ff fae5 	bl	800052c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f62:	f7ff ff0f 	bl	8000d84 <MX_USART2_UART_Init>
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR1, ExtiLine);
 8000f66:	4a05      	ldr	r2, [pc, #20]	; (8000f7c <vcom_Init+0x24>)
 8000f68:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8000f6c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000f70:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8000f74:	2000      	movs	r0, #0
 8000f76:	bd08      	pop	{r3, pc}
 8000f78:	20000260 	.word	0x20000260
 8000f7c:	58000800 	.word	0x58000800

08000f80 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8000f80:	b508      	push	{r3, lr}
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8000f82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8000f86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f88:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8000f8c:	639a      	str	r2, [r3, #56]	; 0x38
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8000f8e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f90:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8000f94:	639a      	str	r2, [r3, #56]	; 0x38
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
  __HAL_RCC_USART2_RELEASE_RESET();

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8000f96:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <vcom_DeInit+0x28>)
 8000f98:	f7ff ffbe 	bl	8000f18 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8000f9c:	200f      	movs	r0, #15
 8000f9e:	f000 fd5d 	bl	8001a5c <HAL_NVIC_DisableIRQ>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8000fa2:	2000      	movs	r0, #0
 8000fa4:	bd08      	pop	{r3, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200001c8 	.word	0x200001c8

08000fac <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8000fac:	b508      	push	{r3, lr}
 8000fae:	460a      	mov	r2, r1
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8000fb0:	4601      	mov	r1, r0
 8000fb2:	4802      	ldr	r0, [pc, #8]	; (8000fbc <vcom_Trace_DMA+0x10>)
 8000fb4:	f002 fee0 	bl	8003d78 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8000fb8:	2000      	movs	r0, #0
 8000fba:	bd08      	pop	{r3, pc}
 8000fbc:	200001c8 	.word	0x200001c8

08000fc0 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8000fc0:	b510      	push	{r4, lr}
 8000fc2:	b082      	sub	sp, #8

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8000fc4:	4b12      	ldr	r3, [pc, #72]	; (8001010 <vcom_ReceiveInit+0x50>)
 8000fc6:	6018      	str	r0, [r3, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8000fc8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000fcc:	9300      	str	r3, [sp, #0]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8000fce:	ab02      	add	r3, sp, #8
 8000fd0:	e913 0006 	ldmdb	r3, {r1, r2}
 8000fd4:	480f      	ldr	r0, [pc, #60]	; (8001014 <vcom_ReceiveInit+0x54>)
 8000fd6:	f003 ff86 	bl	8004ee6 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8000fda:	4b0e      	ldr	r3, [pc, #56]	; (8001014 <vcom_ReceiveInit+0x54>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	69da      	ldr	r2, [r3, #28]
 8000fe0:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8000fe4:	d1f9      	bne.n	8000fda <vcom_ReceiveInit+0x1a>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8000fe6:	69da      	ldr	r2, [r3, #28]
 8000fe8:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 8000fec:	d0fb      	beq.n	8000fe6 <vcom_ReceiveInit+0x26>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8000fee:	689a      	ldr	r2, [r3, #8]
 8000ff0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8000ff4:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8000ff6:	4c07      	ldr	r4, [pc, #28]	; (8001014 <vcom_ReceiveInit+0x54>)
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	f003 ffb5 	bl	8004f68 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8000ffe:	2201      	movs	r2, #1
 8001000:	4905      	ldr	r1, [pc, #20]	; (8001018 <vcom_ReceiveInit+0x58>)
 8001002:	4620      	mov	r0, r4
 8001004:	f003 ff08 	bl	8004e18 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8001008:	2000      	movs	r0, #0
 800100a:	b002      	add	sp, #8
 800100c:	bd10      	pop	{r4, pc}
 800100e:	bf00      	nop
 8001010:	2000025c 	.word	0x2000025c
 8001014:	200001c8 	.word	0x200001c8
 8001018:	20000264 	.word	0x20000264

0800101c <vcom_Resume>:

void vcom_Resume(void)
{
 800101c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800101e:	4807      	ldr	r0, [pc, #28]	; (800103c <vcom_Resume+0x20>)
 8001020:	f003 fe28 	bl	8004c74 <HAL_UART_Init>
 8001024:	b920      	cbnz	r0, 8001030 <vcom_Resume+0x14>
  {
    Error_Handler();
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001026:	4806      	ldr	r0, [pc, #24]	; (8001040 <vcom_Resume+0x24>)
 8001028:	f000 fd9a 	bl	8001b60 <HAL_DMA_Init>
 800102c:	b918      	cbnz	r0, 8001036 <vcom_Resume+0x1a>
    Error_Handler();
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 800102e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8001030:	f7ff fb06 	bl	8000640 <Error_Handler>
 8001034:	e7f7      	b.n	8001026 <vcom_Resume+0xa>
    Error_Handler();
 8001036:	f7ff fb03 	bl	8000640 <Error_Handler>
}
 800103a:	e7f8      	b.n	800102e <vcom_Resume+0x12>
 800103c:	200001c8 	.word	0x200001c8
 8001040:	20000168 	.word	0x20000168

08001044 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001044:	b508      	push	{r3, lr}
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 8001046:	6802      	ldr	r2, [r0, #0]
 8001048:	4b04      	ldr	r3, [pc, #16]	; (800105c <HAL_UART_TxCpltCallback+0x18>)
 800104a:	429a      	cmp	r2, r3
 800104c:	d000      	beq.n	8001050 <HAL_UART_TxCpltCallback+0xc>
    TxCpltCallback(NULL);
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 800104e:	bd08      	pop	{r3, pc}
    TxCpltCallback(NULL);
 8001050:	4b03      	ldr	r3, [pc, #12]	; (8001060 <HAL_UART_TxCpltCallback+0x1c>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	2000      	movs	r0, #0
 8001056:	4798      	blx	r3
}
 8001058:	e7f9      	b.n	800104e <HAL_UART_TxCpltCallback+0xa>
 800105a:	bf00      	nop
 800105c:	40004400 	.word	0x40004400
 8001060:	20000260 	.word	0x20000260

08001064 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8001064:	6802      	ldr	r2, [r0, #0]
 8001066:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <HAL_UART_RxCpltCallback+0x2c>)
 8001068:	429a      	cmp	r2, r3
 800106a:	d000      	beq.n	800106e <HAL_UART_RxCpltCallback+0xa>
 800106c:	4770      	bx	lr
{
 800106e:	b510      	push	{r4, lr}
 8001070:	4604      	mov	r4, r0
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8001072:	4b08      	ldr	r3, [pc, #32]	; (8001094 <HAL_UART_RxCpltCallback+0x30>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	b12b      	cbz	r3, 8001084 <HAL_UART_RxCpltCallback+0x20>
 8001078:	f8d0 2090 	ldr.w	r2, [r0, #144]	; 0x90
 800107c:	b912      	cbnz	r2, 8001084 <HAL_UART_RxCpltCallback+0x20>
    {
      RxCpltCallback(&charRx, 1, 0);
 800107e:	2101      	movs	r1, #1
 8001080:	4805      	ldr	r0, [pc, #20]	; (8001098 <HAL_UART_RxCpltCallback+0x34>)
 8001082:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8001084:	2201      	movs	r2, #1
 8001086:	4904      	ldr	r1, [pc, #16]	; (8001098 <HAL_UART_RxCpltCallback+0x34>)
 8001088:	4620      	mov	r0, r4
 800108a:	f003 fec5 	bl	8004e18 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 800108e:	bd10      	pop	{r4, pc}
 8001090:	40004400 	.word	0x40004400
 8001094:	2000025c 	.word	0x2000025c
 8001098:	20000264 	.word	0x20000264

0800109c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800109c:	480d      	ldr	r0, [pc, #52]	; (80010d4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800109e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010a0:	f000 fc47 	bl	8001932 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010a4:	480c      	ldr	r0, [pc, #48]	; (80010d8 <LoopForever+0x6>)
  ldr r1, =_edata
 80010a6:	490d      	ldr	r1, [pc, #52]	; (80010dc <LoopForever+0xa>)
  ldr r2, =_sidata
 80010a8:	4a0d      	ldr	r2, [pc, #52]	; (80010e0 <LoopForever+0xe>)
  movs r3, #0
 80010aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010ac:	e002      	b.n	80010b4 <LoopCopyDataInit>

080010ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010b2:	3304      	adds	r3, #4

080010b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010b8:	d3f9      	bcc.n	80010ae <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010ba:	4a0a      	ldr	r2, [pc, #40]	; (80010e4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010bc:	4c0a      	ldr	r4, [pc, #40]	; (80010e8 <LoopForever+0x16>)
  movs r3, #0
 80010be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010c0:	e001      	b.n	80010c6 <LoopFillZerobss>

080010c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010c4:	3204      	adds	r2, #4

080010c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010c8:	d3fb      	bcc.n	80010c2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010ca:	f007 f945 	bl	8008358 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010ce:	f7ff fb00 	bl	80006d2 <main>

080010d2 <LoopForever>:

LoopForever:
    b LoopForever
 80010d2:	e7fe      	b.n	80010d2 <LoopForever>
  ldr   r0, =_estack
 80010d4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80010d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010dc:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 80010e0:	08009a48 	.word	0x08009a48
  ldr r2, =_sbss
 80010e4:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 80010e8:	20000b00 	.word	0x20000b00

080010ec <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010ec:	e7fe      	b.n	80010ec <ADC_IRQHandler>

080010ee <MX_SubGHz_Phy_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_SubGHz_Phy_Init(void)
{
 80010ee:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1 */
  SystemApp_Init();
 80010f0:	f7ff fc20 	bl	8000934 <SystemApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_1_1 */

  /* USER CODE END MX_SubGHz_Phy_Init_1_1 */
  SubghzApp_Init();
 80010f4:	f000 fa5a 	bl	80015ac <SubghzApp_Init>
  /* USER CODE BEGIN MX_SubGHz_Phy_Init_2 */

  /* USER CODE END MX_SubGHz_Phy_Init_2 */
}
 80010f8:	bd08      	pop	{r3, pc}

080010fa <MX_SubGHz_Phy_Process>:

void MX_SubGHz_Phy_Process(void)
{
 80010fa:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_1 */

  /* USER CODE END MX_SubGHz_Phy_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80010fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001100:	f006 fb9e 	bl	8007840 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_SubGHz_Phy_Process_2 */

  /* USER CODE END MX_SubGHz_Phy_Process_2 */
}
 8001104:	bd08      	pop	{r3, pc}
	...

08001108 <PingPong_Process>:
  /* USER CODE END OnRxError */
}

/* USER CODE BEGIN PrFD */
static void PingPong_Process(void)
{
 8001108:	b570      	push	{r4, r5, r6, lr}
 800110a:	b082      	sub	sp, #8
  Radio.Sleep();
 800110c:	4ba0      	ldr	r3, [pc, #640]	; (8001390 <PingPong_Process+0x288>)
 800110e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001110:	4798      	blx	r3

  switch (State)
 8001112:	4ba0      	ldr	r3, [pc, #640]	; (8001394 <PingPong_Process+0x28c>)
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	2b04      	cmp	r3, #4
 8001118:	f200 8107 	bhi.w	800132a <PingPong_Process+0x222>
 800111c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001120:	01070005 	.word	0x01070005
 8001124:	00fa0107 	.word	0x00fa0107
 8001128:	012c      	.short	0x012c
  {
    case RX:
    	if(isMaster){
 800112a:	4b9b      	ldr	r3, [pc, #620]	; (8001398 <PingPong_Process+0x290>)
 800112c:	781b      	ldrb	r3, [r3, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d059      	beq.n	80011e6 <PingPong_Process+0xde>

    		if (RxBufferSize > 0)
 8001132:	4b9a      	ldr	r3, [pc, #616]	; (800139c <PingPong_Process+0x294>)
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	f000 80f7 	beq.w	800132a <PingPong_Process+0x222>
    		{
				if (inicio == 1) //Primera vez que se ejecuta el cdigo
 800113c:	4b98      	ldr	r3, [pc, #608]	; (80013a0 <PingPong_Process+0x298>)
 800113e:	781b      	ldrb	r3, [r3, #0]
 8001140:	2b01      	cmp	r3, #1
 8001142:	d022      	beq.n	800118a <PingPong_Process+0x82>
							/* Set device as master and start again */
							isMaster = true;
							Radio.Rx(RX_TIMEOUT_VALUE);
						}
					}
    		if (inicio == 0) //ahora pasamos a la comunicacin de informacin
 8001144:	4b96      	ldr	r3, [pc, #600]	; (80013a0 <PingPong_Process+0x298>)
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	f040 80ee 	bne.w	800132a <PingPong_Process+0x222>
    		{
				UTIL_TIMER_Stop(&timerLed);
 800114e:	4895      	ldr	r0, [pc, #596]	; (80013a4 <PingPong_Process+0x29c>)
 8001150:	f006 fcc8 	bl	8007ae4 <UTIL_TIMER_Stop>
				/* switch off green led */
				BSP_LED_Off(LED_GREEN);
 8001154:	2001      	movs	r0, #1
 8001156:	f000 fb31 	bl	80017bc <BSP_LED_Off>
				/* master toggles red led */
				BSP_LED_Toggle(LED_RED);
 800115a:	2002      	movs	r0, #2
 800115c:	f000 fb3e 	bl	80017dc <BSP_LED_Toggle>
				/* Add delay between RX and TX */
				HAL_Delay(Radio.GetWakeupTime() + RX_TIME_MARGIN);
 8001160:	4c8b      	ldr	r4, [pc, #556]	; (8001390 <PingPong_Process+0x288>)
 8001162:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001164:	4798      	blx	r3
 8001166:	30c8      	adds	r0, #200	; 0xc8
 8001168:	f7ff fc24 	bl	80009b4 <HAL_Delay>
				APP_LOG(TS_ON, VLEVEL_L,"pulso: %s\n\r",(const char *)BufferRx); //Aqu
 800116c:	4b8e      	ldr	r3, [pc, #568]	; (80013a8 <PingPong_Process+0x2a0>)
 800116e:	9300      	str	r3, [sp, #0]
 8001170:	4b8e      	ldr	r3, [pc, #568]	; (80013ac <PingPong_Process+0x2a4>)
 8001172:	2201      	movs	r2, #1
 8001174:	2100      	movs	r1, #0
 8001176:	4610      	mov	r0, r2
 8001178:	f006 fa04 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
				memcpy(BufferTx, PING, sizeof(PING) - 1);
 800117c:	488c      	ldr	r0, [pc, #560]	; (80013b0 <PingPong_Process+0x2a8>)
 800117e:	4b8d      	ldr	r3, [pc, #564]	; (80013b4 <PingPong_Process+0x2ac>)
 8001180:	6003      	str	r3, [r0, #0]
				Radio.Send(BufferTx, PAYLOAD_LEN);
 8001182:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001184:	2140      	movs	r1, #64	; 0x40
 8001186:	4798      	blx	r3
 8001188:	e0cf      	b.n	800132a <PingPong_Process+0x222>
					if (strncmp((const char *)BufferRx, PONG, sizeof(PONG) - 1) == 0)
 800118a:	2204      	movs	r2, #4
 800118c:	498a      	ldr	r1, [pc, #552]	; (80013b8 <PingPong_Process+0x2b0>)
 800118e:	4886      	ldr	r0, [pc, #536]	; (80013a8 <PingPong_Process+0x2a0>)
 8001190:	f007 f884 	bl	800829c <strncmp>
 8001194:	b140      	cbz	r0, 80011a8 <PingPong_Process+0xa0>
							isMaster = true;
 8001196:	4b80      	ldr	r3, [pc, #512]	; (8001398 <PingPong_Process+0x290>)
 8001198:	2201      	movs	r2, #1
 800119a:	701a      	strb	r2, [r3, #0]
							Radio.Rx(RX_TIMEOUT_VALUE);
 800119c:	4b7c      	ldr	r3, [pc, #496]	; (8001390 <PingPong_Process+0x288>)
 800119e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011a0:	f640 30b8 	movw	r0, #3000	; 0xbb8
 80011a4:	4798      	blx	r3
 80011a6:	e7cd      	b.n	8001144 <PingPong_Process+0x3c>
						inicio = 0;
 80011a8:	2500      	movs	r5, #0
 80011aa:	4b7d      	ldr	r3, [pc, #500]	; (80013a0 <PingPong_Process+0x298>)
 80011ac:	701d      	strb	r5, [r3, #0]
						UTIL_TIMER_Stop(&timerLed);
 80011ae:	487d      	ldr	r0, [pc, #500]	; (80013a4 <PingPong_Process+0x29c>)
 80011b0:	f006 fc98 	bl	8007ae4 <UTIL_TIMER_Stop>
						BSP_LED_Off(LED_GREEN);
 80011b4:	2001      	movs	r0, #1
 80011b6:	f000 fb01 	bl	80017bc <BSP_LED_Off>
						BSP_LED_Toggle(LED_RED);
 80011ba:	2002      	movs	r0, #2
 80011bc:	f000 fb0e 	bl	80017dc <BSP_LED_Toggle>
						HAL_Delay(Radio.GetWakeupTime() + RX_TIME_MARGIN);
 80011c0:	4c73      	ldr	r4, [pc, #460]	; (8001390 <PingPong_Process+0x288>)
 80011c2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80011c4:	4798      	blx	r3
 80011c6:	30c8      	adds	r0, #200	; 0xc8
 80011c8:	f7ff fbf4 	bl	80009b4 <HAL_Delay>
						APP_LOG(TS_ON, VLEVEL_L, "Soy el RECEPTOR de la temperatura\n\r"); //Modificacin para la versin 3
 80011cc:	4b7b      	ldr	r3, [pc, #492]	; (80013bc <PingPong_Process+0x2b4>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	4629      	mov	r1, r5
 80011d2:	4610      	mov	r0, r2
 80011d4:	f006 f9d6 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
						memcpy(BufferTx, PING, sizeof(PING) - 1); //Aqu mandamos el
 80011d8:	4875      	ldr	r0, [pc, #468]	; (80013b0 <PingPong_Process+0x2a8>)
 80011da:	4b76      	ldr	r3, [pc, #472]	; (80013b4 <PingPong_Process+0x2ac>)
 80011dc:	6003      	str	r3, [r0, #0]
						Radio.Send(BufferTx, PAYLOAD_LEN);
 80011de:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80011e0:	2140      	movs	r1, #64	; 0x40
 80011e2:	4798      	blx	r3
 80011e4:	e7ae      	b.n	8001144 <PingPong_Process+0x3c>
    		}
    	}

   	} else{
      if (RxBufferSize > 0){
 80011e6:	4b6d      	ldr	r3, [pc, #436]	; (800139c <PingPong_Process+0x294>)
 80011e8:	881b      	ldrh	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	f000 809d 	beq.w	800132a <PingPong_Process+0x222>
                if (inicio == 1) //Si es la primera ejecucin del cdigo
 80011f0:	4b6b      	ldr	r3, [pc, #428]	; (80013a0 <PingPong_Process+0x298>)
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d011      	beq.n	800121c <PingPong_Process+0x114>
					/* Set device as master and start again */
					//isMaster = true;
						Radio.Rx(RX_TIMEOUT_VALUE);
					}
                }
                if (inicio == 0){
 80011f8:	4b69      	ldr	r3, [pc, #420]	; (80013a0 <PingPong_Process+0x298>)
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	f040 8094 	bne.w	800132a <PingPong_Process+0x222>
					if (strncmp((const char *)BufferRx, PING, sizeof(PING) - 1) ==0)//Si somos el transmisor
 8001202:	2204      	movs	r2, #4
 8001204:	496e      	ldr	r1, [pc, #440]	; (80013c0 <PingPong_Process+0x2b8>)
 8001206:	4868      	ldr	r0, [pc, #416]	; (80013a8 <PingPong_Process+0x2a0>)
 8001208:	f007 f848 	bl	800829c <strncmp>
 800120c:	2800      	cmp	r0, #0
 800120e:	d030      	beq.n	8001272 <PingPong_Process+0x16a>
						APP_LOG(TS_ON, VLEVEL_L,"Temperatura enviada""\n\r");
						APP_LOG(TS_ON, VLEVEL_L,"buffer: %s""\n\r", (const char *)BufferTx);
						}
                else /* valid reception but not a PING as expected */
					{
						Radio.Rx(RX_TIMEOUT_VALUE);
 8001210:	4b5f      	ldr	r3, [pc, #380]	; (8001390 <PingPong_Process+0x288>)
 8001212:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001214:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001218:	4798      	blx	r3
 800121a:	e086      	b.n	800132a <PingPong_Process+0x222>
					if (strncmp((const char *)BufferRx, PING, sizeof(PING) - 1) == 0)
 800121c:	2204      	movs	r2, #4
 800121e:	4968      	ldr	r1, [pc, #416]	; (80013c0 <PingPong_Process+0x2b8>)
 8001220:	4861      	ldr	r0, [pc, #388]	; (80013a8 <PingPong_Process+0x2a0>)
 8001222:	f007 f83b 	bl	800829c <strncmp>
 8001226:	b128      	cbz	r0, 8001234 <PingPong_Process+0x12c>
						Radio.Rx(RX_TIMEOUT_VALUE);
 8001228:	4b59      	ldr	r3, [pc, #356]	; (8001390 <PingPong_Process+0x288>)
 800122a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800122c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001230:	4798      	blx	r3
 8001232:	e7e1      	b.n	80011f8 <PingPong_Process+0xf0>
						inicio = 0;
 8001234:	2500      	movs	r5, #0
 8001236:	4b5a      	ldr	r3, [pc, #360]	; (80013a0 <PingPong_Process+0x298>)
 8001238:	701d      	strb	r5, [r3, #0]
						UTIL_TIMER_Stop(&timerLed);						/* switch off red led */
 800123a:	485a      	ldr	r0, [pc, #360]	; (80013a4 <PingPong_Process+0x29c>)
 800123c:	f006 fc52 	bl	8007ae4 <UTIL_TIMER_Stop>
						BSP_LED_Off(LED_RED);						/* slave toggles green led */
 8001240:	2002      	movs	r0, #2
 8001242:	f000 fabb 	bl	80017bc <BSP_LED_Off>
						BSP_LED_Toggle(LED_GREEN);						/* Add delay between RX and TX */
 8001246:	2001      	movs	r0, #1
 8001248:	f000 fac8 	bl	80017dc <BSP_LED_Toggle>
						HAL_Delay(Radio.GetWakeupTime() + RX_TIME_MARGIN);		/*Mensaje inicial para indicar que somos el transmisor de la
 800124c:	4c50      	ldr	r4, [pc, #320]	; (8001390 <PingPong_Process+0x288>)
 800124e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001250:	4798      	blx	r3
 8001252:	30c8      	adds	r0, #200	; 0xc8
 8001254:	f7ff fbae 	bl	80009b4 <HAL_Delay>
						APP_LOG(TS_ON, VLEVEL_L, "Soy el TRANSMISOR de la temperatura\n\r");
 8001258:	4b5a      	ldr	r3, [pc, #360]	; (80013c4 <PingPong_Process+0x2bc>)
 800125a:	2201      	movs	r2, #1
 800125c:	4629      	mov	r1, r5
 800125e:	4610      	mov	r0, r2
 8001260:	f006 f990 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
						memcpy(BufferTx, PONG, sizeof(PONG) - 1); //Aqu mandamos elmensaje PONG
 8001264:	4852      	ldr	r0, [pc, #328]	; (80013b0 <PingPong_Process+0x2a8>)
 8001266:	4b58      	ldr	r3, [pc, #352]	; (80013c8 <PingPong_Process+0x2c0>)
 8001268:	6003      	str	r3, [r0, #0]
						Radio.Send(BufferTx, PAYLOAD_LEN);
 800126a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800126c:	2140      	movs	r1, #64	; 0x40
 800126e:	4798      	blx	r3
 8001270:	e7c2      	b.n	80011f8 <PingPong_Process+0xf0>
							UTIL_TIMER_Stop(&timerLed);
 8001272:	484c      	ldr	r0, [pc, #304]	; (80013a4 <PingPong_Process+0x29c>)
 8001274:	f006 fc36 	bl	8007ae4 <UTIL_TIMER_Stop>
							BSP_LED_Off(LED_RED);
 8001278:	2002      	movs	r0, #2
 800127a:	f000 fa9f 	bl	80017bc <BSP_LED_Off>
							BSP_LED_Toggle(LED_GREEN);
 800127e:	2001      	movs	r0, #1
 8001280:	f000 faac 	bl	80017dc <BSP_LED_Toggle>
							HAL_Delay(Radio.GetWakeupTime() + RX_TIME_MARGIN);
 8001284:	4d42      	ldr	r5, [pc, #264]	; (8001390 <PingPong_Process+0x288>)
 8001286:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8001288:	4798      	blx	r3
 800128a:	30c8      	adds	r0, #200	; 0xc8
 800128c:	f7ff fb92 	bl	80009b4 <HAL_Delay>
							valor =  rand() % (220 - 20 + 1) + 20;
 8001290:	f006 fe8a 	bl	8007fa8 <rand>
 8001294:	4a4d      	ldr	r2, [pc, #308]	; (80013cc <PingPong_Process+0x2c4>)
 8001296:	fb82 3200 	smull	r3, r2, r2, r0
 800129a:	17c3      	asrs	r3, r0, #31
 800129c:	ebc3 0362 	rsb	r3, r3, r2, asr #1
 80012a0:	22c9      	movs	r2, #201	; 0xc9
 80012a2:	fb02 0313 	mls	r3, r2, r3, r0
 80012a6:	f103 0214 	add.w	r2, r3, #20
 80012aa:	4b49      	ldr	r3, [pc, #292]	; (80013d0 <PingPong_Process+0x2c8>)
 80012ac:	601a      	str	r2, [r3, #0]
							sprintf(pulso, "%d", valor);
 80012ae:	4c49      	ldr	r4, [pc, #292]	; (80013d4 <PingPong_Process+0x2cc>)
 80012b0:	4949      	ldr	r1, [pc, #292]	; (80013d8 <PingPong_Process+0x2d0>)
 80012b2:	4620      	mov	r0, r4
 80012b4:	f006 ff78 	bl	80081a8 <siprintf>
							APP_LOG(TS_ON, VLEVEL_L,"pulso %s""\n\r",&pulso);
 80012b8:	9400      	str	r4, [sp, #0]
 80012ba:	4b48      	ldr	r3, [pc, #288]	; (80013dc <PingPong_Process+0x2d4>)
 80012bc:	2201      	movs	r2, #1
 80012be:	2100      	movs	r1, #0
 80012c0:	4610      	mov	r0, r2
 80012c2:	f006 f95f 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
							strcat(pulso, coordenadas);
 80012c6:	4946      	ldr	r1, [pc, #280]	; (80013e0 <PingPong_Process+0x2d8>)
 80012c8:	4620      	mov	r0, r4
 80012ca:	f006 ffd8 	bl	800827e <strcat>
						memcpy(BufferTx, pulso, sizeof(pulso) - 1);
 80012ce:	4e38      	ldr	r6, [pc, #224]	; (80013b0 <PingPong_Process+0x2a8>)
 80012d0:	46b4      	mov	ip, r6
 80012d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80012d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012da:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80012de:	e894 0003 	ldmia.w	r4, {r0, r1}
 80012e2:	f84c 0b04 	str.w	r0, [ip], #4
 80012e6:	f82c 1b02 	strh.w	r1, [ip], #2
 80012ea:	0c09      	lsrs	r1, r1, #16
 80012ec:	f88c 1000 	strb.w	r1, [ip]
						Radio.Send(BufferTx, PAYLOAD_LEN); //Enviamos la temperatura
 80012f0:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80012f2:	2140      	movs	r1, #64	; 0x40
 80012f4:	4630      	mov	r0, r6
 80012f6:	4798      	blx	r3
						APP_LOG(TS_ON, VLEVEL_L,"Temperatura enviada""\n\r");
 80012f8:	4b3a      	ldr	r3, [pc, #232]	; (80013e4 <PingPong_Process+0x2dc>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	2100      	movs	r1, #0
 80012fe:	4610      	mov	r0, r2
 8001300:	f006 f940 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
						APP_LOG(TS_ON, VLEVEL_L,"buffer: %s""\n\r", (const char *)BufferTx);
 8001304:	9600      	str	r6, [sp, #0]
 8001306:	4b38      	ldr	r3, [pc, #224]	; (80013e8 <PingPong_Process+0x2e0>)
 8001308:	2201      	movs	r2, #1
 800130a:	2100      	movs	r1, #0
 800130c:	4610      	mov	r0, r2
 800130e:	f006 f939 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
 8001312:	e00a      	b.n	800132a <PingPong_Process+0x222>
					}
				}
			}
    break;
    case TX:
      APP_LOG(TS_ON, VLEVEL_L, "Rx start\n\r");
 8001314:	4b35      	ldr	r3, [pc, #212]	; (80013ec <PingPong_Process+0x2e4>)
 8001316:	2201      	movs	r2, #1
 8001318:	2100      	movs	r1, #0
 800131a:	4610      	mov	r0, r2
 800131c:	f006 f932 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
      Radio.Rx(RX_TIMEOUT_VALUE);
 8001320:	4b1b      	ldr	r3, [pc, #108]	; (8001390 <PingPong_Process+0x288>)
 8001322:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001324:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001328:	4798      	blx	r3
      break;
    default:
      break;
  }
}
}
 800132a:	b002      	add	sp, #8
 800132c:	bd70      	pop	{r4, r5, r6, pc}
      if (isMaster == true)
 800132e:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <PingPong_Process+0x290>)
 8001330:	781b      	ldrb	r3, [r3, #0]
 8001332:	b1ab      	cbz	r3, 8001360 <PingPong_Process+0x258>
        HAL_Delay(Radio.GetWakeupTime() + RX_TIME_MARGIN + random_delay);
 8001334:	4c16      	ldr	r4, [pc, #88]	; (8001390 <PingPong_Process+0x288>)
 8001336:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001338:	4798      	blx	r3
 800133a:	4b2d      	ldr	r3, [pc, #180]	; (80013f0 <PingPong_Process+0x2e8>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4418      	add	r0, r3
 8001340:	30c8      	adds	r0, #200	; 0xc8
 8001342:	f7ff fb37 	bl	80009b4 <HAL_Delay>
        APP_LOG(TS_ON, VLEVEL_L, "Master Tx start\n\r");
 8001346:	4b2b      	ldr	r3, [pc, #172]	; (80013f4 <PingPong_Process+0x2ec>)
 8001348:	2201      	movs	r2, #1
 800134a:	2100      	movs	r1, #0
 800134c:	4610      	mov	r0, r2
 800134e:	f006 f919 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
        memcpy(BufferTx, PING, sizeof(PING) - 1);
 8001352:	4817      	ldr	r0, [pc, #92]	; (80013b0 <PingPong_Process+0x2a8>)
 8001354:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <PingPong_Process+0x2ac>)
 8001356:	6003      	str	r3, [r0, #0]
        Radio.Send(BufferTx, PAYLOAD_LEN);
 8001358:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800135a:	2140      	movs	r1, #64	; 0x40
 800135c:	4798      	blx	r3
 800135e:	e7e4      	b.n	800132a <PingPong_Process+0x222>
        APP_LOG(TS_ON, VLEVEL_L, "Slave Rx start\n\r");
 8001360:	4b25      	ldr	r3, [pc, #148]	; (80013f8 <PingPong_Process+0x2f0>)
 8001362:	2201      	movs	r2, #1
 8001364:	2100      	movs	r1, #0
 8001366:	4610      	mov	r0, r2
 8001368:	f006 f90c 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
        Radio.Rx(RX_TIMEOUT_VALUE);
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <PingPong_Process+0x288>)
 800136e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001370:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001374:	4798      	blx	r3
 8001376:	e7d8      	b.n	800132a <PingPong_Process+0x222>
      APP_LOG(TS_ON, VLEVEL_L, "Slave Rx start\n\r");
 8001378:	4b1f      	ldr	r3, [pc, #124]	; (80013f8 <PingPong_Process+0x2f0>)
 800137a:	2201      	movs	r2, #1
 800137c:	2100      	movs	r1, #0
 800137e:	4610      	mov	r0, r2
 8001380:	f006 f900 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
      Radio.Rx(RX_TIMEOUT_VALUE);
 8001384:	4b02      	ldr	r3, [pc, #8]	; (8001390 <PingPong_Process+0x288>)
 8001386:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001388:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800138c:	4798      	blx	r3
}
 800138e:	e7cc      	b.n	800132a <PingPong_Process+0x222>
 8001390:	080097ac 	.word	0x080097ac
 8001394:	20000489 	.word	0x20000489
 8001398:	20000024 	.word	0x20000024
 800139c:	20000486 	.word	0x20000486
 80013a0:	20000023 	.word	0x20000023
 80013a4:	200004b8 	.word	0x200004b8
 80013a8:	20000268 	.word	0x20000268
 80013ac:	08009450 	.word	0x08009450
 80013b0:	20000368 	.word	0x20000368
 80013b4:	474e4950 	.word	0x474e4950
 80013b8:	08009424 	.word	0x08009424
 80013bc:	0800942c 	.word	0x0800942c
 80013c0:	0800945c 	.word	0x0800945c
 80013c4:	08009464 	.word	0x08009464
 80013c8:	474e4f50 	.word	0x474e4f50
 80013cc:	028c1979 	.word	0x028c1979
 80013d0:	200004d0 	.word	0x200004d0
 80013d4:	2000048c 	.word	0x2000048c
 80013d8:	0800948c 	.word	0x0800948c
 80013dc:	08009490 	.word	0x08009490
 80013e0:	20000000 	.word	0x20000000
 80013e4:	0800949c 	.word	0x0800949c
 80013e8:	080094b4 	.word	0x080094b4
 80013ec:	080094c4 	.word	0x080094c4
 80013f0:	200004b4 	.word	0x200004b4
 80013f4:	080094d0 	.word	0x080094d0
 80013f8:	080094e4 	.word	0x080094e4

080013fc <OnRxError>:
{
 80013fc:	b508      	push	{r3, lr}
  APP_LOG(TS_ON, VLEVEL_L, "OnRxError\n\r");
 80013fe:	4b07      	ldr	r3, [pc, #28]	; (800141c <OnRxError+0x20>)
 8001400:	2201      	movs	r2, #1
 8001402:	2100      	movs	r1, #0
 8001404:	4610      	mov	r0, r2
 8001406:	f006 f8bd 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  State = RX_ERROR;
 800140a:	4b05      	ldr	r3, [pc, #20]	; (8001420 <OnRxError+0x24>)
 800140c:	2202      	movs	r2, #2
 800140e:	701a      	strb	r2, [r3, #0]
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001410:	2100      	movs	r1, #0
 8001412:	2001      	movs	r0, #1
 8001414:	f006 f9e0 	bl	80077d8 <UTIL_SEQ_SetTask>
}
 8001418:	bd08      	pop	{r3, pc}
 800141a:	bf00      	nop
 800141c:	080094f8 	.word	0x080094f8
 8001420:	20000489 	.word	0x20000489

08001424 <OnRxTimeout>:
{
 8001424:	b508      	push	{r3, lr}
  APP_LOG(TS_ON, VLEVEL_L, "OnRxTimeout\n\r");
 8001426:	4b06      	ldr	r3, [pc, #24]	; (8001440 <OnRxTimeout+0x1c>)
 8001428:	2201      	movs	r2, #1
 800142a:	2100      	movs	r1, #0
 800142c:	4610      	mov	r0, r2
 800142e:	f006 f8a9 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  State = RX_TIMEOUT;
 8001432:	2001      	movs	r0, #1
 8001434:	4b03      	ldr	r3, [pc, #12]	; (8001444 <OnRxTimeout+0x20>)
 8001436:	7018      	strb	r0, [r3, #0]
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001438:	2100      	movs	r1, #0
 800143a:	f006 f9cd 	bl	80077d8 <UTIL_SEQ_SetTask>
}
 800143e:	bd08      	pop	{r3, pc}
 8001440:	08009504 	.word	0x08009504
 8001444:	20000489 	.word	0x20000489

08001448 <OnTxTimeout>:
{
 8001448:	b508      	push	{r3, lr}
  APP_LOG(TS_ON, VLEVEL_L, "OnTxTimeout\n\r");
 800144a:	4b07      	ldr	r3, [pc, #28]	; (8001468 <OnTxTimeout+0x20>)
 800144c:	2201      	movs	r2, #1
 800144e:	2100      	movs	r1, #0
 8001450:	4610      	mov	r0, r2
 8001452:	f006 f897 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  State = TX_TIMEOUT;
 8001456:	4b05      	ldr	r3, [pc, #20]	; (800146c <OnTxTimeout+0x24>)
 8001458:	2204      	movs	r2, #4
 800145a:	701a      	strb	r2, [r3, #0]
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 800145c:	2100      	movs	r1, #0
 800145e:	2001      	movs	r0, #1
 8001460:	f006 f9ba 	bl	80077d8 <UTIL_SEQ_SetTask>
}
 8001464:	bd08      	pop	{r3, pc}
 8001466:	bf00      	nop
 8001468:	08009514 	.word	0x08009514
 800146c:	20000489 	.word	0x20000489

08001470 <OnRxDone>:
{
 8001470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001472:	b083      	sub	sp, #12
 8001474:	4607      	mov	r7, r0
 8001476:	460c      	mov	r4, r1
 8001478:	4615      	mov	r5, r2
 800147a:	461e      	mov	r6, r3
  APP_LOG(TS_ON, VLEVEL_L, "OnRxDone\n\r");
 800147c:	4b2c      	ldr	r3, [pc, #176]	; (8001530 <OnRxDone+0xc0>)
 800147e:	2201      	movs	r2, #1
 8001480:	2100      	movs	r1, #0
 8001482:	4610      	mov	r0, r2
 8001484:	f006 f87e 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_L, "RssiValue=%d;\n\r", rssi);
 8001488:	9500      	str	r5, [sp, #0]
 800148a:	4b2a      	ldr	r3, [pc, #168]	; (8001534 <OnRxDone+0xc4>)
 800148c:	2201      	movs	r2, #1
 800148e:	2100      	movs	r1, #0
 8001490:	4610      	mov	r0, r2
 8001492:	f006 f877 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_L,  "Cfo=%d;\n\r", LoraSnr_FskCfo);
 8001496:	9600      	str	r6, [sp, #0]
 8001498:	4b27      	ldr	r3, [pc, #156]	; (8001538 <OnRxDone+0xc8>)
 800149a:	2201      	movs	r2, #1
 800149c:	2100      	movs	r1, #0
 800149e:	4610      	mov	r0, r2
 80014a0:	f006 f870 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  SnrValue = LoraSnr_FskCfo;
 80014a4:	4b25      	ldr	r3, [pc, #148]	; (800153c <OnRxDone+0xcc>)
 80014a6:	701e      	strb	r6, [r3, #0]
  State = RX;
 80014a8:	2100      	movs	r1, #0
 80014aa:	4b25      	ldr	r3, [pc, #148]	; (8001540 <OnRxDone+0xd0>)
 80014ac:	7019      	strb	r1, [r3, #0]
  memset(BufferRx, 0, MAX_APP_BUFFER_SIZE);
 80014ae:	22ff      	movs	r2, #255	; 0xff
 80014b0:	4824      	ldr	r0, [pc, #144]	; (8001544 <OnRxDone+0xd4>)
 80014b2:	f006 fedc 	bl	800826e <memset>
    RxBufferSize = size;
 80014b6:	4b24      	ldr	r3, [pc, #144]	; (8001548 <OnRxDone+0xd8>)
 80014b8:	801c      	strh	r4, [r3, #0]
    if (RxBufferSize <= MAX_APP_BUFFER_SIZE)
 80014ba:	2cff      	cmp	r4, #255	; 0xff
 80014bc:	d90a      	bls.n	80014d4 <OnRxDone+0x64>
    RssiValue = rssi;
 80014be:	4b23      	ldr	r3, [pc, #140]	; (800154c <OnRxDone+0xdc>)
 80014c0:	701d      	strb	r5, [r3, #0]
    APP_LOG(TS_ON, VLEVEL_H, "payload. size=%d \n\r", size);
 80014c2:	9400      	str	r4, [sp, #0]
 80014c4:	4b22      	ldr	r3, [pc, #136]	; (8001550 <OnRxDone+0xe0>)
 80014c6:	2201      	movs	r2, #1
 80014c8:	2100      	movs	r1, #0
 80014ca:	2003      	movs	r0, #3
 80014cc:	f006 f85a 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
    for (int32_t i = 0; i < PAYLOAD_LEN; i++)
 80014d0:	2400      	movs	r4, #0
 80014d2:	e006      	b.n	80014e2 <OnRxDone+0x72>
      memcpy(BufferRx, payload, RxBufferSize);
 80014d4:	4622      	mov	r2, r4
 80014d6:	4639      	mov	r1, r7
 80014d8:	481a      	ldr	r0, [pc, #104]	; (8001544 <OnRxDone+0xd4>)
 80014da:	f006 ff64 	bl	80083a6 <memcpy>
 80014de:	e7ee      	b.n	80014be <OnRxDone+0x4e>
    for (int32_t i = 0; i < PAYLOAD_LEN; i++)
 80014e0:	3401      	adds	r4, #1
 80014e2:	2c3f      	cmp	r4, #63	; 0x3f
 80014e4:	dc18      	bgt.n	8001518 <OnRxDone+0xa8>
      APP_LOG(TS_OFF, VLEVEL_H, "%02X", BufferRx[i]);
 80014e6:	4b17      	ldr	r3, [pc, #92]	; (8001544 <OnRxDone+0xd4>)
 80014e8:	5d1b      	ldrb	r3, [r3, r4]
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	4b19      	ldr	r3, [pc, #100]	; (8001554 <OnRxDone+0xe4>)
 80014ee:	2200      	movs	r2, #0
 80014f0:	4611      	mov	r1, r2
 80014f2:	2003      	movs	r0, #3
 80014f4:	f006 f846 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
      if (i % 16 == 15)
 80014f8:	4262      	negs	r2, r4
 80014fa:	f004 030f 	and.w	r3, r4, #15
 80014fe:	f002 020f 	and.w	r2, r2, #15
 8001502:	bf58      	it	pl
 8001504:	4253      	negpl	r3, r2
 8001506:	2b0f      	cmp	r3, #15
 8001508:	d1ea      	bne.n	80014e0 <OnRxDone+0x70>
        APP_LOG(TS_OFF, VLEVEL_H, "\n\r");
 800150a:	4b13      	ldr	r3, [pc, #76]	; (8001558 <OnRxDone+0xe8>)
 800150c:	2200      	movs	r2, #0
 800150e:	4611      	mov	r1, r2
 8001510:	2003      	movs	r0, #3
 8001512:	f006 f837 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
 8001516:	e7e3      	b.n	80014e0 <OnRxDone+0x70>
    APP_LOG(TS_OFF, VLEVEL_H, "\n\r");
 8001518:	4b0f      	ldr	r3, [pc, #60]	; (8001558 <OnRxDone+0xe8>)
 800151a:	2200      	movs	r2, #0
 800151c:	4611      	mov	r1, r2
 800151e:	2003      	movs	r0, #3
 8001520:	f006 f830 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001524:	2100      	movs	r1, #0
 8001526:	2001      	movs	r0, #1
 8001528:	f006 f956 	bl	80077d8 <UTIL_SEQ_SetTask>
}
 800152c:	b003      	add	sp, #12
 800152e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001530:	08009524 	.word	0x08009524
 8001534:	08009530 	.word	0x08009530
 8001538:	08009540 	.word	0x08009540
 800153c:	20000488 	.word	0x20000488
 8001540:	20000489 	.word	0x20000489
 8001544:	20000268 	.word	0x20000268
 8001548:	20000486 	.word	0x20000486
 800154c:	20000484 	.word	0x20000484
 8001550:	0800954c 	.word	0x0800954c
 8001554:	08009560 	.word	0x08009560
 8001558:	0800952c 	.word	0x0800952c

0800155c <OnTxDone>:
{
 800155c:	b508      	push	{r3, lr}
  APP_LOG(TS_ON, VLEVEL_L, "OnTxDone\n\r");
 800155e:	4b07      	ldr	r3, [pc, #28]	; (800157c <OnTxDone+0x20>)
 8001560:	2201      	movs	r2, #1
 8001562:	2100      	movs	r1, #0
 8001564:	4610      	mov	r0, r2
 8001566:	f006 f80d 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  State = TX;
 800156a:	4b05      	ldr	r3, [pc, #20]	; (8001580 <OnTxDone+0x24>)
 800156c:	2203      	movs	r2, #3
 800156e:	701a      	strb	r2, [r3, #0]
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), CFG_SEQ_Prio_0);
 8001570:	2100      	movs	r1, #0
 8001572:	2001      	movs	r0, #1
 8001574:	f006 f930 	bl	80077d8 <UTIL_SEQ_SetTask>
}
 8001578:	bd08      	pop	{r3, pc}
 800157a:	bf00      	nop
 800157c:	08009568 	.word	0x08009568
 8001580:	20000489 	.word	0x20000489

08001584 <OnledEvent>:
static void OnledEvent(void *context)
{
 8001584:	b510      	push	{r4, lr}
  HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin); /* LED_GREEN */
 8001586:	4c07      	ldr	r4, [pc, #28]	; (80015a4 <OnledEvent+0x20>)
 8001588:	f44f 7100 	mov.w	r1, #512	; 0x200
 800158c:	4620      	mov	r0, r4
 800158e:	f000 fe52 	bl	8002236 <HAL_GPIO_TogglePin>
  HAL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin); /* LED_RED */
 8001592:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001596:	4620      	mov	r0, r4
 8001598:	f000 fe4d 	bl	8002236 <HAL_GPIO_TogglePin>
  UTIL_TIMER_Start(&timerLed);
 800159c:	4802      	ldr	r0, [pc, #8]	; (80015a8 <OnledEvent+0x24>)
 800159e:	f006 fafb 	bl	8007b98 <UTIL_TIMER_Start>
}
 80015a2:	bd10      	pop	{r4, pc}
 80015a4:	48000400 	.word	0x48000400
 80015a8:	200004b8 	.word	0x200004b8

080015ac <SubghzApp_Init>:
{
 80015ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80015b0:	b08b      	sub	sp, #44	; 0x2c
  APP_LOG(TS_OFF, VLEVEL_M, "\n\rPING PONG\n\r");
 80015b2:	4b5c      	ldr	r3, [pc, #368]	; (8001724 <SubghzApp_Init+0x178>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	4611      	mov	r1, r2
 80015b8:	2002      	movs	r0, #2
 80015ba:	f005 ffe3 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 80015be:	2400      	movs	r4, #0
 80015c0:	9402      	str	r4, [sp, #8]
 80015c2:	2603      	movs	r6, #3
 80015c4:	9601      	str	r6, [sp, #4]
 80015c6:	2501      	movs	r5, #1
 80015c8:	9500      	str	r5, [sp, #0]
 80015ca:	4b57      	ldr	r3, [pc, #348]	; (8001728 <SubghzApp_Init+0x17c>)
 80015cc:	4622      	mov	r2, r4
 80015ce:	4621      	mov	r1, r4
 80015d0:	2002      	movs	r0, #2
 80015d2:	f005 ffd7 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 80015d6:	9402      	str	r4, [sp, #8]
 80015d8:	9601      	str	r6, [sp, #4]
 80015da:	9500      	str	r5, [sp, #0]
 80015dc:	4b53      	ldr	r3, [pc, #332]	; (800172c <SubghzApp_Init+0x180>)
 80015de:	4622      	mov	r2, r4
 80015e0:	4621      	mov	r1, r4
 80015e2:	2002      	movs	r0, #2
 80015e4:	f005 ffce 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_L, "Hola Mundo\n\r");
 80015e8:	4b51      	ldr	r3, [pc, #324]	; (8001730 <SubghzApp_Init+0x184>)
 80015ea:	462a      	mov	r2, r5
 80015ec:	4621      	mov	r1, r4
 80015ee:	4628      	mov	r0, r5
 80015f0:	f005 ffc8 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_L, "El valor booleano es: %s\n\r", isMaster ? "true" : "false");
 80015f4:	4b4f      	ldr	r3, [pc, #316]	; (8001734 <SubghzApp_Init+0x188>)
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	f000 8090 	beq.w	800171e <SubghzApp_Init+0x172>
 80015fe:	4b4e      	ldr	r3, [pc, #312]	; (8001738 <SubghzApp_Init+0x18c>)
 8001600:	9300      	str	r3, [sp, #0]
 8001602:	4b4e      	ldr	r3, [pc, #312]	; (800173c <SubghzApp_Init+0x190>)
 8001604:	2201      	movs	r2, #1
 8001606:	2100      	movs	r1, #0
 8001608:	4610      	mov	r0, r2
 800160a:	f005 ffbb 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  UTIL_TIMER_Create(&timerLed, LED_PERIOD_MS, UTIL_TIMER_ONESHOT, OnledEvent, NULL);
 800160e:	4d4c      	ldr	r5, [pc, #304]	; (8001740 <SubghzApp_Init+0x194>)
 8001610:	2400      	movs	r4, #0
 8001612:	9400      	str	r4, [sp, #0]
 8001614:	4b4b      	ldr	r3, [pc, #300]	; (8001744 <SubghzApp_Init+0x198>)
 8001616:	4622      	mov	r2, r4
 8001618:	21c8      	movs	r1, #200	; 0xc8
 800161a:	4628      	mov	r0, r5
 800161c:	f006 fa04 	bl	8007a28 <UTIL_TIMER_Create>
  UTIL_TIMER_Start(&timerLed);
 8001620:	4628      	mov	r0, r5
 8001622:	f006 fab9 	bl	8007b98 <UTIL_TIMER_Start>
  RadioEvents.TxDone = OnTxDone;
 8001626:	4848      	ldr	r0, [pc, #288]	; (8001748 <SubghzApp_Init+0x19c>)
 8001628:	4b48      	ldr	r3, [pc, #288]	; (800174c <SubghzApp_Init+0x1a0>)
 800162a:	6003      	str	r3, [r0, #0]
  RadioEvents.RxDone = OnRxDone;
 800162c:	4b48      	ldr	r3, [pc, #288]	; (8001750 <SubghzApp_Init+0x1a4>)
 800162e:	6083      	str	r3, [r0, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 8001630:	4b48      	ldr	r3, [pc, #288]	; (8001754 <SubghzApp_Init+0x1a8>)
 8001632:	6043      	str	r3, [r0, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 8001634:	4b48      	ldr	r3, [pc, #288]	; (8001758 <SubghzApp_Init+0x1ac>)
 8001636:	60c3      	str	r3, [r0, #12]
  RadioEvents.RxError = OnRxError;
 8001638:	4b48      	ldr	r3, [pc, #288]	; (800175c <SubghzApp_Init+0x1b0>)
 800163a:	6103      	str	r3, [r0, #16]
  Radio.Init(&RadioEvents);
 800163c:	4e48      	ldr	r6, [pc, #288]	; (8001760 <SubghzApp_Init+0x1b4>)
 800163e:	6833      	ldr	r3, [r6, #0]
 8001640:	4798      	blx	r3
  random_delay = (Radio.Random()) >> 22; /*10bits random e.g. from 0 to 1023 ms*/
 8001642:	6973      	ldr	r3, [r6, #20]
 8001644:	4798      	blx	r3
 8001646:	0d80      	lsrs	r0, r0, #22
 8001648:	4f46      	ldr	r7, [pc, #280]	; (8001764 <SubghzApp_Init+0x1b8>)
 800164a:	6038      	str	r0, [r7, #0]
  Radio.SetChannel(RF_FREQUENCY);
 800164c:	68f3      	ldr	r3, [r6, #12]
 800164e:	4846      	ldr	r0, [pc, #280]	; (8001768 <SubghzApp_Init+0x1bc>)
 8001650:	4798      	blx	r3
  APP_LOG(TS_OFF, VLEVEL_M, "---------------\n\r");
 8001652:	4b46      	ldr	r3, [pc, #280]	; (800176c <SubghzApp_Init+0x1c0>)
 8001654:	4622      	mov	r2, r4
 8001656:	4621      	mov	r1, r4
 8001658:	2002      	movs	r0, #2
 800165a:	f005 ff93 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_MODULATION\n\r");
 800165e:	4b44      	ldr	r3, [pc, #272]	; (8001770 <SubghzApp_Init+0x1c4>)
 8001660:	4622      	mov	r2, r4
 8001662:	4621      	mov	r1, r4
 8001664:	2002      	movs	r0, #2
 8001666:	f005 ff8d 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_BW=%d kHz\n\r", (1 << LORA_BANDWIDTH) * 125);
 800166a:	237d      	movs	r3, #125	; 0x7d
 800166c:	9300      	str	r3, [sp, #0]
 800166e:	4b41      	ldr	r3, [pc, #260]	; (8001774 <SubghzApp_Init+0x1c8>)
 8001670:	4622      	mov	r2, r4
 8001672:	4621      	mov	r1, r4
 8001674:	2002      	movs	r0, #2
 8001676:	f005 ff85 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_OFF, VLEVEL_M, "LORA_SF=%d\n\r", LORA_SPREADING_FACTOR);
 800167a:	f04f 0807 	mov.w	r8, #7
 800167e:	f8cd 8000 	str.w	r8, [sp]
 8001682:	4b3d      	ldr	r3, [pc, #244]	; (8001778 <SubghzApp_Init+0x1cc>)
 8001684:	4622      	mov	r2, r4
 8001686:	4621      	mov	r1, r4
 8001688:	2002      	movs	r0, #2
 800168a:	f005 ff7b 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  Radio.SetTxConfig(MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 800168e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001692:	9308      	str	r3, [sp, #32]
 8001694:	9407      	str	r4, [sp, #28]
 8001696:	9406      	str	r4, [sp, #24]
 8001698:	9405      	str	r4, [sp, #20]
 800169a:	2501      	movs	r5, #1
 800169c:	9504      	str	r5, [sp, #16]
 800169e:	9403      	str	r4, [sp, #12]
 80016a0:	f04f 0908 	mov.w	r9, #8
 80016a4:	f8cd 9008 	str.w	r9, [sp, #8]
 80016a8:	9501      	str	r5, [sp, #4]
 80016aa:	f8cd 8000 	str.w	r8, [sp]
 80016ae:	4623      	mov	r3, r4
 80016b0:	4622      	mov	r2, r4
 80016b2:	210e      	movs	r1, #14
 80016b4:	4628      	mov	r0, r5
 80016b6:	f8d6 c01c 	ldr.w	ip, [r6, #28]
 80016ba:	47e0      	blx	ip
  Radio.SetRxConfig(MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 80016bc:	9509      	str	r5, [sp, #36]	; 0x24
 80016be:	9408      	str	r4, [sp, #32]
 80016c0:	9407      	str	r4, [sp, #28]
 80016c2:	9406      	str	r4, [sp, #24]
 80016c4:	9505      	str	r5, [sp, #20]
 80016c6:	9404      	str	r4, [sp, #16]
 80016c8:	9403      	str	r4, [sp, #12]
 80016ca:	2305      	movs	r3, #5
 80016cc:	9302      	str	r3, [sp, #8]
 80016ce:	f8cd 9004 	str.w	r9, [sp, #4]
 80016d2:	9400      	str	r4, [sp, #0]
 80016d4:	462b      	mov	r3, r5
 80016d6:	4642      	mov	r2, r8
 80016d8:	4621      	mov	r1, r4
 80016da:	4628      	mov	r0, r5
 80016dc:	f8d6 c018 	ldr.w	ip, [r6, #24]
 80016e0:	47e0      	blx	ip
  Radio.SetMaxPayloadLength(MODEM_LORA, MAX_APP_BUFFER_SIZE);
 80016e2:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80016e4:	21ff      	movs	r1, #255	; 0xff
 80016e6:	4628      	mov	r0, r5
 80016e8:	4798      	blx	r3
  memset(BufferTx, 0x0, MAX_APP_BUFFER_SIZE);
 80016ea:	22ff      	movs	r2, #255	; 0xff
 80016ec:	4621      	mov	r1, r4
 80016ee:	4823      	ldr	r0, [pc, #140]	; (800177c <SubghzApp_Init+0x1d0>)
 80016f0:	f006 fdbd 	bl	800826e <memset>
  APP_LOG(TS_ON, VLEVEL_L, "rand=%d\n\r", random_delay);
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	9300      	str	r3, [sp, #0]
 80016f8:	4b21      	ldr	r3, [pc, #132]	; (8001780 <SubghzApp_Init+0x1d4>)
 80016fa:	462a      	mov	r2, r5
 80016fc:	4621      	mov	r1, r4
 80016fe:	4628      	mov	r0, r5
 8001700:	f005 ff40 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
  Radio.Rx(RX_TIMEOUT_VALUE + random_delay);
 8001704:	6b73      	ldr	r3, [r6, #52]	; 0x34
 8001706:	6838      	ldr	r0, [r7, #0]
 8001708:	f600 30b8 	addw	r0, r0, #3000	; 0xbb8
 800170c:	4798      	blx	r3
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_SubGHz_Phy_App_Process), UTIL_SEQ_RFU, PingPong_Process);
 800170e:	4a1d      	ldr	r2, [pc, #116]	; (8001784 <SubghzApp_Init+0x1d8>)
 8001710:	4621      	mov	r1, r4
 8001712:	4628      	mov	r0, r5
 8001714:	f006 f92a 	bl	800796c <UTIL_SEQ_RegTask>
}
 8001718:	b00b      	add	sp, #44	; 0x2c
 800171a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  APP_LOG(TS_ON, VLEVEL_L, "El valor booleano es: %s\n\r", isMaster ? "true" : "false");
 800171e:	4b1a      	ldr	r3, [pc, #104]	; (8001788 <SubghzApp_Init+0x1dc>)
 8001720:	e76e      	b.n	8001600 <SubghzApp_Init+0x54>
 8001722:	bf00      	nop
 8001724:	08009584 	.word	0x08009584
 8001728:	08009594 	.word	0x08009594
 800172c:	080095b8 	.word	0x080095b8
 8001730:	080095dc 	.word	0x080095dc
 8001734:	20000024 	.word	0x20000024
 8001738:	08009574 	.word	0x08009574
 800173c:	080095ec 	.word	0x080095ec
 8001740:	200004b8 	.word	0x200004b8
 8001744:	08001585 	.word	0x08001585
 8001748:	20000468 	.word	0x20000468
 800174c:	0800155d 	.word	0x0800155d
 8001750:	08001471 	.word	0x08001471
 8001754:	08001449 	.word	0x08001449
 8001758:	08001425 	.word	0x08001425
 800175c:	080013fd 	.word	0x080013fd
 8001760:	080097ac 	.word	0x080097ac
 8001764:	200004b4 	.word	0x200004b4
 8001768:	33bca100 	.word	0x33bca100
 800176c:	08009608 	.word	0x08009608
 8001770:	0800961c 	.word	0x0800961c
 8001774:	08009630 	.word	0x08009630
 8001778:	08009644 	.word	0x08009644
 800177c:	20000368 	.word	0x20000368
 8001780:	08009654 	.word	0x08009654
 8001784:	08001109 	.word	0x08001109
 8001788:	0800957c 	.word	0x0800957c

0800178c <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800178c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800178e:	f000 f835 	bl	80017fc <BSP_RADIO_Init>
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8001792:	bd08      	pop	{r3, pc}

08001794 <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8001794:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8001796:	f000 f873 	bl	8001880 <BSP_RADIO_ConfigRFSwitch>
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800179a:	bd08      	pop	{r3, pc}

0800179c <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800179c:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800179e:	f000 f8bd 	bl	800191c <BSP_RADIO_GetTxConfig>
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 80017a2:	bd08      	pop	{r3, pc}

080017a4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 80017a4:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 80017a6:	f000 f8bb 	bl	8001920 <BSP_RADIO_IsTCXO>
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80017aa:	bd08      	pop	{r3, pc}

080017ac <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 80017ac:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 80017ae:	f000 f8b9 	bl	8001924 <BSP_RADIO_IsDCDC>
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 80017b2:	bd08      	pop	{r3, pc}

080017b4 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 80017b4:	b508      	push	{r3, lr}
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 80017b6:	f000 f8b7 	bl	8001928 <BSP_RADIO_GetRFOMaxPowerConfig>
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 80017ba:	bd08      	pop	{r3, pc}

080017bc <BSP_LED_Off>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80017bc:	b508      	push	{r3, lr}
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET); 
 80017be:	2200      	movs	r2, #0
 80017c0:	4b04      	ldr	r3, [pc, #16]	; (80017d4 <BSP_LED_Off+0x18>)
 80017c2:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 80017c6:	4b04      	ldr	r3, [pc, #16]	; (80017d8 <BSP_LED_Off+0x1c>)
 80017c8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80017cc:	f000 fd2e 	bl	800222c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 80017d0:	2000      	movs	r0, #0
 80017d2:	bd08      	pop	{r3, pc}
 80017d4:	08009660 	.word	0x08009660
 80017d8:	08009668 	.word	0x08009668

080017dc <BSP_LED_Toggle>:
  *            @arg LED2
  *            @arg LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 80017dc:	b508      	push	{r3, lr}
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 80017de:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <BSP_LED_Toggle+0x18>)
 80017e0:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
 80017e4:	4b04      	ldr	r3, [pc, #16]	; (80017f8 <BSP_LED_Toggle+0x1c>)
 80017e6:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80017ea:	f000 fd24 	bl	8002236 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
}
 80017ee:	2000      	movs	r0, #0
 80017f0:	bd08      	pop	{r3, pc}
 80017f2:	bf00      	nop
 80017f4:	08009660 	.word	0x08009660
 80017f8:	08009668 	.word	0x08009668

080017fc <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 80017fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001800:	b086      	sub	sp, #24
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8001802:	2400      	movs	r4, #0
 8001804:	9401      	str	r4, [sp, #4]
 8001806:	9402      	str	r4, [sp, #8]
 8001808:	9403      	str	r4, [sp, #12]
 800180a:	9404      	str	r4, [sp, #16]
 800180c:	9405      	str	r4, [sp, #20]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800180e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001812:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001814:	f042 0204 	orr.w	r2, r2, #4
 8001818:	64da      	str	r2, [r3, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800181a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800181c:	f003 0304 	and.w	r3, r3, #4
 8001820:	9300      	str	r3, [sp, #0]
  (void)tmpreg;
 8001822:	9b00      	ldr	r3, [sp, #0]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8001824:	2710      	movs	r7, #16
 8001826:	9701      	str	r7, [sp, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001828:	2301      	movs	r3, #1
 800182a:	9302      	str	r3, [sp, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800182c:	2303      	movs	r3, #3
 800182e:	9304      	str	r3, [sp, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8001830:	4d12      	ldr	r5, [pc, #72]	; (800187c <BSP_RADIO_Init+0x80>)
 8001832:	a901      	add	r1, sp, #4
 8001834:	4628      	mov	r0, r5
 8001836:	f000 fba9 	bl	8001f8c <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 800183a:	f04f 0820 	mov.w	r8, #32
 800183e:	f8cd 8004 	str.w	r8, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8001842:	a901      	add	r1, sp, #4
 8001844:	4628      	mov	r0, r5
 8001846:	f000 fba1 	bl	8001f8c <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 800184a:	2608      	movs	r6, #8
 800184c:	9601      	str	r6, [sp, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 800184e:	a901      	add	r1, sp, #4
 8001850:	4628      	mov	r0, r5
 8001852:	f000 fb9b 	bl	8001f8c <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8001856:	4622      	mov	r2, r4
 8001858:	4641      	mov	r1, r8
 800185a:	4628      	mov	r0, r5
 800185c:	f000 fce6 	bl	800222c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001860:	4622      	mov	r2, r4
 8001862:	4639      	mov	r1, r7
 8001864:	4628      	mov	r0, r5
 8001866:	f000 fce1 	bl	800222c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 800186a:	4622      	mov	r2, r4
 800186c:	4631      	mov	r1, r6
 800186e:	4628      	mov	r0, r5
 8001870:	f000 fcdc 	bl	800222c <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
}
 8001874:	4620      	mov	r0, r4
 8001876:	b006      	add	sp, #24
 8001878:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800187c:	48000800 	.word	0x48000800

08001880 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8001880:	b510      	push	{r4, lr}
  switch (Config)
 8001882:	2803      	cmp	r0, #3
 8001884:	d813      	bhi.n	80018ae <BSP_RADIO_ConfigRFSwitch+0x2e>
 8001886:	e8df f000 	tbb	[pc, r0]
 800188a:	1402      	.short	0x1402
 800188c:	3625      	.short	0x3625
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 800188e:	4c22      	ldr	r4, [pc, #136]	; (8001918 <BSP_RADIO_ConfigRFSwitch+0x98>)
 8001890:	2200      	movs	r2, #0
 8001892:	2108      	movs	r1, #8
 8001894:	4620      	mov	r0, r4
 8001896:	f000 fcc9 	bl	800222c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800189a:	2200      	movs	r2, #0
 800189c:	2110      	movs	r1, #16
 800189e:	4620      	mov	r0, r4
 80018a0:	f000 fcc4 	bl	800222c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80018a4:	2200      	movs	r2, #0
 80018a6:	2120      	movs	r1, #32
 80018a8:	4620      	mov	r0, r4
 80018aa:	f000 fcbf 	bl	800222c <HAL_GPIO_WritePin>
    default:
      break;    
  }  

  return BSP_ERROR_NONE;
}
 80018ae:	2000      	movs	r0, #0
 80018b0:	bd10      	pop	{r4, pc}
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80018b2:	4c19      	ldr	r4, [pc, #100]	; (8001918 <BSP_RADIO_ConfigRFSwitch+0x98>)
 80018b4:	2201      	movs	r2, #1
 80018b6:	2108      	movs	r1, #8
 80018b8:	4620      	mov	r0, r4
 80018ba:	f000 fcb7 	bl	800222c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80018be:	2201      	movs	r2, #1
 80018c0:	2110      	movs	r1, #16
 80018c2:	4620      	mov	r0, r4
 80018c4:	f000 fcb2 	bl	800222c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80018c8:	2200      	movs	r2, #0
 80018ca:	2120      	movs	r1, #32
 80018cc:	4620      	mov	r0, r4
 80018ce:	f000 fcad 	bl	800222c <HAL_GPIO_WritePin>
      break;
 80018d2:	e7ec      	b.n	80018ae <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80018d4:	4c10      	ldr	r4, [pc, #64]	; (8001918 <BSP_RADIO_ConfigRFSwitch+0x98>)
 80018d6:	2201      	movs	r2, #1
 80018d8:	2108      	movs	r1, #8
 80018da:	4620      	mov	r0, r4
 80018dc:	f000 fca6 	bl	800222c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80018e0:	2201      	movs	r2, #1
 80018e2:	2110      	movs	r1, #16
 80018e4:	4620      	mov	r0, r4
 80018e6:	f000 fca1 	bl	800222c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80018ea:	2201      	movs	r2, #1
 80018ec:	2120      	movs	r1, #32
 80018ee:	4620      	mov	r0, r4
 80018f0:	f000 fc9c 	bl	800222c <HAL_GPIO_WritePin>
      break;
 80018f4:	e7db      	b.n	80018ae <BSP_RADIO_ConfigRFSwitch+0x2e>
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 80018f6:	4c08      	ldr	r4, [pc, #32]	; (8001918 <BSP_RADIO_ConfigRFSwitch+0x98>)
 80018f8:	2201      	movs	r2, #1
 80018fa:	2108      	movs	r1, #8
 80018fc:	4620      	mov	r0, r4
 80018fe:	f000 fc95 	bl	800222c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8001902:	2200      	movs	r2, #0
 8001904:	2110      	movs	r1, #16
 8001906:	4620      	mov	r0, r4
 8001908:	f000 fc90 	bl	800222c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 800190c:	2201      	movs	r2, #1
 800190e:	2120      	movs	r1, #32
 8001910:	4620      	mov	r0, r4
 8001912:	f000 fc8b 	bl	800222c <HAL_GPIO_WritePin>
      break;
 8001916:	e7ca      	b.n	80018ae <BSP_RADIO_ConfigRFSwitch+0x2e>
 8001918:	48000800 	.word	0x48000800

0800191c <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
  return RADIO_CONF_RFO_LP_HP;
}
 800191c:	2000      	movs	r0, #0
 800191e:	4770      	bx	lr

08001920 <BSP_RADIO_IsTCXO>:
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
  return RADIO_CONF_TCXO_SUPPORTED;
}
 8001920:	2001      	movs	r0, #1
 8001922:	4770      	bx	lr

08001924 <BSP_RADIO_IsDCDC>:
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
  return RADIO_CONF_DCDC_SUPPORTED;
}
 8001924:	2001      	movs	r0, #1
 8001926:	4770      	bx	lr

08001928 <BSP_RADIO_GetRFOMaxPowerConfig>:
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8001928:	b908      	cbnz	r0, 800192e <BSP_RADIO_GetRFOMaxPowerConfig+0x6>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 800192a:	200f      	movs	r0, #15
 800192c:	4770      	bx	lr
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 800192e:	2016      	movs	r0, #22
  }

  return ret;
}
 8001930:	4770      	bx	lr

08001932 <SystemInit>:

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8001932:	4770      	bx	lr

08001934 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001934:	b510      	push	{r4, lr}
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001936:	2003      	movs	r0, #3
 8001938:	f000 f838 	bl	80019ac <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800193c:	f000 fe0e 	bl	800255c <HAL_RCC_GetHCLKFreq>
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_Init+0x28>)
 8001942:	6018      	str	r0, [r3, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001944:	200f      	movs	r0, #15
 8001946:	f7ff f827 	bl	8000998 <HAL_InitTick>
 800194a:	b110      	cbz	r0, 8001952 <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800194c:	2401      	movs	r4, #1
    HAL_MspInit();
  }

  /* Return function status */
  return status;
}
 800194e:	4620      	mov	r0, r4
 8001950:	bd10      	pop	{r4, pc}
 8001952:	4604      	mov	r4, r0
    HAL_MspInit();
 8001954:	f7fe ff68 	bl	8000828 <HAL_MspInit>
 8001958:	e7f9      	b.n	800194e <HAL_Init+0x1a>
 800195a:	bf00      	nop
 800195c:	20000028 	.word	0x20000028

08001960 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8001960:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001964:	6913      	ldr	r3, [r2, #16]
 8001966:	f023 0302 	bic.w	r3, r3, #2
 800196a:	6113      	str	r3, [r2, #16]
}
 800196c:	4770      	bx	lr

0800196e <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800196e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
 8001972:	6913      	ldr	r3, [r2, #16]
 8001974:	f043 0302 	orr.w	r3, r3, #2
 8001978:	6113      	str	r3, [r2, #16]
}
 800197a:	4770      	bx	lr

0800197c <HAL_DBGMCU_DisableDBGSleepMode>:
  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800197c:	4a02      	ldr	r2, [pc, #8]	; (8001988 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 800197e:	6853      	ldr	r3, [r2, #4]
 8001980:	f023 0301 	bic.w	r3, r3, #1
 8001984:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
  LL_DBGMCU_DisableDBGSleepMode();
}
 8001986:	4770      	bx	lr
 8001988:	e0042000 	.word	0xe0042000

0800198c <HAL_DBGMCU_DisableDBGStopMode>:
  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800198c:	4a02      	ldr	r2, [pc, #8]	; (8001998 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 800198e:	6853      	ldr	r3, [r2, #4]
 8001990:	f023 0302 	bic.w	r3, r3, #2
 8001994:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
  LL_DBGMCU_DisableDBGStopMode();
}
 8001996:	4770      	bx	lr
 8001998:	e0042000 	.word	0xe0042000

0800199c <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 800199c:	4a02      	ldr	r2, [pc, #8]	; (80019a8 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 800199e:	6853      	ldr	r3, [r2, #4]
 80019a0:	f023 0304 	bic.w	r3, r3, #4
 80019a4:	6053      	str	r3, [r2, #4]
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
  LL_DBGMCU_DisableDBGStandbyMode();
}
 80019a6:	4770      	bx	lr
 80019a8:	e0042000 	.word	0xe0042000

080019ac <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019ac:	4a07      	ldr	r2, [pc, #28]	; (80019cc <HAL_NVIC_SetPriorityGrouping+0x20>)
 80019ae:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019b0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80019b4:	041b      	lsls	r3, r3, #16
 80019b6:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019b8:	0200      	lsls	r0, r0, #8
 80019ba:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019be:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80019c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80019c8:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80019ca:	4770      	bx	lr
 80019cc:	e000ed00 	.word	0xe000ed00

080019d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019d0:	b500      	push	{lr}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019d2:	4b19      	ldr	r3, [pc, #100]	; (8001a38 <HAL_NVIC_SetPriority+0x68>)
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019da:	f1c3 0c07 	rsb	ip, r3, #7
 80019de:	f1bc 0f04 	cmp.w	ip, #4
 80019e2:	bf28      	it	cs
 80019e4:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019e8:	f103 0e04 	add.w	lr, r3, #4
 80019ec:	f1be 0f06 	cmp.w	lr, #6
 80019f0:	d918      	bls.n	8001a24 <HAL_NVIC_SetPriority+0x54>
 80019f2:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019f4:	f04f 3eff 	mov.w	lr, #4294967295
 80019f8:	fa0e fc0c 	lsl.w	ip, lr, ip
 80019fc:	ea21 010c 	bic.w	r1, r1, ip
 8001a00:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a02:	fa0e fe03 	lsl.w	lr, lr, r3
 8001a06:	ea22 020e 	bic.w	r2, r2, lr
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0a:	430a      	orrs	r2, r1
  if ((int32_t)(IRQn) >= 0)
 8001a0c:	2800      	cmp	r0, #0
 8001a0e:	db0b      	blt.n	8001a28 <HAL_NVIC_SetPriority+0x58>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a10:	0112      	lsls	r2, r2, #4
 8001a12:	b2d2      	uxtb	r2, r2
 8001a14:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001a18:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001a1c:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8001a20:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a24:	2300      	movs	r3, #0
 8001a26:	e7e5      	b.n	80019f4 <HAL_NVIC_SetPriority+0x24>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a28:	f000 000f 	and.w	r0, r0, #15
 8001a2c:	0112      	lsls	r2, r2, #4
 8001a2e:	b2d2      	uxtb	r2, r2
 8001a30:	4b02      	ldr	r3, [pc, #8]	; (8001a3c <HAL_NVIC_SetPriority+0x6c>)
 8001a32:	541a      	strb	r2, [r3, r0]
 8001a34:	e7f4      	b.n	8001a20 <HAL_NVIC_SetPriority+0x50>
 8001a36:	bf00      	nop
 8001a38:	e000ed00 	.word	0xe000ed00
 8001a3c:	e000ed14 	.word	0xe000ed14

08001a40 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001a40:	2800      	cmp	r0, #0
 8001a42:	db07      	blt.n	8001a54 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a44:	f000 021f 	and.w	r2, r0, #31
 8001a48:	0940      	lsrs	r0, r0, #5
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	4093      	lsls	r3, r2
 8001a4e:	4a02      	ldr	r2, [pc, #8]	; (8001a58 <HAL_NVIC_EnableIRQ+0x18>)
 8001a50:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001a54:	4770      	bx	lr
 8001a56:	bf00      	nop
 8001a58:	e000e100 	.word	0xe000e100

08001a5c <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001a5c:	2800      	cmp	r0, #0
 8001a5e:	db0c      	blt.n	8001a7a <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a60:	f000 021f 	and.w	r2, r0, #31
 8001a64:	0940      	lsrs	r0, r0, #5
 8001a66:	2301      	movs	r3, #1
 8001a68:	4093      	lsls	r3, r2
 8001a6a:	3020      	adds	r0, #32
 8001a6c:	4a03      	ldr	r2, [pc, #12]	; (8001a7c <HAL_NVIC_DisableIRQ+0x20>)
 8001a6e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a72:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001a76:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8001a7a:	4770      	bx	lr
 8001a7c:	e000e100 	.word	0xe000e100

08001a80 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001a80:	b410      	push	{r4}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001a82:	6cc4      	ldr	r4, [r0, #76]	; 0x4c
 8001a84:	f8d0 c050 	ldr.w	ip, [r0, #80]	; 0x50
 8001a88:	f8c4 c004 	str.w	ip, [r4, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8001a8c:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8001a8e:	b124      	cbz	r4, 8001a9a <DMA_SetConfig+0x1a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001a90:	6d84      	ldr	r4, [r0, #88]	; 0x58
 8001a92:	f8d0 c05c 	ldr.w	ip, [r0, #92]	; 0x5c
 8001a96:	f8c4 c004 	str.w	ip, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a9a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001a9c:	f004 0c1c 	and.w	ip, r4, #28
 8001aa0:	2401      	movs	r4, #1
 8001aa2:	fa04 f40c 	lsl.w	r4, r4, ip
 8001aa6:	f8d0 c040 	ldr.w	ip, [r0, #64]	; 0x40
 8001aaa:	f8cc 4004 	str.w	r4, [ip, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001aae:	6804      	ldr	r4, [r0, #0]
 8001ab0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ab2:	6883      	ldr	r3, [r0, #8]
 8001ab4:	2b10      	cmp	r3, #16
 8001ab6:	d005      	beq.n	8001ac4 <DMA_SetConfig+0x44>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001ab8:	6803      	ldr	r3, [r0, #0]
 8001aba:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001abc:	6803      	ldr	r3, [r0, #0]
 8001abe:	60da      	str	r2, [r3, #12]
  }
}
 8001ac0:	bc10      	pop	{r4}
 8001ac2:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8001ac4:	6803      	ldr	r3, [r0, #0]
 8001ac6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001ac8:	6803      	ldr	r3, [r0, #0]
 8001aca:	60d9      	str	r1, [r3, #12]
 8001acc:	e7f8      	b.n	8001ac0 <DMA_SetConfig+0x40>
	...

08001ad0 <DMA_CalcDMAMUXChannelBaseAndMask>:
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8001ad0:	6803      	ldr	r3, [r0, #0]
 8001ad2:	4a14      	ldr	r2, [pc, #80]	; (8001b24 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8001ad4:	4293      	cmp	r3, r2
 8001ad6:	d816      	bhi.n	8001b06 <DMA_CalcDMAMUXChannelBaseAndMask+0x36>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8001ad8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001ada:	f022 0203 	bic.w	r2, r2, #3
 8001ade:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001ae2:	f502 3202 	add.w	r2, r2, #133120	; 0x20800
 8001ae6:	6482      	str	r2, [r0, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	3b08      	subs	r3, #8
 8001aec:	4a0e      	ldr	r2, [pc, #56]	; (8001b28 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8001aee:	fba2 2303 	umull	r2, r3, r2, r3
 8001af2:	091b      	lsrs	r3, r3, #4
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001af4:	4a0d      	ldr	r2, [pc, #52]	; (8001b2c <DMA_CalcDMAMUXChannelBaseAndMask+0x5c>)
 8001af6:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001af8:	f003 031f 	and.w	r3, r3, #31
 8001afc:	2201      	movs	r2, #1
 8001afe:	fa02 f303 	lsl.w	r3, r2, r3
 8001b02:	6503      	str	r3, [r0, #80]	; 0x50
}
 8001b04:	4770      	bx	lr
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8001b06:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001b08:	f022 0103 	bic.w	r1, r2, #3
 8001b0c:	4a08      	ldr	r2, [pc, #32]	; (8001b30 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>)
 8001b0e:	440a      	add	r2, r1
 8001b10:	6482      	str	r2, [r0, #72]	; 0x48
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8001b12:	b2db      	uxtb	r3, r3
 8001b14:	3b08      	subs	r3, #8
 8001b16:	4a04      	ldr	r2, [pc, #16]	; (8001b28 <DMA_CalcDMAMUXChannelBaseAndMask+0x58>)
 8001b18:	fba2 2303 	umull	r2, r3, r2, r3
 8001b1c:	091b      	lsrs	r3, r3, #4
 8001b1e:	3307      	adds	r3, #7
 8001b20:	e7e8      	b.n	8001af4 <DMA_CalcDMAMUXChannelBaseAndMask+0x24>
 8001b22:	bf00      	nop
 8001b24:	40020407 	.word	0x40020407
 8001b28:	cccccccd 	.word	0xcccccccd
 8001b2c:	40020880 	.word	0x40020880
 8001b30:	4002081c 	.word	0x4002081c

08001b34 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8001b34:	6843      	ldr	r3, [r0, #4]
 8001b36:	f003 037f 	and.w	r3, r3, #127	; 0x7f

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001b3a:	4a07      	ldr	r2, [pc, #28]	; (8001b58 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x24>)
 8001b3c:	441a      	add	r2, r3
 8001b3e:	0092      	lsls	r2, r2, #2
 8001b40:	6542      	str	r2, [r0, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001b42:	4a06      	ldr	r2, [pc, #24]	; (8001b5c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x28>)
 8001b44:	6582      	str	r2, [r0, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001b46:	3b01      	subs	r3, #1
 8001b48:	f003 0303 	and.w	r3, r3, #3
 8001b4c:	2201      	movs	r2, #1
 8001b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b52:	65c3      	str	r3, [r0, #92]	; 0x5c
}
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	1000823f 	.word	0x1000823f
 8001b5c:	40020940 	.word	0x40020940

08001b60 <HAL_DMA_Init>:
  if (hdma == NULL)
 8001b60:	2800      	cmp	r0, #0
 8001b62:	d060      	beq.n	8001c26 <HAL_DMA_Init+0xc6>
{
 8001b64:	b510      	push	{r4, lr}
 8001b66:	4604      	mov	r4, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001b68:	6802      	ldr	r2, [r0, #0]
 8001b6a:	4b30      	ldr	r3, [pc, #192]	; (8001c2c <HAL_DMA_Init+0xcc>)
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d842      	bhi.n	8001bf6 <HAL_DMA_Init+0x96>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001b70:	4b2f      	ldr	r3, [pc, #188]	; (8001c30 <HAL_DMA_Init+0xd0>)
 8001b72:	4413      	add	r3, r2
 8001b74:	492f      	ldr	r1, [pc, #188]	; (8001c34 <HAL_DMA_Init+0xd4>)
 8001b76:	fba1 1303 	umull	r1, r3, r1, r3
 8001b7a:	091b      	lsrs	r3, r3, #4
 8001b7c:	009b      	lsls	r3, r3, #2
 8001b7e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001b80:	4b2d      	ldr	r3, [pc, #180]	; (8001c38 <HAL_DMA_Init+0xd8>)
 8001b82:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8001b84:	2302      	movs	r3, #2
 8001b86:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001b8a:	6813      	ldr	r3, [r2, #0]
 8001b8c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b94:	6013      	str	r3, [r2, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8001b96:	6821      	ldr	r1, [r4, #0]
 8001b98:	680a      	ldr	r2, [r1, #0]
 8001b9a:	68a3      	ldr	r3, [r4, #8]
 8001b9c:	68e0      	ldr	r0, [r4, #12]
 8001b9e:	4303      	orrs	r3, r0
 8001ba0:	6920      	ldr	r0, [r4, #16]
 8001ba2:	4303      	orrs	r3, r0
 8001ba4:	6960      	ldr	r0, [r4, #20]
 8001ba6:	4303      	orrs	r3, r0
 8001ba8:	69a0      	ldr	r0, [r4, #24]
 8001baa:	4303      	orrs	r3, r0
 8001bac:	69e0      	ldr	r0, [r4, #28]
 8001bae:	4303      	orrs	r3, r0
 8001bb0:	6a20      	ldr	r0, [r4, #32]
 8001bb2:	4303      	orrs	r3, r0
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001bb8:	4620      	mov	r0, r4
 8001bba:	f7ff ff89 	bl	8001ad0 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001bbe:	68a3      	ldr	r3, [r4, #8]
 8001bc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001bc4:	d022      	beq.n	8001c0c <HAL_DMA_Init+0xac>
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001bc6:	6863      	ldr	r3, [r4, #4]
 8001bc8:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8001bca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001bce:	6013      	str	r3, [r2, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001bd0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001bd2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001bd4:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001bd6:	6863      	ldr	r3, [r4, #4]
 8001bd8:	3b01      	subs	r3, #1
 8001bda:	2b03      	cmp	r3, #3
 8001bdc:	d919      	bls.n	8001c12 <HAL_DMA_Init+0xb2>
    hdma->DMAmuxRequestGen = NULL;
 8001bde:	2300      	movs	r3, #0
 8001be0:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8001be2:	65a3      	str	r3, [r4, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8001be4:	65e3      	str	r3, [r4, #92]	; 0x5c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001be6:	2000      	movs	r0, #0
 8001be8:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8001bea:	2301      	movs	r3, #1
 8001bec:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8001bf0:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8001bf4:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001bf6:	4b11      	ldr	r3, [pc, #68]	; (8001c3c <HAL_DMA_Init+0xdc>)
 8001bf8:	4413      	add	r3, r2
 8001bfa:	490e      	ldr	r1, [pc, #56]	; (8001c34 <HAL_DMA_Init+0xd4>)
 8001bfc:	fba1 1303 	umull	r1, r3, r1, r3
 8001c00:	091b      	lsrs	r3, r3, #4
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001c06:	4b0e      	ldr	r3, [pc, #56]	; (8001c40 <HAL_DMA_Init+0xe0>)
 8001c08:	6403      	str	r3, [r0, #64]	; 0x40
 8001c0a:	e7bb      	b.n	8001b84 <HAL_DMA_Init+0x24>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	6063      	str	r3, [r4, #4]
 8001c10:	e7d9      	b.n	8001bc6 <HAL_DMA_Init+0x66>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001c12:	4620      	mov	r0, r4
 8001c14:	f7ff ff8e 	bl	8001b34 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001c18:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001c1e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001c20:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001c22:	605a      	str	r2, [r3, #4]
 8001c24:	e7df      	b.n	8001be6 <HAL_DMA_Init+0x86>
    return HAL_ERROR;
 8001c26:	2001      	movs	r0, #1
}
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	40020407 	.word	0x40020407
 8001c30:	bffdfff8 	.word	0xbffdfff8
 8001c34:	cccccccd 	.word	0xcccccccd
 8001c38:	40020000 	.word	0x40020000
 8001c3c:	bffdfbf8 	.word	0xbffdfbf8
 8001c40:	40020400 	.word	0x40020400

08001c44 <HAL_DMA_DeInit>:
  if (NULL == hdma)
 8001c44:	2800      	cmp	r0, #0
 8001c46:	d04b      	beq.n	8001ce0 <HAL_DMA_DeInit+0x9c>
{
 8001c48:	b538      	push	{r3, r4, r5, lr}
 8001c4a:	4604      	mov	r4, r0
  __HAL_DMA_DISABLE(hdma);
 8001c4c:	6802      	ldr	r2, [r0, #0]
 8001c4e:	6813      	ldr	r3, [r2, #0]
 8001c50:	f023 0301 	bic.w	r3, r3, #1
 8001c54:	6013      	str	r3, [r2, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c56:	6802      	ldr	r2, [r0, #0]
 8001c58:	4b22      	ldr	r3, [pc, #136]	; (8001ce4 <HAL_DMA_DeInit+0xa0>)
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d82c      	bhi.n	8001cb8 <HAL_DMA_DeInit+0x74>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c5e:	4b22      	ldr	r3, [pc, #136]	; (8001ce8 <HAL_DMA_DeInit+0xa4>)
 8001c60:	4413      	add	r3, r2
 8001c62:	4922      	ldr	r1, [pc, #136]	; (8001cec <HAL_DMA_DeInit+0xa8>)
 8001c64:	fba1 1303 	umull	r1, r3, r1, r3
 8001c68:	091b      	lsrs	r3, r3, #4
 8001c6a:	009b      	lsls	r3, r3, #2
 8001c6c:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8001c6e:	4b20      	ldr	r3, [pc, #128]	; (8001cf0 <HAL_DMA_DeInit+0xac>)
 8001c70:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->Instance->CCR = 0U;
 8001c72:	2500      	movs	r5, #0
 8001c74:	6015      	str	r5, [r2, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001c76:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c78:	f003 021c 	and.w	r2, r3, #28
 8001c7c:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001c7e:	2301      	movs	r3, #1
 8001c80:	4093      	lsls	r3, r2
 8001c82:	604b      	str	r3, [r1, #4]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001c84:	4620      	mov	r0, r4
 8001c86:	f7ff ff23 	bl	8001ad0 <DMA_CalcDMAMUXChannelBaseAndMask>
  hdma->DMAmuxChannel->CCR = 0U;
 8001c8a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001c8c:	601d      	str	r5, [r3, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001c8e:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001c90:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8001c92:	605a      	str	r2, [r3, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001c94:	6863      	ldr	r3, [r4, #4]
 8001c96:	3b01      	subs	r3, #1
 8001c98:	2b03      	cmp	r3, #3
 8001c9a:	d918      	bls.n	8001cce <HAL_DMA_DeInit+0x8a>
  hdma->DMAmuxRequestGen = NULL;
 8001c9c:	2000      	movs	r0, #0
 8001c9e:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8001ca0:	65a0      	str	r0, [r4, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8001ca2:	65e0      	str	r0, [r4, #92]	; 0x5c
  hdma->XferCpltCallback = NULL;
 8001ca4:	62e0      	str	r0, [r4, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8001ca6:	6320      	str	r0, [r4, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8001ca8:	6360      	str	r0, [r4, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8001caa:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cac:	63e0      	str	r0, [r4, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 8001cae:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8001cb2:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
}
 8001cb6:	bd38      	pop	{r3, r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <HAL_DMA_DeInit+0xb0>)
 8001cba:	4413      	add	r3, r2
 8001cbc:	490b      	ldr	r1, [pc, #44]	; (8001cec <HAL_DMA_DeInit+0xa8>)
 8001cbe:	fba1 1303 	umull	r1, r3, r1, r3
 8001cc2:	091b      	lsrs	r3, r3, #4
 8001cc4:	009b      	lsls	r3, r3, #2
 8001cc6:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8001cc8:	4b0b      	ldr	r3, [pc, #44]	; (8001cf8 <HAL_DMA_DeInit+0xb4>)
 8001cca:	6403      	str	r3, [r0, #64]	; 0x40
 8001ccc:	e7d1      	b.n	8001c72 <HAL_DMA_DeInit+0x2e>
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8001cce:	4620      	mov	r0, r4
 8001cd0:	f7ff ff30 	bl	8001b34 <DMA_CalcDMAMUXRequestGenBaseAndMask>
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001cd4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001cd6:	601d      	str	r5, [r3, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001cd8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001cda:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	e7dd      	b.n	8001c9c <HAL_DMA_DeInit+0x58>
    return HAL_ERROR;
 8001ce0:	2001      	movs	r0, #1
}
 8001ce2:	4770      	bx	lr
 8001ce4:	40020407 	.word	0x40020407
 8001ce8:	bffdfff8 	.word	0xbffdfff8
 8001cec:	cccccccd 	.word	0xcccccccd
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	bffdfbf8 	.word	0xbffdfbf8
 8001cf8:	40020400 	.word	0x40020400

08001cfc <HAL_DMA_Start_IT>:
{
 8001cfc:	b538      	push	{r3, r4, r5, lr}
 8001cfe:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8001d00:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
 8001d04:	2801      	cmp	r0, #1
 8001d06:	d043      	beq.n	8001d90 <HAL_DMA_Start_IT+0x94>
 8001d08:	2001      	movs	r0, #1
 8001d0a:	f884 0024 	strb.w	r0, [r4, #36]	; 0x24
  if (hdma->State == HAL_DMA_STATE_READY)
 8001d0e:	f894 0025 	ldrb.w	r0, [r4, #37]	; 0x25
 8001d12:	b2c0      	uxtb	r0, r0
 8001d14:	2801      	cmp	r0, #1
 8001d16:	d006      	beq.n	8001d26 <HAL_DMA_Start_IT+0x2a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001d18:	2380      	movs	r3, #128	; 0x80
 8001d1a:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    status = HAL_ERROR;
 8001d22:	2001      	movs	r0, #1
}
 8001d24:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001d26:	2002      	movs	r0, #2
 8001d28:	f884 0025 	strb.w	r0, [r4, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d2c:	2000      	movs	r0, #0
 8001d2e:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001d30:	6825      	ldr	r5, [r4, #0]
 8001d32:	6828      	ldr	r0, [r5, #0]
 8001d34:	f020 0001 	bic.w	r0, r0, #1
 8001d38:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001d3a:	4620      	mov	r0, r4
 8001d3c:	f7ff fea0 	bl	8001a80 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8001d40:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001d42:	b1d3      	cbz	r3, 8001d7a <HAL_DMA_Start_IT+0x7e>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d44:	6822      	ldr	r2, [r4, #0]
 8001d46:	6813      	ldr	r3, [r2, #0]
 8001d48:	f043 030e 	orr.w	r3, r3, #14
 8001d4c:	6013      	str	r3, [r2, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8001d4e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	f412 3f80 	tst.w	r2, #65536	; 0x10000
 8001d56:	d003      	beq.n	8001d60 <HAL_DMA_Start_IT+0x64>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d5e:	601a      	str	r2, [r3, #0]
    if (hdma->DMAmuxRequestGen != NULL)
 8001d60:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001d62:	b11b      	cbz	r3, 8001d6c <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d6a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_ENABLE(hdma);
 8001d6c:	6822      	ldr	r2, [r4, #0]
 8001d6e:	6813      	ldr	r3, [r2, #0]
 8001d70:	f043 0301 	orr.w	r3, r3, #1
 8001d74:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001d76:	2000      	movs	r0, #0
 8001d78:	e7d4      	b.n	8001d24 <HAL_DMA_Start_IT+0x28>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001d7a:	6822      	ldr	r2, [r4, #0]
 8001d7c:	6813      	ldr	r3, [r2, #0]
 8001d7e:	f023 0304 	bic.w	r3, r3, #4
 8001d82:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001d84:	6822      	ldr	r2, [r4, #0]
 8001d86:	6813      	ldr	r3, [r2, #0]
 8001d88:	f043 030a 	orr.w	r3, r3, #10
 8001d8c:	6013      	str	r3, [r2, #0]
 8001d8e:	e7de      	b.n	8001d4e <HAL_DMA_Start_IT+0x52>
  __HAL_LOCK(hdma);
 8001d90:	2002      	movs	r0, #2
 8001d92:	e7c7      	b.n	8001d24 <HAL_DMA_Start_IT+0x28>

08001d94 <HAL_DMA_Abort>:
  if (NULL == hdma)
 8001d94:	4603      	mov	r3, r0
 8001d96:	2800      	cmp	r0, #0
 8001d98:	d034      	beq.n	8001e04 <HAL_DMA_Abort+0x70>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001d9a:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8001d9e:	b2d2      	uxtb	r2, r2
 8001da0:	2a02      	cmp	r2, #2
 8001da2:	d006      	beq.n	8001db2 <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001da4:	2204      	movs	r2, #4
 8001da6:	63c2      	str	r2, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8001da8:	2200      	movs	r2, #0
 8001daa:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
    return HAL_ERROR;
 8001dae:	2001      	movs	r0, #1
 8001db0:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001db2:	6801      	ldr	r1, [r0, #0]
 8001db4:	680a      	ldr	r2, [r1, #0]
 8001db6:	f022 020e 	bic.w	r2, r2, #14
 8001dba:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001dbc:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8001dbe:	680a      	ldr	r2, [r1, #0]
 8001dc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001dc4:	600a      	str	r2, [r1, #0]
    __HAL_DMA_DISABLE(hdma);
 8001dc6:	6801      	ldr	r1, [r0, #0]
 8001dc8:	680a      	ldr	r2, [r1, #0]
 8001dca:	f022 0201 	bic.w	r2, r2, #1
 8001dce:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001dd0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001dd2:	f002 011c 	and.w	r1, r2, #28
 8001dd6:	6c00      	ldr	r0, [r0, #64]	; 0x40
 8001dd8:	2201      	movs	r2, #1
 8001dda:	408a      	lsls	r2, r1
 8001ddc:	6042      	str	r2, [r0, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001dde:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001de0:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001de2:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8001de4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8001de6:	b132      	cbz	r2, 8001df6 <HAL_DMA_Abort+0x62>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001de8:	6811      	ldr	r1, [r2, #0]
 8001dea:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8001dee:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001df0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001df2:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8001df4:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001df6:	2201      	movs	r2, #1
 8001df8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001dfc:	2000      	movs	r0, #0
 8001dfe:	f883 0024 	strb.w	r0, [r3, #36]	; 0x24
  return HAL_OK;
 8001e02:	4770      	bx	lr
    return HAL_ERROR;
 8001e04:	2001      	movs	r0, #1
}
 8001e06:	4770      	bx	lr

08001e08 <HAL_DMA_Abort_IT>:
{
 8001e08:	b508      	push	{r3, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001e0a:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b02      	cmp	r3, #2
 8001e12:	d003      	beq.n	8001e1c <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e14:	2304      	movs	r3, #4
 8001e16:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8001e18:	2001      	movs	r0, #1
}
 8001e1a:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e1c:	6802      	ldr	r2, [r0, #0]
 8001e1e:	6813      	ldr	r3, [r2, #0]
 8001e20:	f023 030e 	bic.w	r3, r3, #14
 8001e24:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001e26:	6802      	ldr	r2, [r0, #0]
 8001e28:	6813      	ldr	r3, [r2, #0]
 8001e2a:	f023 0301 	bic.w	r3, r3, #1
 8001e2e:	6013      	str	r3, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001e30:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8001e32:	6813      	ldr	r3, [r2, #0]
 8001e34:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e38:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001e3a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001e3c:	f003 021c 	and.w	r2, r3, #28
 8001e40:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001e42:	2301      	movs	r3, #1
 8001e44:	4093      	lsls	r3, r2
 8001e46:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001e48:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001e4a:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8001e4c:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != NULL)
 8001e4e:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001e50:	b133      	cbz	r3, 8001e60 <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001e58:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001e5a:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8001e5c:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001e5e:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001e60:	2301      	movs	r3, #1
 8001e62:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001e66:	2300      	movs	r3, #0
 8001e68:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8001e6c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8001e6e:	b113      	cbz	r3, 8001e76 <HAL_DMA_Abort_IT+0x6e>
      hdma->XferAbortCallback(hdma);
 8001e70:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001e72:	2000      	movs	r0, #0
 8001e74:	e7d1      	b.n	8001e1a <HAL_DMA_Abort_IT+0x12>
 8001e76:	2000      	movs	r0, #0
 8001e78:	e7cf      	b.n	8001e1a <HAL_DMA_Abort_IT+0x12>
	...

08001e7c <HAL_DMA_IRQHandler>:
{
 8001e7c:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e7e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001e80:	6819      	ldr	r1, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001e82:	6804      	ldr	r4, [r0, #0]
 8001e84:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001e86:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001e88:	f003 031c 	and.w	r3, r3, #28
 8001e8c:	2204      	movs	r2, #4
 8001e8e:	409a      	lsls	r2, r3
 8001e90:	420a      	tst	r2, r1
 8001e92:	d015      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0x44>
 8001e94:	f015 0f04 	tst.w	r5, #4
 8001e98:	d012      	beq.n	8001ec0 <HAL_DMA_IRQHandler+0x44>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e9a:	6823      	ldr	r3, [r4, #0]
 8001e9c:	f013 0f20 	tst.w	r3, #32
 8001ea0:	d103      	bne.n	8001eaa <HAL_DMA_IRQHandler+0x2e>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ea2:	6823      	ldr	r3, [r4, #0]
 8001ea4:	f023 0304 	bic.w	r3, r3, #4
 8001ea8:	6023      	str	r3, [r4, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001eaa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001eac:	f003 021c 	and.w	r2, r3, #28
 8001eb0:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001eb2:	2304      	movs	r3, #4
 8001eb4:	4093      	lsls	r3, r2
 8001eb6:	604b      	str	r3, [r1, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 8001eb8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001eba:	b103      	cbz	r3, 8001ebe <HAL_DMA_IRQHandler+0x42>
        hdma->XferHalfCpltCallback(hdma);
 8001ebc:	4798      	blx	r3
}
 8001ebe:	bd38      	pop	{r3, r4, r5, pc}
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	409a      	lsls	r2, r3
 8001ec4:	420a      	tst	r2, r1
 8001ec6:	d028      	beq.n	8001f1a <HAL_DMA_IRQHandler+0x9e>
 8001ec8:	f015 0f02 	tst.w	r5, #2
 8001ecc:	d025      	beq.n	8001f1a <HAL_DMA_IRQHandler+0x9e>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ece:	6823      	ldr	r3, [r4, #0]
 8001ed0:	f013 0f20 	tst.w	r3, #32
 8001ed4:	d106      	bne.n	8001ee4 <HAL_DMA_IRQHandler+0x68>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ed6:	6823      	ldr	r3, [r4, #0]
 8001ed8:	f023 030a 	bic.w	r3, r3, #10
 8001edc:	6023      	str	r3, [r4, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001ee4:	6802      	ldr	r2, [r0, #0]
 8001ee6:	4b1c      	ldr	r3, [pc, #112]	; (8001f58 <HAL_DMA_IRQHandler+0xdc>)
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d90e      	bls.n	8001f0a <HAL_DMA_IRQHandler+0x8e>
 8001eec:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001eee:	f003 021c 	and.w	r2, r3, #28
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	4093      	lsls	r3, r2
 8001ef6:	4a19      	ldr	r2, [pc, #100]	; (8001f5c <HAL_DMA_IRQHandler+0xe0>)
 8001ef8:	6053      	str	r3, [r2, #4]
      __HAL_UNLOCK(hdma);
 8001efa:	2300      	movs	r3, #0
 8001efc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
      if (hdma->XferCpltCallback != NULL)
 8001f00:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d0db      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x42>
        hdma->XferCpltCallback(hdma);
 8001f06:	4798      	blx	r3
 8001f08:	e7d9      	b.n	8001ebe <HAL_DMA_IRQHandler+0x42>
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001f0a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001f0c:	f003 021c 	and.w	r2, r3, #28
 8001f10:	2302      	movs	r3, #2
 8001f12:	4093      	lsls	r3, r2
 8001f14:	4a12      	ldr	r2, [pc, #72]	; (8001f60 <HAL_DMA_IRQHandler+0xe4>)
 8001f16:	6053      	str	r3, [r2, #4]
 8001f18:	e7ef      	b.n	8001efa <HAL_DMA_IRQHandler+0x7e>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8001f1a:	2208      	movs	r2, #8
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	420b      	tst	r3, r1
 8001f22:	d0cc      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x42>
 8001f24:	f015 0f08 	tst.w	r5, #8
 8001f28:	d0c9      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x42>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f2a:	6823      	ldr	r3, [r4, #0]
 8001f2c:	f023 030e 	bic.w	r3, r3, #14
 8001f30:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001f32:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001f34:	f003 031c 	and.w	r3, r3, #28
 8001f38:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001f3a:	2201      	movs	r2, #1
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	604b      	str	r3, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f42:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001f44:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001f48:	2300      	movs	r3, #0
 8001f4a:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8001f4e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0b4      	beq.n	8001ebe <HAL_DMA_IRQHandler+0x42>
      hdma->XferErrorCallback(hdma);
 8001f54:	4798      	blx	r3
  return;
 8001f56:	e7b2      	b.n	8001ebe <HAL_DMA_IRQHandler+0x42>
 8001f58:	40020080 	.word	0x40020080
 8001f5c:	40020400 	.word	0x40020400
 8001f60:	40020000 	.word	0x40020000

08001f64 <HAL_DMA_ConfigChannelAttributes>:
  if (hdma == NULL)
 8001f64:	b178      	cbz	r0, 8001f86 <HAL_DMA_ConfigChannelAttributes+0x22>
  ccr = READ_REG(hdma->Instance->CCR);
 8001f66:	6803      	ldr	r3, [r0, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8001f6a:	f011 0f10 	tst.w	r1, #16
 8001f6e:	d004      	beq.n	8001f7a <HAL_DMA_ConfigChannelAttributes+0x16>
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 8001f70:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8001f74:	d004      	beq.n	8001f80 <HAL_DMA_ConfigChannelAttributes+0x1c>
      SET_BIT(ccr, DMA_CCR_PRIV);
 8001f76:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
  WRITE_REG(hdma->Instance->CCR, ccr);
 8001f7a:	601a      	str	r2, [r3, #0]
  return status;
 8001f7c:	2000      	movs	r0, #0
 8001f7e:	4770      	bx	lr
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 8001f80:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8001f84:	e7f9      	b.n	8001f7a <HAL_DMA_ConfigChannelAttributes+0x16>
    return status;
 8001f86:	2001      	movs	r0, #1
}
 8001f88:	4770      	bx	lr
	...

08001f8c <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f8c:	b570      	push	{r4, r5, r6, lr}
  uint32_t position = 0x00u;
 8001f8e:	2300      	movs	r3, #0
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f90:	e069      	b.n	8002066 <HAL_GPIO_Init+0xda>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001f92:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001f94:	005e      	lsls	r6, r3, #1
 8001f96:	2403      	movs	r4, #3
 8001f98:	40b4      	lsls	r4, r6
 8001f9a:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001f9e:	68cc      	ldr	r4, [r1, #12]
 8001fa0:	40b4      	lsls	r4, r6
 8001fa2:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8001fa4:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fa6:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fa8:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fac:	684c      	ldr	r4, [r1, #4]
 8001fae:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8001fb2:	409c      	lsls	r4, r3
 8001fb4:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8001fb6:	6044      	str	r4, [r0, #4]
 8001fb8:	e066      	b.n	8002088 <HAL_GPIO_Init+0xfc>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001fba:	08dd      	lsrs	r5, r3, #3
 8001fbc:	3508      	adds	r5, #8
 8001fbe:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001fc2:	f003 0c07 	and.w	ip, r3, #7
 8001fc6:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001fca:	f04f 0e0f 	mov.w	lr, #15
 8001fce:	fa0e fe0c 	lsl.w	lr, lr, ip
 8001fd2:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001fd6:	690c      	ldr	r4, [r1, #16]
 8001fd8:	fa04 f40c 	lsl.w	r4, r4, ip
 8001fdc:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3u] = temp;
 8001fe0:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8001fe4:	e067      	b.n	80020b6 <HAL_GPIO_Init+0x12a>
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        temp = SYSCFG->EXTICR[position >> 2u];
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001fe6:	2402      	movs	r4, #2
 8001fe8:	e000      	b.n	8001fec <HAL_GPIO_Init+0x60>
 8001fea:	2400      	movs	r4, #0
 8001fec:	fa04 f40e 	lsl.w	r4, r4, lr
 8001ff0:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001ff2:	f10c 0c02 	add.w	ip, ip, #2
 8001ff6:	4d4b      	ldr	r5, [pc, #300]	; (8002124 <HAL_GPIO_Init+0x198>)
 8001ff8:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ffc:	4c4a      	ldr	r4, [pc, #296]	; (8002128 <HAL_GPIO_Init+0x19c>)
 8001ffe:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8002000:	43d4      	mvns	r4, r2
 8002002:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002006:	f8d1 c004 	ldr.w	ip, [r1, #4]
 800200a:	f41c 1f80 	tst.w	ip, #1048576	; 0x100000
 800200e:	d001      	beq.n	8002014 <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8002010:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8002014:	4d44      	ldr	r5, [pc, #272]	; (8002128 <HAL_GPIO_Init+0x19c>)
 8002016:	602e      	str	r6, [r5, #0]

        temp = EXTI->FTSR1;
 8002018:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 800201a:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800201e:	f8d1 c004 	ldr.w	ip, [r1, #4]
 8002022:	f41c 1f00 	tst.w	ip, #2097152	; 0x200000
 8002026:	d001      	beq.n	800202c <HAL_GPIO_Init+0xa0>
        {
          temp |= iocurrent;
 8002028:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 800202c:	4d3e      	ldr	r5, [pc, #248]	; (8002128 <HAL_GPIO_Init+0x19c>)
 800202e:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002030:	f8d5 5080 	ldr.w	r5, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002034:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002038:	f8d1 c004 	ldr.w	ip, [r1, #4]
 800203c:	f41c 3f80 	tst.w	ip, #65536	; 0x10000
 8002040:	d001      	beq.n	8002046 <HAL_GPIO_Init+0xba>
        {
          temp |= iocurrent;
 8002042:	ea42 0605 	orr.w	r6, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8002046:	4d38      	ldr	r5, [pc, #224]	; (8002128 <HAL_GPIO_Init+0x19c>)
 8002048:	f8c5 6080 	str.w	r6, [r5, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 800204c:	f8d5 5084 	ldr.w	r5, [r5, #132]	; 0x84
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8002050:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002052:	684e      	ldr	r6, [r1, #4]
 8002054:	f416 3f00 	tst.w	r6, #131072	; 0x20000
 8002058:	d001      	beq.n	800205e <HAL_GPIO_Init+0xd2>
        {
          temp |= iocurrent;
 800205a:	ea42 0405 	orr.w	r4, r2, r5
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800205e:	4a32      	ldr	r2, [pc, #200]	; (8002128 <HAL_GPIO_Init+0x19c>)
 8002060:	f8c2 4084 	str.w	r4, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8002064:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002066:	680a      	ldr	r2, [r1, #0]
 8002068:	fa32 f403 	lsrs.w	r4, r2, r3
 800206c:	d058      	beq.n	8002120 <HAL_GPIO_Init+0x194>
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800206e:	f04f 0c01 	mov.w	ip, #1
 8002072:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8002076:	ea1c 0202 	ands.w	r2, ip, r2
 800207a:	d0f3      	beq.n	8002064 <HAL_GPIO_Init+0xd8>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800207c:	684c      	ldr	r4, [r1, #4]
 800207e:	f004 0403 	and.w	r4, r4, #3
 8002082:	3c01      	subs	r4, #1
 8002084:	2c01      	cmp	r4, #1
 8002086:	d984      	bls.n	8001f92 <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002088:	684c      	ldr	r4, [r1, #4]
 800208a:	f004 0403 	and.w	r4, r4, #3
 800208e:	2c03      	cmp	r4, #3
 8002090:	d00c      	beq.n	80020ac <HAL_GPIO_Init+0x120>
        temp = GPIOx->PUPDR;
 8002092:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002094:	005d      	lsls	r5, r3, #1
 8002096:	f04f 0c03 	mov.w	ip, #3
 800209a:	fa0c fc05 	lsl.w	ip, ip, r5
 800209e:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020a2:	688c      	ldr	r4, [r1, #8]
 80020a4:	40ac      	lsls	r4, r5
 80020a6:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 80020aa:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020ac:	684c      	ldr	r4, [r1, #4]
 80020ae:	f004 0403 	and.w	r4, r4, #3
 80020b2:	2c02      	cmp	r4, #2
 80020b4:	d081      	beq.n	8001fba <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 80020b6:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80020b8:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80020bc:	f04f 0c03 	mov.w	ip, #3
 80020c0:	fa0c fc0e 	lsl.w	ip, ip, lr
 80020c4:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020c8:	684c      	ldr	r4, [r1, #4]
 80020ca:	f004 0403 	and.w	r4, r4, #3
 80020ce:	fa04 f40e 	lsl.w	r4, r4, lr
 80020d2:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 80020d6:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020d8:	684c      	ldr	r4, [r1, #4]
 80020da:	f414 3f40 	tst.w	r4, #196608	; 0x30000
 80020de:	d0c1      	beq.n	8002064 <HAL_GPIO_Init+0xd8>
        temp = SYSCFG->EXTICR[position >> 2u];
 80020e0:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 80020e4:	f10c 0502 	add.w	r5, ip, #2
 80020e8:	4c0e      	ldr	r4, [pc, #56]	; (8002124 <HAL_GPIO_Init+0x198>)
 80020ea:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80020ee:	f003 0e03 	and.w	lr, r3, #3
 80020f2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80020f6:	2407      	movs	r4, #7
 80020f8:	fa04 f40e 	lsl.w	r4, r4, lr
 80020fc:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002100:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 8002104:	f43f af71 	beq.w	8001fea <HAL_GPIO_Init+0x5e>
 8002108:	4c08      	ldr	r4, [pc, #32]	; (800212c <HAL_GPIO_Init+0x1a0>)
 800210a:	42a0      	cmp	r0, r4
 800210c:	d006      	beq.n	800211c <HAL_GPIO_Init+0x190>
 800210e:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 8002112:	42a0      	cmp	r0, r4
 8002114:	f43f af67 	beq.w	8001fe6 <HAL_GPIO_Init+0x5a>
 8002118:	2407      	movs	r4, #7
 800211a:	e767      	b.n	8001fec <HAL_GPIO_Init+0x60>
 800211c:	2401      	movs	r4, #1
 800211e:	e765      	b.n	8001fec <HAL_GPIO_Init+0x60>
  }
}
 8002120:	bd70      	pop	{r4, r5, r6, pc}
 8002122:	bf00      	nop
 8002124:	40010000 	.word	0x40010000
 8002128:	58000800 	.word	0x58000800
 800212c:	48000400 	.word	0x48000400

08002130 <HAL_GPIO_DeInit>:
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
  uint32_t position = 0x00u;
 8002130:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002132:	fa31 f203 	lsrs.w	r2, r1, r3
 8002136:	d071      	beq.n	800221c <HAL_GPIO_DeInit+0xec>
{
 8002138:	b5f0      	push	{r4, r5, r6, r7, lr}
 800213a:	e02e      	b.n	800219a <HAL_GPIO_DeInit+0x6a>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
      tmp &= (0x07uL << (4U * (position & 0x03U)));
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800213c:	2502      	movs	r5, #2
 800213e:	e000      	b.n	8002142 <HAL_GPIO_DeInit+0x12>
 8002140:	2500      	movs	r5, #0
 8002142:	fa05 f50c 	lsl.w	r5, r5, ip
 8002146:	42a5      	cmp	r5, r4
 8002148:	d049      	beq.n	80021de <HAL_GPIO_DeInit+0xae>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800214a:	6804      	ldr	r4, [r0, #0]
 800214c:	005d      	lsls	r5, r3, #1
 800214e:	f04f 0c03 	mov.w	ip, #3
 8002152:	fa0c fc05 	lsl.w	ip, ip, r5
 8002156:	ea44 040c 	orr.w	r4, r4, ip
 800215a:	6004      	str	r4, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800215c:	ea4f 0ed3 	mov.w	lr, r3, lsr #3
 8002160:	f10e 0e08 	add.w	lr, lr, #8
 8002164:	f850 402e 	ldr.w	r4, [r0, lr, lsl #2]
 8002168:	f003 0607 	and.w	r6, r3, #7
 800216c:	00b6      	lsls	r6, r6, #2
 800216e:	250f      	movs	r5, #15
 8002170:	40b5      	lsls	r5, r6
 8002172:	ea24 0405 	bic.w	r4, r4, r5
 8002176:	f840 402e 	str.w	r4, [r0, lr, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800217a:	6884      	ldr	r4, [r0, #8]
 800217c:	ea24 040c 	bic.w	r4, r4, ip
 8002180:	6084      	str	r4, [r0, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002182:	6844      	ldr	r4, [r0, #4]
 8002184:	ea24 0202 	bic.w	r2, r4, r2
 8002188:	6042      	str	r2, [r0, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800218a:	68c2      	ldr	r2, [r0, #12]
 800218c:	ea22 020c 	bic.w	r2, r2, ip
 8002190:	60c2      	str	r2, [r0, #12]
    }

    position++;
 8002192:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0x00u)
 8002194:	fa31 f203 	lsrs.w	r2, r1, r3
 8002198:	d03f      	beq.n	800221a <HAL_GPIO_DeInit+0xea>
    iocurrent = (GPIO_Pin) & (1uL << position);
 800219a:	2201      	movs	r2, #1
 800219c:	409a      	lsls	r2, r3
    if (iocurrent != 0x00u)
 800219e:	ea12 0701 	ands.w	r7, r2, r1
 80021a2:	d0f6      	beq.n	8002192 <HAL_GPIO_DeInit+0x62>
      tmp = SYSCFG->EXTICR[position >> 2u];
 80021a4:	089e      	lsrs	r6, r3, #2
 80021a6:	1cb5      	adds	r5, r6, #2
 80021a8:	4c1d      	ldr	r4, [pc, #116]	; (8002220 <HAL_GPIO_DeInit+0xf0>)
 80021aa:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 80021ae:	f003 0c03 	and.w	ip, r3, #3
 80021b2:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 80021b6:	f04f 0e07 	mov.w	lr, #7
 80021ba:	fa0e fe0c 	lsl.w	lr, lr, ip
 80021be:	ea0e 0404 	and.w	r4, lr, r4
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 80021c2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
 80021c6:	d0bb      	beq.n	8002140 <HAL_GPIO_DeInit+0x10>
 80021c8:	4d16      	ldr	r5, [pc, #88]	; (8002224 <HAL_GPIO_DeInit+0xf4>)
 80021ca:	42a8      	cmp	r0, r5
 80021cc:	d005      	beq.n	80021da <HAL_GPIO_DeInit+0xaa>
 80021ce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80021d2:	42a8      	cmp	r0, r5
 80021d4:	d0b2      	beq.n	800213c <HAL_GPIO_DeInit+0xc>
 80021d6:	2507      	movs	r5, #7
 80021d8:	e7b3      	b.n	8002142 <HAL_GPIO_DeInit+0x12>
 80021da:	2501      	movs	r5, #1
 80021dc:	e7b1      	b.n	8002142 <HAL_GPIO_DeInit+0x12>
        EXTI->IMR1 &= ~(iocurrent);
 80021de:	4c12      	ldr	r4, [pc, #72]	; (8002228 <HAL_GPIO_DeInit+0xf8>)
 80021e0:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
 80021e4:	ea25 0507 	bic.w	r5, r5, r7
 80021e8:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 80021ec:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
 80021f0:	ea25 0507 	bic.w	r5, r5, r7
 80021f4:	f8c4 5084 	str.w	r5, [r4, #132]	; 0x84
        EXTI->RTSR1 &= ~(iocurrent);
 80021f8:	6825      	ldr	r5, [r4, #0]
 80021fa:	ea25 0507 	bic.w	r5, r5, r7
 80021fe:	6025      	str	r5, [r4, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8002200:	6865      	ldr	r5, [r4, #4]
 8002202:	ea25 0507 	bic.w	r5, r5, r7
 8002206:	6065      	str	r5, [r4, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002208:	4d05      	ldr	r5, [pc, #20]	; (8002220 <HAL_GPIO_DeInit+0xf0>)
 800220a:	3602      	adds	r6, #2
 800220c:	f855 4026 	ldr.w	r4, [r5, r6, lsl #2]
 8002210:	ea24 040e 	bic.w	r4, r4, lr
 8002214:	f845 4026 	str.w	r4, [r5, r6, lsl #2]
 8002218:	e797      	b.n	800214a <HAL_GPIO_DeInit+0x1a>
  }
}
 800221a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	40010000 	.word	0x40010000
 8002224:	48000400 	.word	0x48000400
 8002228:	58000800 	.word	0x58000800

0800222c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800222c:	b10a      	cbz	r2, 8002232 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800222e:	6181      	str	r1, [r0, #24]
 8002230:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002232:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 8002234:	4770      	bx	lr

08002236 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002236:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002238:	ea01 0203 	and.w	r2, r1, r3
 800223c:	ea21 0103 	bic.w	r1, r1, r3
 8002240:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002244:	6181      	str	r1, [r0, #24]
}
 8002246:	4770      	bx	lr

08002248 <HAL_PWR_EnableBkUpAccess>:
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002248:	4a02      	ldr	r2, [pc, #8]	; (8002254 <HAL_PWR_EnableBkUpAccess+0xc>)
 800224a:	6813      	ldr	r3, [r2, #0]
 800224c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002250:	6013      	str	r3, [r2, #0]
}
 8002252:	4770      	bx	lr
 8002254:	58000400 	.word	0x58000400

08002258 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8002258:	b510      	push	{r4, lr}
 800225a:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800225c:	b9a0      	cbnz	r0, 8002288 <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800225e:	4b0f      	ldr	r3, [pc, #60]	; (800229c <HAL_PWR_EnterSLEEPMode+0x44>)
 8002260:	695b      	ldr	r3, [r3, #20]
 8002262:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002266:	d10a      	bne.n	800227e <HAL_PWR_EnterSLEEPMode+0x26>
      HAL_PWREx_EnableLowPowerRunMode();
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002268:	4a0d      	ldr	r2, [pc, #52]	; (80022a0 <HAL_PWR_EnterSLEEPMode+0x48>)
 800226a:	6913      	ldr	r3, [r2, #16]
 800226c:	f023 0304 	bic.w	r3, r3, #4
 8002270:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8002272:	2c01      	cmp	r4, #1
 8002274:	d010      	beq.n	8002298 <HAL_PWR_EnterSLEEPMode+0x40>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8002276:	bf40      	sev
    __WFE();
 8002278:	bf20      	wfe
    __WFE();
 800227a:	bf20      	wfe
  }
}
 800227c:	bd10      	pop	{r4, pc}
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 800227e:	f000 f821 	bl	80022c4 <HAL_PWREx_DisableLowPowerRunMode>
 8002282:	2800      	cmp	r0, #0
 8002284:	d0f0      	beq.n	8002268 <HAL_PWR_EnterSLEEPMode+0x10>
 8002286:	e7f9      	b.n	800227c <HAL_PWR_EnterSLEEPMode+0x24>
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8002288:	4b04      	ldr	r3, [pc, #16]	; (800229c <HAL_PWR_EnterSLEEPMode+0x44>)
 800228a:	695b      	ldr	r3, [r3, #20]
 800228c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002290:	d1ea      	bne.n	8002268 <HAL_PWR_EnterSLEEPMode+0x10>
      HAL_PWREx_EnableLowPowerRunMode();
 8002292:	f000 f80f 	bl	80022b4 <HAL_PWREx_EnableLowPowerRunMode>
 8002296:	e7e7      	b.n	8002268 <HAL_PWR_EnterSLEEPMode+0x10>
    __WFI();
 8002298:	bf30      	wfi
 800229a:	e7ef      	b.n	800227c <HAL_PWR_EnterSLEEPMode+0x24>
 800229c:	58000400 	.word	0x58000400
 80022a0:	e000ed00 	.word	0xe000ed00

080022a4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
  return (PWR->CR1 & PWR_CR1_VOS);
 80022a4:	4b02      	ldr	r3, [pc, #8]	; (80022b0 <HAL_PWREx_GetVoltageRange+0xc>)
 80022a6:	6818      	ldr	r0, [r3, #0]
}
 80022a8:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	58000400 	.word	0x58000400

080022b4 <HAL_PWREx_EnableLowPowerRunMode>:
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80022b4:	4a02      	ldr	r2, [pc, #8]	; (80022c0 <HAL_PWREx_EnableLowPowerRunMode+0xc>)
 80022b6:	6813      	ldr	r3, [r2, #0]
 80022b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022bc:	6013      	str	r3, [r2, #0]
}
 80022be:	4770      	bx	lr
 80022c0:	58000400 	.word	0x58000400

080022c4 <HAL_PWREx_DisableLowPowerRunMode>:
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80022c4:	4a0f      	ldr	r2, [pc, #60]	; (8002304 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 80022c6:	6813      	ldr	r3, [r2, #0]
 80022c8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80022cc:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 80022ce:	4b0e      	ldr	r3, [pc, #56]	; (8002308 <HAL_PWREx_DisableLowPowerRunMode+0x44>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2232      	movs	r2, #50	; 0x32
 80022d4:	fb02 f303 	mul.w	r3, r2, r3
 80022d8:	4a0c      	ldr	r2, [pc, #48]	; (800230c <HAL_PWREx_DisableLowPowerRunMode+0x48>)
 80022da:	fba2 2303 	umull	r2, r3, r2, r3
 80022de:	0c9b      	lsrs	r3, r3, #18
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80022e0:	e000      	b.n	80022e4 <HAL_PWREx_DisableLowPowerRunMode+0x20>
  {
    wait_loop_index--;
 80022e2:	3b01      	subs	r3, #1
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 80022e4:	4a07      	ldr	r2, [pc, #28]	; (8002304 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 80022e6:	6952      	ldr	r2, [r2, #20]
 80022e8:	f412 7f00 	tst.w	r2, #512	; 0x200
 80022ec:	d001      	beq.n	80022f2 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d1f7      	bne.n	80022e2 <HAL_PWREx_DisableLowPowerRunMode+0x1e>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80022f2:	4b04      	ldr	r3, [pc, #16]	; (8002304 <HAL_PWREx_DisableLowPowerRunMode+0x40>)
 80022f4:	695b      	ldr	r3, [r3, #20]
 80022f6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80022fa:	d101      	bne.n	8002300 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
  {
    return HAL_TIMEOUT;
  }

  return HAL_OK;
 80022fc:	2000      	movs	r0, #0
 80022fe:	4770      	bx	lr
    return HAL_TIMEOUT;
 8002300:	2003      	movs	r0, #3
}
 8002302:	4770      	bx	lr
 8002304:	58000400 	.word	0x58000400
 8002308:	20000028 	.word	0x20000028
 800230c:	431bde83 	.word	0x431bde83

08002310 <HAL_PWREx_EnterSTOP2Mode>:
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8002310:	4a0c      	ldr	r2, [pc, #48]	; (8002344 <HAL_PWREx_EnterSTOP2Mode+0x34>)
 8002312:	6813      	ldr	r3, [r2, #0]
 8002314:	f023 0307 	bic.w	r3, r3, #7
 8002318:	f043 0302 	orr.w	r3, r3, #2
 800231c:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800231e:	4a0a      	ldr	r2, [pc, #40]	; (8002348 <HAL_PWREx_EnterSTOP2Mode+0x38>)
 8002320:	6913      	ldr	r3, [r2, #16]
 8002322:	f043 0304 	orr.w	r3, r3, #4
 8002326:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8002328:	2801      	cmp	r0, #1
 800232a:	d008      	beq.n	800233e <HAL_PWREx_EnterSTOP2Mode+0x2e>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 800232c:	bf40      	sev
    __WFE();
 800232e:	bf20      	wfe
    __WFE();
 8002330:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002332:	4a05      	ldr	r2, [pc, #20]	; (8002348 <HAL_PWREx_EnterSTOP2Mode+0x38>)
 8002334:	6913      	ldr	r3, [r2, #16]
 8002336:	f023 0304 	bic.w	r3, r3, #4
 800233a:	6113      	str	r3, [r2, #16]
}
 800233c:	4770      	bx	lr
    __WFI();
 800233e:	bf30      	wfi
 8002340:	e7f7      	b.n	8002332 <HAL_PWREx_EnterSTOP2Mode+0x22>
 8002342:	bf00      	nop
 8002344:	58000400 	.word	0x58000400
 8002348:	e000ed00 	.word	0xe000ed00

0800234c <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800234c:	b530      	push	{r4, r5, lr}
 800234e:	b089      	sub	sp, #36	; 0x24
 8002350:	4604      	mov	r4, r0
 8002352:	468c      	mov	ip, r1
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8002354:	4b2a      	ldr	r3, [pc, #168]	; (8002400 <RCC_SetFlashLatency+0xb4>)
 8002356:	e893 0003 	ldmia.w	r3, {r0, r1}
 800235a:	9006      	str	r0, [sp, #24]
 800235c:	f8ad 101c 	strh.w	r1, [sp, #28]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8002360:	f103 0208 	add.w	r2, r3, #8
 8002364:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002368:	9004      	str	r0, [sp, #16]
 800236a:	f8ad 1014 	strh.w	r1, [sp, #20]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 800236e:	ad01      	add	r5, sp, #4
 8002370:	3310      	adds	r3, #16
 8002372:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002376:	e885 0007 	stmia.w	r5, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800237a:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 800237e:	d007      	beq.n	8002390 <RCC_SetFlashLatency+0x44>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8002380:	2300      	movs	r3, #0
 8002382:	e014      	b.n	80023ae <RCC_SetFlashLatency+0x62>
        latency = FLASH_LATENCY_RANGE[index];
 8002384:	aa08      	add	r2, sp, #32
 8002386:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800238a:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 800238e:	e01e      	b.n	80023ce <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8002390:	2300      	movs	r3, #0
 8002392:	2b02      	cmp	r3, #2
 8002394:	d808      	bhi.n	80023a8 <RCC_SetFlashLatency+0x5c>
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8002396:	aa08      	add	r2, sp, #32
 8002398:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 800239c:	f832 2c08 	ldrh.w	r2, [r2, #-8]
 80023a0:	42a2      	cmp	r2, r4
 80023a2:	d2ef      	bcs.n	8002384 <RCC_SetFlashLatency+0x38>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80023a4:	3301      	adds	r3, #1
 80023a6:	e7f4      	b.n	8002392 <RCC_SetFlashLatency+0x46>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80023a8:	2500      	movs	r5, #0
 80023aa:	e010      	b.n	80023ce <RCC_SetFlashLatency+0x82>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80023ac:	3301      	adds	r3, #1
 80023ae:	2b02      	cmp	r3, #2
 80023b0:	d80c      	bhi.n	80023cc <RCC_SetFlashLatency+0x80>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80023b2:	aa08      	add	r2, sp, #32
 80023b4:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80023b8:	f832 2c10 	ldrh.w	r2, [r2, #-16]
 80023bc:	42a2      	cmp	r2, r4
 80023be:	d3f5      	bcc.n	80023ac <RCC_SetFlashLatency+0x60>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80023c0:	aa08      	add	r2, sp, #32
 80023c2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80023c6:	f853 5c1c 	ldr.w	r5, [r3, #-28]
        break;
 80023ca:	e000      	b.n	80023ce <RCC_SetFlashLatency+0x82>
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80023cc:	2500      	movs	r5, #0
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80023ce:	4a0d      	ldr	r2, [pc, #52]	; (8002404 <RCC_SetFlashLatency+0xb8>)
 80023d0:	6813      	ldr	r3, [r2, #0]
 80023d2:	f023 0307 	bic.w	r3, r3, #7
 80023d6:	432b      	orrs	r3, r5
 80023d8:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80023da:	f7fe fadf 	bl	800099c <HAL_GetTick>
 80023de:	4604      	mov	r4, r0

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80023e0:	4b08      	ldr	r3, [pc, #32]	; (8002404 <RCC_SetFlashLatency+0xb8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	42ab      	cmp	r3, r5
 80023ea:	d006      	beq.n	80023fa <RCC_SetFlashLatency+0xae>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80023ec:	f7fe fad6 	bl	800099c <HAL_GetTick>
 80023f0:	1b00      	subs	r0, r0, r4
 80023f2:	2802      	cmp	r0, #2
 80023f4:	d9f4      	bls.n	80023e0 <RCC_SetFlashLatency+0x94>
    {
      return HAL_TIMEOUT;
 80023f6:	2003      	movs	r0, #3
 80023f8:	e000      	b.n	80023fc <RCC_SetFlashLatency+0xb0>
    }
  }
  return HAL_OK;
 80023fa:	2000      	movs	r0, #0
}
 80023fc:	b009      	add	sp, #36	; 0x24
 80023fe:	bd30      	pop	{r4, r5, pc}
 8002400:	08009370 	.word	0x08009370
 8002404:	58004000 	.word	0x58004000

08002408 <RCC_SetFlashLatencyFromMSIRange>:
{
 8002408:	b510      	push	{r4, lr}
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 800240a:	f3c0 1003 	ubfx	r0, r0, #4, #4
 800240e:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <RCC_SetFlashLatencyFromMSIRange+0x38>)
 8002410:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002414:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002418:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 800241c:	f003 030f 	and.w	r3, r3, #15
 8002420:	4a08      	ldr	r2, [pc, #32]	; (8002444 <RCC_SetFlashLatencyFromMSIRange+0x3c>)
 8002422:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002426:	fbb4 f4f3 	udiv	r4, r4, r3
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800242a:	f7ff ff3b 	bl	80022a4 <HAL_PWREx_GetVoltageRange>
 800242e:	4601      	mov	r1, r0
 8002430:	4b05      	ldr	r3, [pc, #20]	; (8002448 <RCC_SetFlashLatencyFromMSIRange+0x40>)
 8002432:	fba3 3404 	umull	r3, r4, r3, r4
 8002436:	0ca0      	lsrs	r0, r4, #18
 8002438:	f7ff ff88 	bl	800234c <RCC_SetFlashLatency>
}
 800243c:	bd10      	pop	{r4, pc}
 800243e:	bf00      	nop
 8002440:	080096d4 	.word	0x080096d4
 8002444:	08009674 	.word	0x08009674
 8002448:	431bde83 	.word	0x431bde83

0800244c <HAL_RCC_GetSysClockFreq>:
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800244c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002450:	6899      	ldr	r1, [r3, #8]
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	f003 0303 	and.w	r3, r3, #3
  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002458:	f011 010c 	ands.w	r1, r1, #12
 800245c:	d00a      	beq.n	8002474 <HAL_RCC_GetSysClockFreq+0x28>
 800245e:	290c      	cmp	r1, #12
 8002460:	d006      	beq.n	8002470 <HAL_RCC_GetSysClockFreq+0x24>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002462:	2904      	cmp	r1, #4
 8002464:	d047      	beq.n	80024f6 <HAL_RCC_GetSysClockFreq+0xaa>
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002466:	2908      	cmp	r1, #8
 8002468:	d03b      	beq.n	80024e2 <HAL_RCC_GetSysClockFreq+0x96>
  uint32_t msifreq = 0U;
 800246a:	2200      	movs	r2, #0
  uint32_t sysclockfreq = 0U;
 800246c:	4610      	mov	r0, r2
 800246e:	e026      	b.n	80024be <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8002470:	2b01      	cmp	r3, #1
 8002472:	d1f6      	bne.n	8002462 <HAL_RCC_GetSysClockFreq+0x16>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8002474:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f013 0308 	ands.w	r3, r3, #8
 800247e:	d00d      	beq.n	800249c <HAL_RCC_GetSysClockFreq+0x50>
 8002480:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f013 0308 	ands.w	r3, r3, #8
 800248a:	d124      	bne.n	80024d6 <HAL_RCC_GetSysClockFreq+0x8a>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 800248c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002490:	f8d2 2094 	ldr.w	r2, [r2, #148]	; 0x94
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8002494:	4a2e      	ldr	r2, [pc, #184]	; (8002550 <HAL_RCC_GetSysClockFreq+0x104>)
 8002496:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800249a:	e00e      	b.n	80024ba <HAL_RCC_GetSysClockFreq+0x6e>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 800249c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024a0:	6812      	ldr	r2, [r2, #0]
 80024a2:	f012 0f08 	tst.w	r2, #8
 80024a6:	d112      	bne.n	80024ce <HAL_RCC_GetSysClockFreq+0x82>
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80024a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024b0:	f3c3 2303 	ubfx	r3, r3, #8, #4
 80024b4:	4a26      	ldr	r2, [pc, #152]	; (8002550 <HAL_RCC_GetSysClockFreq+0x104>)
 80024b6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80024ba:	b1d1      	cbz	r1, 80024f2 <HAL_RCC_GetSysClockFreq+0xa6>
  uint32_t sysclockfreq = 0U;
 80024bc:	2000      	movs	r0, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80024be:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	f003 030c 	and.w	r3, r3, #12
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80024c8:	2b0c      	cmp	r3, #12
 80024ca:	d01a      	beq.n	8002502 <HAL_RCC_GetSysClockFreq+0xb6>
}
 80024cc:	4770      	bx	lr
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80024ce:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80024d2:	6812      	ldr	r2, [r2, #0]
 80024d4:	e7ee      	b.n	80024b4 <HAL_RCC_GetSysClockFreq+0x68>
 80024d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024da:	681b      	ldr	r3, [r3, #0]
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80024dc:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80024e0:	e7d8      	b.n	8002494 <HAL_RCC_GetSysClockFreq+0x48>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80024e2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	f412 1280 	ands.w	r2, r2, #1048576	; 0x100000
 80024ec:	d106      	bne.n	80024fc <HAL_RCC_GetSysClockFreq+0xb0>
      sysclockfreq = HSE_VALUE;
 80024ee:	4819      	ldr	r0, [pc, #100]	; (8002554 <HAL_RCC_GetSysClockFreq+0x108>)
 80024f0:	e7e5      	b.n	80024be <HAL_RCC_GetSysClockFreq+0x72>
      sysclockfreq = msifreq;
 80024f2:	4610      	mov	r0, r2
 80024f4:	e7e3      	b.n	80024be <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 80024f6:	2200      	movs	r2, #0
    sysclockfreq = HSI_VALUE;
 80024f8:	4817      	ldr	r0, [pc, #92]	; (8002558 <HAL_RCC_GetSysClockFreq+0x10c>)
 80024fa:	e7e0      	b.n	80024be <HAL_RCC_GetSysClockFreq+0x72>
  uint32_t msifreq = 0U;
 80024fc:	2200      	movs	r2, #0
      sysclockfreq = HSE_VALUE / 2U;
 80024fe:	4816      	ldr	r0, [pc, #88]	; (8002558 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002500:	e7dd      	b.n	80024be <HAL_RCC_GetSysClockFreq+0x72>
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002502:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	f003 0303 	and.w	r3, r3, #3
    switch (pllsource)
 800250c:	2b02      	cmp	r3, #2
 800250e:	d009      	beq.n	8002524 <HAL_RCC_GetSysClockFreq+0xd8>
 8002510:	2b03      	cmp	r3, #3
 8002512:	d108      	bne.n	8002526 <HAL_RCC_GetSysClockFreq+0xda>
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8002514:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800251e:	d115      	bne.n	800254c <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8002520:	4a0c      	ldr	r2, [pc, #48]	; (8002554 <HAL_RCC_GetSysClockFreq+0x108>)
 8002522:	e000      	b.n	8002526 <HAL_RCC_GetSysClockFreq+0xda>
    switch (pllsource)
 8002524:	4a0c      	ldr	r2, [pc, #48]	; (8002558 <HAL_RCC_GetSysClockFreq+0x10c>)
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002526:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800252a:	68cb      	ldr	r3, [r1, #12]
 800252c:	f3c3 2306 	ubfx	r3, r3, #8, #7
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002530:	fb03 f202 	mul.w	r2, r3, r2
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002534:	68cb      	ldr	r3, [r1, #12]
 8002536:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800253a:	3301      	adds	r3, #1
 800253c:	fbb2 f2f3 	udiv	r2, r2, r3
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002540:	68c8      	ldr	r0, [r1, #12]
 8002542:	0f40      	lsrs	r0, r0, #29
 8002544:	3001      	adds	r0, #1
 8002546:	fbb2 f0f0 	udiv	r0, r2, r0
  return sysclockfreq;
 800254a:	e7bf      	b.n	80024cc <HAL_RCC_GetSysClockFreq+0x80>
          pllinputfreq = HSE_VALUE / 2U;
 800254c:	4a02      	ldr	r2, [pc, #8]	; (8002558 <HAL_RCC_GetSysClockFreq+0x10c>)
 800254e:	e7ea      	b.n	8002526 <HAL_RCC_GetSysClockFreq+0xda>
 8002550:	080096d4 	.word	0x080096d4
 8002554:	01e84800 	.word	0x01e84800
 8002558:	00f42400 	.word	0x00f42400

0800255c <HAL_RCC_GetHCLKFreq>:
{
 800255c:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800255e:	f7ff ff75 	bl	800244c <HAL_RCC_GetSysClockFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002562:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800256c:	4a02      	ldr	r2, [pc, #8]	; (8002578 <HAL_RCC_GetHCLKFreq+0x1c>)
 800256e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002572:	fbb0 f0f3 	udiv	r0, r0, r3
 8002576:	bd08      	pop	{r3, pc}
 8002578:	08009674 	.word	0x08009674

0800257c <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 800257c:	2800      	cmp	r0, #0
 800257e:	f000 8311 	beq.w	8002ba4 <HAL_RCC_OscConfig+0x628>
{
 8002582:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002584:	4604      	mov	r4, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002586:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800258a:	689d      	ldr	r5, [r3, #8]
 800258c:	f005 050c 	and.w	r5, r5, #12
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002590:	68de      	ldr	r6, [r3, #12]
 8002592:	f006 0603 	and.w	r6, r6, #3
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002596:	6803      	ldr	r3, [r0, #0]
 8002598:	f013 0f20 	tst.w	r3, #32
 800259c:	d02a      	beq.n	80025f4 <HAL_RCC_OscConfig+0x78>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800259e:	2d00      	cmp	r5, #0
 80025a0:	d065      	beq.n	800266e <HAL_RCC_OscConfig+0xf2>
 80025a2:	2d0c      	cmp	r5, #12
 80025a4:	d061      	beq.n	800266a <HAL_RCC_OscConfig+0xee>
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80025a6:	6a23      	ldr	r3, [r4, #32]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 80bf 	beq.w	800272c <HAL_RCC_OscConfig+0x1b0>
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80025ae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80025b2:	6813      	ldr	r3, [r2, #0]
 80025b4:	f043 0301 	orr.w	r3, r3, #1
 80025b8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80025ba:	f7fe f9ef 	bl	800099c <HAL_GetTick>
 80025be:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80025c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f013 0f02 	tst.w	r3, #2
 80025ca:	f000 80a7 	beq.w	800271c <HAL_RCC_OscConfig+0x1a0>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80025d2:	681a      	ldr	r2, [r3, #0]
 80025d4:	f042 0208 	orr.w	r2, r2, #8
 80025d8:	601a      	str	r2, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025e0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80025e2:	430a      	orrs	r2, r1
 80025e4:	601a      	str	r2, [r3, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025e6:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80025e8:	685a      	ldr	r2, [r3, #4]
 80025ea:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80025ee:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80025f2:	605a      	str	r2, [r3, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025f4:	6823      	ldr	r3, [r4, #0]
 80025f6:	f013 0f01 	tst.w	r3, #1
 80025fa:	f000 80b5 	beq.w	8002768 <HAL_RCC_OscConfig+0x1ec>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80025fe:	2d08      	cmp	r5, #8
 8002600:	f000 80ae 	beq.w	8002760 <HAL_RCC_OscConfig+0x1e4>
 8002604:	2d0c      	cmp	r5, #12
 8002606:	f000 80a8 	beq.w	800275a <HAL_RCC_OscConfig+0x1de>
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800260a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800260e:	6813      	ldr	r3, [r2, #0]
 8002610:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8002614:	68a1      	ldr	r1, [r4, #8]
 8002616:	430b      	orrs	r3, r1
 8002618:	6013      	str	r3, [r2, #0]
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800261a:	6863      	ldr	r3, [r4, #4]
 800261c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002620:	f000 80c4 	beq.w	80027ac <HAL_RCC_OscConfig+0x230>
 8002624:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8002628:	f000 80c5 	beq.w	80027b6 <HAL_RCC_OscConfig+0x23a>
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800262c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002630:	681a      	ldr	r2, [r3, #0]
 8002632:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002636:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800263e:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002640:	6863      	ldr	r3, [r4, #4]
 8002642:	2b00      	cmp	r3, #0
 8002644:	f000 80c2 	beq.w	80027cc <HAL_RCC_OscConfig+0x250>
        tickstart = HAL_GetTick();
 8002648:	f7fe f9a8 	bl	800099c <HAL_GetTick>
 800264c:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800264e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002658:	f040 8086 	bne.w	8002768 <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800265c:	f7fe f99e 	bl	800099c <HAL_GetTick>
 8002660:	1bc0      	subs	r0, r0, r7
 8002662:	2864      	cmp	r0, #100	; 0x64
 8002664:	d9f3      	bls.n	800264e <HAL_RCC_OscConfig+0xd2>
            return HAL_TIMEOUT;
 8002666:	2003      	movs	r0, #3
 8002668:	e2a9      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 800266a:	2e01      	cmp	r6, #1
 800266c:	d19b      	bne.n	80025a6 <HAL_RCC_OscConfig+0x2a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800266e:	6a23      	ldr	r3, [r4, #32]
 8002670:	2b00      	cmp	r3, #0
 8002672:	f000 8299 	beq.w	8002ba8 <HAL_RCC_OscConfig+0x62c>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002676:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002678:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f013 0f08 	tst.w	r3, #8
 8002682:	d029      	beq.n	80026d8 <HAL_RCC_OscConfig+0x15c>
 8002684:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800268e:	4298      	cmp	r0, r3
 8002690:	d92a      	bls.n	80026e8 <HAL_RCC_OscConfig+0x16c>
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002692:	f7ff feb9 	bl	8002408 <RCC_SetFlashLatencyFromMSIRange>
 8002696:	2800      	cmp	r0, #0
 8002698:	f040 8288 	bne.w	8002bac <HAL_RCC_OscConfig+0x630>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800269c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	f042 0208 	orr.w	r2, r2, #8
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80026ae:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80026b0:	430a      	orrs	r2, r1
 80026b2:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026b4:	6a61      	ldr	r1, [r4, #36]	; 0x24
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80026b6:	685a      	ldr	r2, [r3, #4]
 80026b8:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 80026bc:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80026c0:	605a      	str	r2, [r3, #4]
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80026c2:	f7ff ff4b 	bl	800255c <HAL_RCC_GetHCLKFreq>
 80026c6:	4bba      	ldr	r3, [pc, #744]	; (80029b0 <HAL_RCC_OscConfig+0x434>)
 80026c8:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 80026ca:	4bba      	ldr	r3, [pc, #744]	; (80029b4 <HAL_RCC_OscConfig+0x438>)
 80026cc:	6818      	ldr	r0, [r3, #0]
 80026ce:	f7fe f963 	bl	8000998 <HAL_InitTick>
        if (status != HAL_OK)
 80026d2:	2800      	cmp	r0, #0
 80026d4:	d08e      	beq.n	80025f4 <HAL_RCC_OscConfig+0x78>
 80026d6:	e272      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80026d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026dc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80026e0:	091b      	lsrs	r3, r3, #4
 80026e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80026e6:	e7d2      	b.n	800268e <HAL_RCC_OscConfig+0x112>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	f042 0208 	orr.w	r2, r2, #8
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80026fa:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80026fc:	430a      	orrs	r2, r1
 80026fe:	601a      	str	r2, [r3, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002700:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002702:	685a      	ldr	r2, [r3, #4]
 8002704:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002708:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800270c:	605a      	str	r2, [r3, #4]
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800270e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002710:	f7ff fe7a 	bl	8002408 <RCC_SetFlashLatencyFromMSIRange>
 8002714:	2800      	cmp	r0, #0
 8002716:	d0d4      	beq.n	80026c2 <HAL_RCC_OscConfig+0x146>
            return HAL_ERROR;
 8002718:	2001      	movs	r0, #1
 800271a:	e250      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800271c:	f7fe f93e 	bl	800099c <HAL_GetTick>
 8002720:	1bc0      	subs	r0, r0, r7
 8002722:	2802      	cmp	r0, #2
 8002724:	f67f af4c 	bls.w	80025c0 <HAL_RCC_OscConfig+0x44>
            return HAL_TIMEOUT;
 8002728:	2003      	movs	r0, #3
 800272a:	e248      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800272c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002730:	6813      	ldr	r3, [r2, #0]
 8002732:	f023 0301 	bic.w	r3, r3, #1
 8002736:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002738:	f7fe f930 	bl	800099c <HAL_GetTick>
 800273c:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800273e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f013 0f02 	tst.w	r3, #2
 8002748:	f43f af54 	beq.w	80025f4 <HAL_RCC_OscConfig+0x78>
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800274c:	f7fe f926 	bl	800099c <HAL_GetTick>
 8002750:	1bc0      	subs	r0, r0, r7
 8002752:	2802      	cmp	r0, #2
 8002754:	d9f3      	bls.n	800273e <HAL_RCC_OscConfig+0x1c2>
            return HAL_TIMEOUT;
 8002756:	2003      	movs	r0, #3
 8002758:	e231      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800275a:	2e03      	cmp	r6, #3
 800275c:	f47f af55 	bne.w	800260a <HAL_RCC_OscConfig+0x8e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002760:	6863      	ldr	r3, [r4, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	f000 8224 	beq.w	8002bb0 <HAL_RCC_OscConfig+0x634>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002768:	6823      	ldr	r3, [r4, #0]
 800276a:	f013 0f02 	tst.w	r3, #2
 800276e:	d056      	beq.n	800281e <HAL_RCC_OscConfig+0x2a2>
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002770:	2d04      	cmp	r5, #4
 8002772:	d03d      	beq.n	80027f0 <HAL_RCC_OscConfig+0x274>
 8002774:	2d0c      	cmp	r5, #12
 8002776:	d039      	beq.n	80027ec <HAL_RCC_OscConfig+0x270>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002778:	6923      	ldr	r3, [r4, #16]
 800277a:	2b00      	cmp	r3, #0
 800277c:	f000 808a 	beq.w	8002894 <HAL_RCC_OscConfig+0x318>
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002780:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002784:	6813      	ldr	r3, [r2, #0]
 8002786:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800278a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800278c:	f7fe f906 	bl	800099c <HAL_GetTick>
 8002790:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002792:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800279c:	d136      	bne.n	800280c <HAL_RCC_OscConfig+0x290>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800279e:	f7fe f8fd 	bl	800099c <HAL_GetTick>
 80027a2:	1b80      	subs	r0, r0, r6
 80027a4:	2802      	cmp	r0, #2
 80027a6:	d9f4      	bls.n	8002792 <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 80027a8:	2003      	movs	r0, #3
 80027aa:	e208      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80027ac:	6813      	ldr	r3, [r2, #0]
 80027ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027b2:	6013      	str	r3, [r2, #0]
}
 80027b4:	e744      	b.n	8002640 <HAL_RCC_OscConfig+0xc4>
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80027b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80027c0:	601a      	str	r2, [r3, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80027c8:	601a      	str	r2, [r3, #0]
}
 80027ca:	e739      	b.n	8002640 <HAL_RCC_OscConfig+0xc4>
        tickstart = HAL_GetTick();
 80027cc:	f7fe f8e6 	bl	800099c <HAL_GetTick>
 80027d0:	4607      	mov	r7, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 80027d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80027dc:	d0c4      	beq.n	8002768 <HAL_RCC_OscConfig+0x1ec>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027de:	f7fe f8dd 	bl	800099c <HAL_GetTick>
 80027e2:	1bc0      	subs	r0, r0, r7
 80027e4:	2864      	cmp	r0, #100	; 0x64
 80027e6:	d9f4      	bls.n	80027d2 <HAL_RCC_OscConfig+0x256>
            return HAL_TIMEOUT;
 80027e8:	2003      	movs	r0, #3
 80027ea:	e1e8      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80027ec:	2e02      	cmp	r6, #2
 80027ee:	d1c3      	bne.n	8002778 <HAL_RCC_OscConfig+0x1fc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80027f0:	6923      	ldr	r3, [r4, #16]
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	f000 81de 	beq.w	8002bb4 <HAL_RCC_OscConfig+0x638>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f8:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80027fa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80027fe:	6853      	ldr	r3, [r2, #4]
 8002800:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002804:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002808:	6053      	str	r3, [r2, #4]
}
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x2a2>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800280c:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800280e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002812:	6853      	ldr	r3, [r2, #4]
 8002814:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002818:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800281c:	6053      	str	r3, [r2, #4]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800281e:	6823      	ldr	r3, [r4, #0]
 8002820:	f013 0f08 	tst.w	r3, #8
 8002824:	d07e      	beq.n	8002924 <HAL_RCC_OscConfig+0x3a8>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002826:	69a3      	ldr	r3, [r4, #24]
 8002828:	2b00      	cmp	r3, #0
 800282a:	d062      	beq.n	80028f2 <HAL_RCC_OscConfig+0x376>
      uint32_t csr_temp = RCC->CSR;
 800282c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002830:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002834:	69e1      	ldr	r1, [r4, #28]
 8002836:	f003 0210 	and.w	r2, r3, #16
 800283a:	4291      	cmp	r1, r2
 800283c:	d011      	beq.n	8002862 <HAL_RCC_OscConfig+0x2e6>
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 800283e:	f003 0203 	and.w	r2, r3, #3
 8002842:	2a02      	cmp	r2, #2
 8002844:	f000 81b8 	beq.w	8002bb8 <HAL_RCC_OscConfig+0x63c>
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002848:	f013 0f01 	tst.w	r3, #1
 800284c:	d138      	bne.n	80028c0 <HAL_RCC_OscConfig+0x344>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800284e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002852:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 8002856:	f023 0310 	bic.w	r3, r3, #16
 800285a:	69e1      	ldr	r1, [r4, #28]
 800285c:	430b      	orrs	r3, r1
 800285e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002862:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002866:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800286a:	f043 0301 	orr.w	r3, r3, #1
 800286e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002872:	f7fe f893 	bl	800099c <HAL_GetTick>
 8002876:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002878:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800287c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002880:	f013 0f02 	tst.w	r3, #2
 8002884:	d14e      	bne.n	8002924 <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002886:	f7fe f889 	bl	800099c <HAL_GetTick>
 800288a:	1b80      	subs	r0, r0, r6
 800288c:	2811      	cmp	r0, #17
 800288e:	d9f3      	bls.n	8002878 <HAL_RCC_OscConfig+0x2fc>
          return HAL_TIMEOUT;
 8002890:	2003      	movs	r0, #3
 8002892:	e194      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002894:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002898:	6813      	ldr	r3, [r2, #0]
 800289a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800289e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80028a0:	f7fe f87c 	bl	800099c <HAL_GetTick>
 80028a4:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80028a6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80028b0:	d0b5      	beq.n	800281e <HAL_RCC_OscConfig+0x2a2>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80028b2:	f7fe f873 	bl	800099c <HAL_GetTick>
 80028b6:	1b80      	subs	r0, r0, r6
 80028b8:	2802      	cmp	r0, #2
 80028ba:	d9f4      	bls.n	80028a6 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 80028bc:	2003      	movs	r0, #3
 80028be:	e17e      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80028c0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028c4:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80028c8:	f023 0301 	bic.w	r3, r3, #1
 80028cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
          tickstart = HAL_GetTick();
 80028d0:	f7fe f864 	bl	800099c <HAL_GetTick>
 80028d4:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 80028d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028de:	f013 0f02 	tst.w	r3, #2
 80028e2:	d0b4      	beq.n	800284e <HAL_RCC_OscConfig+0x2d2>
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028e4:	f7fe f85a 	bl	800099c <HAL_GetTick>
 80028e8:	1b80      	subs	r0, r0, r6
 80028ea:	2811      	cmp	r0, #17
 80028ec:	d9f3      	bls.n	80028d6 <HAL_RCC_OscConfig+0x35a>
              return HAL_TIMEOUT;
 80028ee:	2003      	movs	r0, #3
 80028f0:	e165      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 80028f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80028f6:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 80028fa:	f023 0301 	bic.w	r3, r3, #1
 80028fe:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002902:	f7fe f84b 	bl	800099c <HAL_GetTick>
 8002906:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002908:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800290c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002910:	f013 0f02 	tst.w	r3, #2
 8002914:	d006      	beq.n	8002924 <HAL_RCC_OscConfig+0x3a8>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002916:	f7fe f841 	bl	800099c <HAL_GetTick>
 800291a:	1b80      	subs	r0, r0, r6
 800291c:	2811      	cmp	r0, #17
 800291e:	d9f3      	bls.n	8002908 <HAL_RCC_OscConfig+0x38c>
          return HAL_TIMEOUT;
 8002920:	2003      	movs	r0, #3
 8002922:	e14c      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002924:	6823      	ldr	r3, [r4, #0]
 8002926:	f013 0f04 	tst.w	r3, #4
 800292a:	f000 80b8 	beq.w	8002a9e <HAL_RCC_OscConfig+0x522>
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800292e:	4b22      	ldr	r3, [pc, #136]	; (80029b8 <HAL_RCC_OscConfig+0x43c>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002936:	d110      	bne.n	800295a <HAL_RCC_OscConfig+0x3de>
      HAL_PWR_EnableBkUpAccess();
 8002938:	f7ff fc86 	bl	8002248 <HAL_PWR_EnableBkUpAccess>
      tickstart = HAL_GetTick();
 800293c:	f7fe f82e 	bl	800099c <HAL_GetTick>
 8002940:	4606      	mov	r6, r0
 8002942:	4b1d      	ldr	r3, [pc, #116]	; (80029b8 <HAL_RCC_OscConfig+0x43c>)
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f413 7f80 	tst.w	r3, #256	; 0x100
 800294a:	d106      	bne.n	800295a <HAL_RCC_OscConfig+0x3de>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800294c:	f7fe f826 	bl	800099c <HAL_GetTick>
 8002950:	1b80      	subs	r0, r0, r6
 8002952:	2802      	cmp	r0, #2
 8002954:	d9f5      	bls.n	8002942 <HAL_RCC_OscConfig+0x3c6>
          return HAL_TIMEOUT;
 8002956:	2003      	movs	r0, #3
 8002958:	e131      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800295a:	68e3      	ldr	r3, [r4, #12]
 800295c:	2b00      	cmp	r3, #0
 800295e:	d068      	beq.n	8002a32 <HAL_RCC_OscConfig+0x4b6>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8002960:	2b85      	cmp	r3, #133	; 0x85
 8002962:	d001      	beq.n	8002968 <HAL_RCC_OscConfig+0x3ec>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002964:	2b05      	cmp	r3, #5
 8002966:	d107      	bne.n	8002978 <HAL_RCC_OscConfig+0x3fc>
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002968:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800296c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002970:	f043 0304 	orr.w	r3, r3, #4
 8002974:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      tickstart = HAL_GetTick();
 8002978:	f7fe f810 	bl	800099c <HAL_GetTick>
 800297c:	4606      	mov	r6, r0
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800297e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002982:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002986:	f043 0301 	orr.w	r3, r3, #1
 800298a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800298e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002996:	f013 0f02 	tst.w	r3, #2
 800299a:	d10f      	bne.n	80029bc <HAL_RCC_OscConfig+0x440>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800299c:	f7fd fffe 	bl	800099c <HAL_GetTick>
 80029a0:	1b80      	subs	r0, r0, r6
 80029a2:	f241 3388 	movw	r3, #5000	; 0x1388
 80029a6:	4298      	cmp	r0, r3
 80029a8:	d9f1      	bls.n	800298e <HAL_RCC_OscConfig+0x412>
          return HAL_TIMEOUT;
 80029aa:	2003      	movs	r0, #3
 80029ac:	e107      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
 80029ae:	bf00      	nop
 80029b0:	20000028 	.word	0x20000028
 80029b4:	2000002c 	.word	0x2000002c
 80029b8:	58000400 	.word	0x58000400
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80029bc:	68e3      	ldr	r3, [r4, #12]
 80029be:	2b81      	cmp	r3, #129	; 0x81
 80029c0:	d001      	beq.n	80029c6 <HAL_RCC_OscConfig+0x44a>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80029c2:	2b85      	cmp	r3, #133	; 0x85
 80029c4:	d11a      	bne.n	80029fc <HAL_RCC_OscConfig+0x480>
        tickstart = HAL_GetTick();
 80029c6:	f7fd ffe9 	bl	800099c <HAL_GetTick>
 80029ca:	4606      	mov	r6, r0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80029cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80029d0:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80029d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80029dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80029e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80029e4:	f413 6f00 	tst.w	r3, #2048	; 0x800
 80029e8:	d159      	bne.n	8002a9e <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029ea:	f7fd ffd7 	bl	800099c <HAL_GetTick>
 80029ee:	1b80      	subs	r0, r0, r6
 80029f0:	f241 3388 	movw	r3, #5000	; 0x1388
 80029f4:	4298      	cmp	r0, r3
 80029f6:	d9f1      	bls.n	80029dc <HAL_RCC_OscConfig+0x460>
            return HAL_TIMEOUT;
 80029f8:	2003      	movs	r0, #3
 80029fa:	e0e0      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
        tickstart = HAL_GetTick();
 80029fc:	f7fd ffce 	bl	800099c <HAL_GetTick>
 8002a00:	4606      	mov	r6, r0
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002a02:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a06:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002a12:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a16:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a1a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002a1e:	d03e      	beq.n	8002a9e <HAL_RCC_OscConfig+0x522>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a20:	f7fd ffbc 	bl	800099c <HAL_GetTick>
 8002a24:	1b80      	subs	r0, r0, r6
 8002a26:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a2a:	4298      	cmp	r0, r3
 8002a2c:	d9f1      	bls.n	8002a12 <HAL_RCC_OscConfig+0x496>
            return HAL_TIMEOUT;
 8002a2e:	2003      	movs	r0, #3
 8002a30:	e0c5      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 8002a32:	f7fd ffb3 	bl	800099c <HAL_GetTick>
 8002a36:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002a38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a3c:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002a44:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002a48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a50:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002a54:	d008      	beq.n	8002a68 <HAL_RCC_OscConfig+0x4ec>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a56:	f7fd ffa1 	bl	800099c <HAL_GetTick>
 8002a5a:	1b80      	subs	r0, r0, r6
 8002a5c:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a60:	4298      	cmp	r0, r3
 8002a62:	d9f1      	bls.n	8002a48 <HAL_RCC_OscConfig+0x4cc>
          return HAL_TIMEOUT;
 8002a64:	2003      	movs	r0, #3
 8002a66:	e0aa      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
      tickstart = HAL_GetTick();
 8002a68:	f7fd ff98 	bl	800099c <HAL_GetTick>
 8002a6c:	4606      	mov	r6, r0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002a6e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002a72:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8002a76:	f023 0301 	bic.w	r3, r3, #1
 8002a7a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002a7e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002a86:	f013 0f02 	tst.w	r3, #2
 8002a8a:	d008      	beq.n	8002a9e <HAL_RCC_OscConfig+0x522>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a8c:	f7fd ff86 	bl	800099c <HAL_GetTick>
 8002a90:	1b80      	subs	r0, r0, r6
 8002a92:	f241 3388 	movw	r3, #5000	; 0x1388
 8002a96:	4298      	cmp	r0, r3
 8002a98:	d9f1      	bls.n	8002a7e <HAL_RCC_OscConfig+0x502>
          return HAL_TIMEOUT;
 8002a9a:	2003      	movs	r0, #3
 8002a9c:	e08f      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a9e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 808b 	beq.w	8002bbc <HAL_RCC_OscConfig+0x640>
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aa6:	2d0c      	cmp	r5, #12
 8002aa8:	d060      	beq.n	8002b6c <HAL_RCC_OscConfig+0x5f0>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d016      	beq.n	8002adc <HAL_RCC_OscConfig+0x560>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002aae:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ab2:	6813      	ldr	r3, [r2, #0]
 8002ab4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ab8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002aba:	f7fd ff6f 	bl	800099c <HAL_GetTick>
 8002abe:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002ac0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002aca:	d148      	bne.n	8002b5e <HAL_RCC_OscConfig+0x5e2>
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002acc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ad0:	68d1      	ldr	r1, [r2, #12]
 8002ad2:	4b41      	ldr	r3, [pc, #260]	; (8002bd8 <HAL_RCC_OscConfig+0x65c>)
 8002ad4:	400b      	ands	r3, r1
 8002ad6:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8002ad8:	2000      	movs	r0, #0
 8002ada:	e070      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8002adc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002ae0:	6813      	ldr	r3, [r2, #0]
 8002ae2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002ae6:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002ae8:	f7fd ff58 	bl	800099c <HAL_GetTick>
 8002aec:	4605      	mov	r5, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002aee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002af8:	d12a      	bne.n	8002b50 <HAL_RCC_OscConfig+0x5d4>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002afa:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002afe:	68d3      	ldr	r3, [r2, #12]
 8002b00:	4936      	ldr	r1, [pc, #216]	; (8002bdc <HAL_RCC_OscConfig+0x660>)
 8002b02:	4019      	ands	r1, r3
 8002b04:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002b06:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002b08:	4303      	orrs	r3, r0
 8002b0a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8002b0c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002b10:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002b12:	4303      	orrs	r3, r0
 8002b14:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002b16:	4303      	orrs	r3, r0
 8002b18:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8002b1a:	4303      	orrs	r3, r0
 8002b1c:	4319      	orrs	r1, r3
 8002b1e:	60d1      	str	r1, [r2, #12]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002b20:	6813      	ldr	r3, [r2, #0]
 8002b22:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002b26:	6013      	str	r3, [r2, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002b28:	68d3      	ldr	r3, [r2, #12]
 8002b2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b2e:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 8002b30:	f7fd ff34 	bl	800099c <HAL_GetTick>
 8002b34:	4604      	mov	r4, r0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002b36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8002b40:	d13e      	bne.n	8002bc0 <HAL_RCC_OscConfig+0x644>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b42:	f7fd ff2b 	bl	800099c <HAL_GetTick>
 8002b46:	1b00      	subs	r0, r0, r4
 8002b48:	280a      	cmp	r0, #10
 8002b4a:	d9f4      	bls.n	8002b36 <HAL_RCC_OscConfig+0x5ba>
            return HAL_TIMEOUT;
 8002b4c:	2003      	movs	r0, #3
 8002b4e:	e036      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b50:	f7fd ff24 	bl	800099c <HAL_GetTick>
 8002b54:	1b40      	subs	r0, r0, r5
 8002b56:	280a      	cmp	r0, #10
 8002b58:	d9c9      	bls.n	8002aee <HAL_RCC_OscConfig+0x572>
            return HAL_TIMEOUT;
 8002b5a:	2003      	movs	r0, #3
 8002b5c:	e02f      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b5e:	f7fd ff1d 	bl	800099c <HAL_GetTick>
 8002b62:	1b00      	subs	r0, r0, r4
 8002b64:	280a      	cmp	r0, #10
 8002b66:	d9ab      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x544>
            return HAL_TIMEOUT;
 8002b68:	2003      	movs	r0, #3
 8002b6a:	e028      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d029      	beq.n	8002bc4 <HAL_RCC_OscConfig+0x648>
        pll_config = RCC->PLLCFGR;
 8002b70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002b74:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8002b76:	f003 0103 	and.w	r1, r3, #3
 8002b7a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002b7c:	4291      	cmp	r1, r2
 8002b7e:	d123      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x64c>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8002b80:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002b84:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b86:	428a      	cmp	r2, r1
 8002b88:	d120      	bne.n	8002bcc <HAL_RCC_OscConfig+0x650>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8002b8a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002b8e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002b90:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8002b94:	d11c      	bne.n	8002bd0 <HAL_RCC_OscConfig+0x654>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8002b96:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
 8002b9a:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d119      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x658>
  return HAL_OK;
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	e00c      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
    return HAL_ERROR;
 8002ba4:	2001      	movs	r0, #1
}
 8002ba6:	4770      	bx	lr
        return HAL_ERROR;
 8002ba8:	2001      	movs	r0, #1
 8002baa:	e008      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
            return HAL_ERROR;
 8002bac:	2001      	movs	r0, #1
 8002bae:	e006      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 8002bb0:	2001      	movs	r0, #1
 8002bb2:	e004      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 8002bb4:	2001      	movs	r0, #1
 8002bb6:	e002      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 8002bb8:	2001      	movs	r0, #1
 8002bba:	e000      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
  return HAL_OK;
 8002bbc:	2000      	movs	r0, #0
}
 8002bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  return HAL_OK;
 8002bc0:	2000      	movs	r0, #0
 8002bc2:	e7fc      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
        return HAL_ERROR;
 8002bc4:	2001      	movs	r0, #1
 8002bc6:	e7fa      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
          return HAL_ERROR;
 8002bc8:	2001      	movs	r0, #1
 8002bca:	e7f8      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
 8002bcc:	2001      	movs	r0, #1
 8002bce:	e7f6      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
 8002bd0:	2001      	movs	r0, #1
 8002bd2:	e7f4      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
 8002bd4:	2001      	movs	r0, #1
 8002bd6:	e7f2      	b.n	8002bbe <HAL_RCC_OscConfig+0x642>
 8002bd8:	eefefffc 	.word	0xeefefffc
 8002bdc:	11c1808c 	.word	0x11c1808c

08002be0 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8002be0:	2800      	cmp	r0, #0
 8002be2:	f000 8127 	beq.w	8002e34 <HAL_RCC_ClockConfig+0x254>
{
 8002be6:	b570      	push	{r4, r5, r6, lr}
 8002be8:	460c      	mov	r4, r1
 8002bea:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002bec:	4b93      	ldr	r3, [pc, #588]	; (8002e3c <HAL_RCC_ClockConfig+0x25c>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0307 	and.w	r3, r3, #7
 8002bf4:	428b      	cmp	r3, r1
 8002bf6:	d32d      	bcc.n	8002c54 <HAL_RCC_ClockConfig+0x74>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002bf8:	682b      	ldr	r3, [r5, #0]
 8002bfa:	f013 0f02 	tst.w	r3, #2
 8002bfe:	d13f      	bne.n	8002c80 <HAL_RCC_ClockConfig+0xa0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	f013 0f20 	tst.w	r3, #32
 8002c06:	d153      	bne.n	8002cb0 <HAL_RCC_ClockConfig+0xd0>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8002c08:	682b      	ldr	r3, [r5, #0]
 8002c0a:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002c0e:	d16a      	bne.n	8002ce6 <HAL_RCC_ClockConfig+0x106>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c10:	682b      	ldr	r3, [r5, #0]
 8002c12:	f013 0f04 	tst.w	r3, #4
 8002c16:	f040 8083 	bne.w	8002d20 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c1a:	682b      	ldr	r3, [r5, #0]
 8002c1c:	f013 0f08 	tst.w	r3, #8
 8002c20:	f040 8097 	bne.w	8002d52 <HAL_RCC_ClockConfig+0x172>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002c24:	682b      	ldr	r3, [r5, #0]
 8002c26:	f013 0f01 	tst.w	r3, #1
 8002c2a:	f000 80de 	beq.w	8002dea <HAL_RCC_ClockConfig+0x20a>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c2e:	686b      	ldr	r3, [r5, #4]
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	f000 80a8 	beq.w	8002d86 <HAL_RCC_ClockConfig+0x1a6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c36:	2b03      	cmp	r3, #3
 8002c38:	f000 80ad 	beq.w	8002d96 <HAL_RCC_ClockConfig+0x1b6>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	f040 80b2 	bne.w	8002da6 <HAL_RCC_ClockConfig+0x1c6>
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8002c42:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002c46:	6812      	ldr	r2, [r2, #0]
 8002c48:	f012 0f02 	tst.w	r2, #2
 8002c4c:	f040 80b1 	bne.w	8002db2 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8002c50:	2001      	movs	r0, #1
 8002c52:	e0ee      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c54:	4a79      	ldr	r2, [pc, #484]	; (8002e3c <HAL_RCC_ClockConfig+0x25c>)
 8002c56:	6813      	ldr	r3, [r2, #0]
 8002c58:	f023 0307 	bic.w	r3, r3, #7
 8002c5c:	430b      	orrs	r3, r1
 8002c5e:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002c60:	f7fd fe9c 	bl	800099c <HAL_GetTick>
 8002c64:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c66:	4b75      	ldr	r3, [pc, #468]	; (8002e3c <HAL_RCC_ClockConfig+0x25c>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0307 	and.w	r3, r3, #7
 8002c6e:	42a3      	cmp	r3, r4
 8002c70:	d0c2      	beq.n	8002bf8 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002c72:	f7fd fe93 	bl	800099c <HAL_GetTick>
 8002c76:	1b80      	subs	r0, r0, r6
 8002c78:	2802      	cmp	r0, #2
 8002c7a:	d9f4      	bls.n	8002c66 <HAL_RCC_ClockConfig+0x86>
        return HAL_TIMEOUT;
 8002c7c:	2003      	movs	r0, #3
 8002c7e:	e0d8      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002c80:	68ab      	ldr	r3, [r5, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002c82:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002c86:	688a      	ldr	r2, [r1, #8]
 8002c88:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002c90:	f7fd fe84 	bl	800099c <HAL_GetTick>
 8002c94:	4606      	mov	r6, r0
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8002c96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002c9a:	689b      	ldr	r3, [r3, #8]
 8002c9c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002ca0:	d1ae      	bne.n	8002c00 <HAL_RCC_ClockConfig+0x20>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002ca2:	f7fd fe7b 	bl	800099c <HAL_GetTick>
 8002ca6:	1b80      	subs	r0, r0, r6
 8002ca8:	2802      	cmp	r0, #2
 8002caa:	d9f4      	bls.n	8002c96 <HAL_RCC_ClockConfig+0xb6>
        return HAL_TIMEOUT;
 8002cac:	2003      	movs	r0, #3
 8002cae:	e0c0      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002cb0:	696b      	ldr	r3, [r5, #20]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8002cb2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002cb6:	f8d1 2108 	ldr.w	r2, [r1, #264]	; 0x108
 8002cba:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
    tickstart = HAL_GetTick();
 8002cc4:	f7fd fe6a 	bl	800099c <HAL_GetTick>
 8002cc8:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 8002cca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002cce:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002cd2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002cd6:	d197      	bne.n	8002c08 <HAL_RCC_ClockConfig+0x28>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002cd8:	f7fd fe60 	bl	800099c <HAL_GetTick>
 8002cdc:	1b80      	subs	r0, r0, r6
 8002cde:	2802      	cmp	r0, #2
 8002ce0:	d9f3      	bls.n	8002cca <HAL_RCC_ClockConfig+0xea>
        return HAL_TIMEOUT;
 8002ce2:	2003      	movs	r0, #3
 8002ce4:	e0a5      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8002ce6:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8002ce8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002cec:	f8d2 3108 	ldr.w	r3, [r2, #264]	; 0x108
 8002cf0:	f023 030f 	bic.w	r3, r3, #15
 8002cf4:	ea43 1311 	orr.w	r3, r3, r1, lsr #4
 8002cf8:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    tickstart = HAL_GetTick();
 8002cfc:	f7fd fe4e 	bl	800099c <HAL_GetTick>
 8002d00:	4606      	mov	r6, r0
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002d02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d06:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002d0a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002d0e:	f47f af7f 	bne.w	8002c10 <HAL_RCC_ClockConfig+0x30>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002d12:	f7fd fe43 	bl	800099c <HAL_GetTick>
 8002d16:	1b80      	subs	r0, r0, r6
 8002d18:	2802      	cmp	r0, #2
 8002d1a:	d9f2      	bls.n	8002d02 <HAL_RCC_ClockConfig+0x122>
        return HAL_TIMEOUT;
 8002d1c:	2003      	movs	r0, #3
 8002d1e:	e088      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8002d20:	68eb      	ldr	r3, [r5, #12]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002d22:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d26:	688a      	ldr	r2, [r1, #8]
 8002d28:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002d30:	f7fd fe34 	bl	800099c <HAL_GetTick>
 8002d34:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8002d36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002d40:	f47f af6b 	bne.w	8002c1a <HAL_RCC_ClockConfig+0x3a>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002d44:	f7fd fe2a 	bl	800099c <HAL_GetTick>
 8002d48:	1b80      	subs	r0, r0, r6
 8002d4a:	2802      	cmp	r0, #2
 8002d4c:	d9f3      	bls.n	8002d36 <HAL_RCC_ClockConfig+0x156>
        return HAL_TIMEOUT;
 8002d4e:	2003      	movs	r0, #3
 8002d50:	e06f      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8002d52:	6929      	ldr	r1, [r5, #16]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8002d54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d58:	6893      	ldr	r3, [r2, #8]
 8002d5a:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002d5e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002d62:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8002d64:	f7fd fe1a 	bl	800099c <HAL_GetTick>
 8002d68:	4606      	mov	r6, r0
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8002d6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d6e:	689b      	ldr	r3, [r3, #8]
 8002d70:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002d74:	f47f af56 	bne.w	8002c24 <HAL_RCC_ClockConfig+0x44>
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002d78:	f7fd fe10 	bl	800099c <HAL_GetTick>
 8002d7c:	1b80      	subs	r0, r0, r6
 8002d7e:	2802      	cmp	r0, #2
 8002d80:	d9f3      	bls.n	8002d6a <HAL_RCC_ClockConfig+0x18a>
        return HAL_TIMEOUT;
 8002d82:	2003      	movs	r0, #3
 8002d84:	e055      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002d86:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d8a:	6812      	ldr	r2, [r2, #0]
 8002d8c:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8002d90:	d10f      	bne.n	8002db2 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8002d92:	2001      	movs	r0, #1
 8002d94:	e04d      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8002d96:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8002da0:	d107      	bne.n	8002db2 <HAL_RCC_ClockConfig+0x1d2>
        return HAL_ERROR;
 8002da2:	2001      	movs	r0, #1
 8002da4:	e045      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002da6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8002daa:	6812      	ldr	r2, [r2, #0]
 8002dac:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8002db0:	d042      	beq.n	8002e38 <HAL_RCC_ClockConfig+0x258>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8002db2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002db6:	688a      	ldr	r2, [r1, #8]
 8002db8:	f022 0203 	bic.w	r2, r2, #3
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8002dc0:	f7fd fdec 	bl	800099c <HAL_GetTick>
 8002dc4:	4606      	mov	r6, r0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002dc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f003 030c 	and.w	r3, r3, #12
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002dd0:	686a      	ldr	r2, [r5, #4]
 8002dd2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002dd6:	d008      	beq.n	8002dea <HAL_RCC_ClockConfig+0x20a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002dd8:	f7fd fde0 	bl	800099c <HAL_GetTick>
 8002ddc:	1b80      	subs	r0, r0, r6
 8002dde:	f241 3388 	movw	r3, #5000	; 0x1388
 8002de2:	4298      	cmp	r0, r3
 8002de4:	d9ef      	bls.n	8002dc6 <HAL_RCC_ClockConfig+0x1e6>
        return HAL_TIMEOUT;
 8002de6:	2003      	movs	r0, #3
 8002de8:	e023      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dea:	4b14      	ldr	r3, [pc, #80]	; (8002e3c <HAL_RCC_ClockConfig+0x25c>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	42a3      	cmp	r3, r4
 8002df4:	d915      	bls.n	8002e22 <HAL_RCC_ClockConfig+0x242>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df6:	4a11      	ldr	r2, [pc, #68]	; (8002e3c <HAL_RCC_ClockConfig+0x25c>)
 8002df8:	6813      	ldr	r3, [r2, #0]
 8002dfa:	f023 0307 	bic.w	r3, r3, #7
 8002dfe:	4323      	orrs	r3, r4
 8002e00:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002e02:	f7fd fdcb 	bl	800099c <HAL_GetTick>
 8002e06:	4605      	mov	r5, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e08:	4b0c      	ldr	r3, [pc, #48]	; (8002e3c <HAL_RCC_ClockConfig+0x25c>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	42a3      	cmp	r3, r4
 8002e12:	d006      	beq.n	8002e22 <HAL_RCC_ClockConfig+0x242>
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002e14:	f7fd fdc2 	bl	800099c <HAL_GetTick>
 8002e18:	1b40      	subs	r0, r0, r5
 8002e1a:	2802      	cmp	r0, #2
 8002e1c:	d9f4      	bls.n	8002e08 <HAL_RCC_ClockConfig+0x228>
        return HAL_TIMEOUT;
 8002e1e:	2003      	movs	r0, #3
 8002e20:	e007      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002e22:	f7ff fb9b 	bl	800255c <HAL_RCC_GetHCLKFreq>
 8002e26:	4b06      	ldr	r3, [pc, #24]	; (8002e40 <HAL_RCC_ClockConfig+0x260>)
 8002e28:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8002e2a:	4b06      	ldr	r3, [pc, #24]	; (8002e44 <HAL_RCC_ClockConfig+0x264>)
 8002e2c:	6818      	ldr	r0, [r3, #0]
 8002e2e:	f7fd fdb3 	bl	8000998 <HAL_InitTick>
}
 8002e32:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8002e34:	2001      	movs	r0, #1
}
 8002e36:	4770      	bx	lr
        return HAL_ERROR;
 8002e38:	2001      	movs	r0, #1
 8002e3a:	e7fa      	b.n	8002e32 <HAL_RCC_ClockConfig+0x252>
 8002e3c:	58004000 	.word	0x58004000
 8002e40:	20000028 	.word	0x20000028
 8002e44:	2000002c 	.word	0x2000002c

08002e48 <HAL_RCC_GetPCLK1Freq>:
{
 8002e48:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002e4a:	f7ff fb87 	bl	800255c <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002e4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002e58:	4a02      	ldr	r2, [pc, #8]	; (8002e64 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002e5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002e5e:	40d8      	lsrs	r0, r3
 8002e60:	bd08      	pop	{r3, pc}
 8002e62:	bf00      	nop
 8002e64:	080096b4 	.word	0x080096b4

08002e68 <HAL_RCC_GetPCLK2Freq>:
{
 8002e68:	b508      	push	{r3, lr}
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8002e6a:	f7ff fb77 	bl	800255c <HAL_RCC_GetHCLKFreq>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002e6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e72:	689b      	ldr	r3, [r3, #8]
 8002e74:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002e78:	4a02      	ldr	r2, [pc, #8]	; (8002e84 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 8002e7e:	40d8      	lsrs	r0, r3
 8002e80:	bd08      	pop	{r3, pc}
 8002e82:	bf00      	nop
 8002e84:	080096b4 	.word	0x080096b4

08002e88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e88:	b570      	push	{r4, r5, r6, lr}
 8002e8a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002e8c:	6803      	ldr	r3, [r0, #0]
 8002e8e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8002e92:	f040 80ab 	bne.w	8002fec <HAL_RCCEx_PeriphCLKConfig+0x164>
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8002e96:	2500      	movs	r5, #0
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e98:	6823      	ldr	r3, [r4, #0]
 8002e9a:	f013 0f01 	tst.w	r3, #1
 8002e9e:	d00a      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ea0:	6862      	ldr	r2, [r4, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8002ea2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ea6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002eaa:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8002eae:	b292      	uxth	r2, r2
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002eb6:	6823      	ldr	r3, [r4, #0]
 8002eb8:	f013 0f02 	tst.w	r3, #2
 8002ebc:	d00a      	beq.n	8002ed4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ebe:	68a2      	ldr	r2, [r4, #8]
 8002ec0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ec4:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002ec8:	ea23 4312 	bic.w	r3, r3, r2, lsr #16
 8002ecc:	b292      	uxth	r2, r2
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ed4:	6823      	ldr	r3, [r4, #0]
 8002ed6:	f013 0f20 	tst.w	r3, #32
 8002eda:	d009      	beq.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002edc:	6923      	ldr	r3, [r4, #16]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8002ede:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ee2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002ee6:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002eea:	4313      	orrs	r3, r2
 8002eec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002ef0:	6823      	ldr	r3, [r4, #0]
 8002ef2:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002ef6:	d00c      	beq.n	8002f12 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002ef8:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8002efa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002efe:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002f02:	0c02      	lsrs	r2, r0, #16
 8002f04:	0412      	lsls	r2, r2, #16
 8002f06:	ea23 0302 	bic.w	r3, r3, r2
 8002f0a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002f0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f12:	6823      	ldr	r3, [r4, #0]
 8002f14:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002f18:	d00c      	beq.n	8002f34 <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f1a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8002f1c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f20:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002f24:	0c02      	lsrs	r2, r0, #16
 8002f26:	0412      	lsls	r2, r2, #16
 8002f28:	ea23 0302 	bic.w	r3, r3, r2
 8002f2c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002f30:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8002f34:	6823      	ldr	r3, [r4, #0]
 8002f36:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8002f3a:	d00c      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8002f3c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8002f3e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f42:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002f46:	0c02      	lsrs	r2, r0, #16
 8002f48:	0412      	lsls	r2, r2, #16
 8002f4a:	ea23 0302 	bic.w	r3, r3, r2
 8002f4e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8002f52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f56:	6823      	ldr	r3, [r4, #0]
 8002f58:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002f5c:	f040 809e 	bne.w	800309c <HAL_RCCEx_PeriphCLKConfig+0x214>
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f60:	6823      	ldr	r3, [r4, #0]
 8002f62:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002f66:	f040 80aa 	bne.w	80030be <HAL_RCCEx_PeriphCLKConfig+0x236>
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f6a:	6823      	ldr	r3, [r4, #0]
 8002f6c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002f70:	f040 80b6 	bne.w	80030e0 <HAL_RCCEx_PeriphCLKConfig+0x258>
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8002f74:	6823      	ldr	r3, [r4, #0]
 8002f76:	f013 0f10 	tst.w	r3, #16
 8002f7a:	d00e      	beq.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x112>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8002f7c:	68e3      	ldr	r3, [r4, #12]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8002f7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002f82:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002f86:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002f8a:	4313      	orrs	r3, r2
 8002f8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8002f90:	68e3      	ldr	r3, [r4, #12]
 8002f92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f96:	f000 80b4 	beq.w	8003102 <HAL_RCCEx_PeriphCLKConfig+0x27a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002f9a:	6823      	ldr	r3, [r4, #0]
 8002f9c:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002fa0:	d00f      	beq.n	8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002fa2:	6b23      	ldr	r3, [r4, #48]	; 0x30
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8002fa4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fa8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002fac:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8002fb0:	4313      	orrs	r3, r2
 8002fb2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002fb6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002fb8:	b91b      	cbnz	r3, 8002fc2 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8002fba:	68cb      	ldr	r3, [r1, #12]
 8002fbc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002fc0:	60cb      	str	r3, [r1, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002fc2:	6823      	ldr	r3, [r4, #0]
 8002fc4:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8002fc8:	d00e      	beq.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002fca:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8002fcc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002fd0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002fd4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8002fde:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002fe0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002fe4:	f000 8092 	beq.w	800310c <HAL_RCCEx_PeriphCLKConfig+0x284>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
    }
  }

  return status;
}
 8002fe8:	4628      	mov	r0, r5
 8002fea:	bd70      	pop	{r4, r5, r6, pc}
    HAL_PWR_EnableBkUpAccess();
 8002fec:	f7ff f92c 	bl	8002248 <HAL_PWR_EnableBkUpAccess>
    tickstart = HAL_GetTick();
 8002ff0:	f7fd fcd4 	bl	800099c <HAL_GetTick>
 8002ff4:	4605      	mov	r5, r0
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8002ff6:	4b48      	ldr	r3, [pc, #288]	; (8003118 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f413 7f80 	tst.w	r3, #256	; 0x100
 8002ffe:	d106      	bne.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x186>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003000:	f7fd fccc 	bl	800099c <HAL_GetTick>
 8003004:	1b40      	subs	r0, r0, r5
 8003006:	2802      	cmp	r0, #2
 8003008:	d9f5      	bls.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
        ret = HAL_TIMEOUT;
 800300a:	2503      	movs	r5, #3
 800300c:	e000      	b.n	8003010 <HAL_RCCEx_PeriphCLKConfig+0x188>
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 800300e:	2500      	movs	r5, #0
    if (ret == HAL_OK)
 8003010:	2d00      	cmp	r5, #0
 8003012:	f47f af41 	bne.w	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x10>
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003016:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800301e:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8003022:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003024:	429a      	cmp	r2, r3
 8003026:	d024      	beq.n	8003072 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003028:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800302c:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003030:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003034:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8003038:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 800303c:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8003040:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8003044:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003048:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800304c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8003050:	f012 0f02 	tst.w	r2, #2
 8003054:	d10f      	bne.n	8003076 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
      if (ret == HAL_OK)
 8003056:	2d00      	cmp	r5, #0
 8003058:	f47f af1e 	bne.w	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x10>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800305c:	6b63      	ldr	r3, [r4, #52]	; 0x34
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800305e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8003062:	f8d1 2090 	ldr.w	r2, [r1, #144]	; 0x90
 8003066:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800306a:	4313      	orrs	r3, r2
 800306c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8003070:	e712      	b.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x10>
  uint32_t tmpregister = 0;
 8003072:	2200      	movs	r2, #0
 8003074:	e7ec      	b.n	8003050 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
        tickstart = HAL_GetTick();
 8003076:	f7fd fc91 	bl	800099c <HAL_GetTick>
 800307a:	4606      	mov	r6, r0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800307c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003084:	f013 0f02 	tst.w	r3, #2
 8003088:	d1e5      	bne.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800308a:	f7fd fc87 	bl	800099c <HAL_GetTick>
 800308e:	1b80      	subs	r0, r0, r6
 8003090:	f241 3388 	movw	r3, #5000	; 0x1388
 8003094:	4298      	cmp	r0, r3
 8003096:	d9f1      	bls.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
            ret = HAL_TIMEOUT;
 8003098:	2503      	movs	r5, #3
 800309a:	e7dc      	b.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800309c:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800309e:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 80030a2:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80030a6:	0919      	lsrs	r1, r3, #4
 80030a8:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 80030ac:	ea22 0201 	bic.w	r2, r2, r1
 80030b0:	011b      	lsls	r3, r3, #4
 80030b2:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80030b6:	4313      	orrs	r3, r2
 80030b8:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 80030bc:	e750      	b.n	8002f60 <HAL_RCCEx_PeriphCLKConfig+0xd8>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030be:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80030c0:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 80030c4:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80030c8:	0919      	lsrs	r1, r3, #4
 80030ca:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 80030ce:	ea22 0201 	bic.w	r2, r2, r1
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80030d8:	4313      	orrs	r3, r2
 80030da:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 80030de:	e744      	b.n	8002f6a <HAL_RCCEx_PeriphCLKConfig+0xe2>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030e0:	69e3      	ldr	r3, [r4, #28]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 80030e2:	f04f 40b0 	mov.w	r0, #1476395008	; 0x58000000
 80030e6:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 80030ea:	0919      	lsrs	r1, r3, #4
 80030ec:	f401 217f 	and.w	r1, r1, #1044480	; 0xff000
 80030f0:	ea22 0201 	bic.w	r2, r2, r1
 80030f4:	011b      	lsls	r3, r3, #4
 80030f6:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8003100:	e738      	b.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0xec>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8003102:	68cb      	ldr	r3, [r1, #12]
 8003104:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003108:	60cb      	str	r3, [r1, #12]
 800310a:	e746      	b.n	8002f9a <HAL_RCCEx_PeriphCLKConfig+0x112>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800310c:	68cb      	ldr	r3, [r1, #12]
 800310e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003112:	60cb      	str	r3, [r1, #12]
 8003114:	e768      	b.n	8002fe8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8003116:	bf00      	nop
 8003118:	58000400 	.word	0x58000400

0800311c <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800311c:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800311e:	f890 202c 	ldrb.w	r2, [r0, #44]	; 0x2c
 8003122:	2a01      	cmp	r2, #1
 8003124:	d035      	beq.n	8003192 <HAL_RTC_DeactivateAlarm+0x76>
 8003126:	2201      	movs	r2, #1
 8003128:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800312c:	2202      	movs	r2, #2
 800312e:	f880 202d 	strb.w	r2, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003132:	4a19      	ldr	r2, [pc, #100]	; (8003198 <HAL_RTC_DeactivateAlarm+0x7c>)
 8003134:	20ca      	movs	r0, #202	; 0xca
 8003136:	6250      	str	r0, [r2, #36]	; 0x24
 8003138:	2053      	movs	r0, #83	; 0x53
 800313a:	6250      	str	r0, [r2, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800313c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8003140:	d018      	beq.n	8003174 <HAL_RTC_DeactivateAlarm+0x58>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003142:	4a15      	ldr	r2, [pc, #84]	; (8003198 <HAL_RTC_DeactivateAlarm+0x7c>)
 8003144:	6991      	ldr	r1, [r2, #24]
 8003146:	f421 5108 	bic.w	r1, r1, #8704	; 0x2200
 800314a:	6191      	str	r1, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800314c:	6cd1      	ldr	r1, [r2, #76]	; 0x4c
 800314e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003152:	64d1      	str	r1, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8003154:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003156:	f021 0102 	bic.w	r1, r1, #2
 800315a:	6319      	str	r1, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800315c:	2102      	movs	r1, #2
 800315e:	65d1      	str	r1, [r2, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003160:	4a0d      	ldr	r2, [pc, #52]	; (8003198 <HAL_RTC_DeactivateAlarm+0x7c>)
 8003162:	21ff      	movs	r1, #255	; 0xff
 8003164:	6251      	str	r1, [r2, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003166:	2201      	movs	r2, #1
 8003168:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800316c:	2000      	movs	r0, #0
 800316e:	f883 002c 	strb.w	r0, [r3, #44]	; 0x2c

  return HAL_OK;
 8003172:	4770      	bx	lr
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003174:	6991      	ldr	r1, [r2, #24]
 8003176:	f421 5188 	bic.w	r1, r1, #4352	; 0x1100
 800317a:	6191      	str	r1, [r2, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800317c:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800317e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003182:	6451      	str	r1, [r2, #68]	; 0x44
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8003184:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003186:	f021 0101 	bic.w	r1, r1, #1
 800318a:	6319      	str	r1, [r3, #48]	; 0x30
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800318c:	2101      	movs	r1, #1
 800318e:	65d1      	str	r1, [r2, #92]	; 0x5c
 8003190:	e7e6      	b.n	8003160 <HAL_RTC_DeactivateAlarm+0x44>
  __HAL_LOCK(hrtc);
 8003192:	2002      	movs	r0, #2
}
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40002800 	.word	0x40002800

0800319c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800319c:	b538      	push	{r3, r4, r5, lr}
 800319e:	4604      	mov	r4, r0
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 80031a0:	4b0d      	ldr	r3, [pc, #52]	; (80031d8 <HAL_RTC_AlarmIRQHandler+0x3c>)
 80031a2:	6d5d      	ldr	r5, [r3, #84]	; 0x54
 80031a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80031a6:	401d      	ands	r5, r3

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 80031a8:	f015 0f01 	tst.w	r5, #1
 80031ac:	d106      	bne.n	80031bc <HAL_RTC_AlarmIRQHandler+0x20>
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80031ae:	f015 0f02 	tst.w	r5, #2
 80031b2:	d109      	bne.n	80031c8 <HAL_RTC_AlarmIRQHandler+0x2c>
    HAL_RTCEx_AlarmBEventCallback(hrtc);
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80031b4:	2301      	movs	r3, #1
 80031b6:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 80031ba:	bd38      	pop	{r3, r4, r5, pc}
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80031bc:	4b06      	ldr	r3, [pc, #24]	; (80031d8 <HAL_RTC_AlarmIRQHandler+0x3c>)
 80031be:	2201      	movs	r2, #1
 80031c0:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTC_AlarmAEventCallback(hrtc);
 80031c2:	f7fd fdd3 	bl	8000d6c <HAL_RTC_AlarmAEventCallback>
 80031c6:	e7f2      	b.n	80031ae <HAL_RTC_AlarmIRQHandler+0x12>
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80031c8:	4b03      	ldr	r3, [pc, #12]	; (80031d8 <HAL_RTC_AlarmIRQHandler+0x3c>)
 80031ca:	2202      	movs	r2, #2
 80031cc:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80031ce:	4620      	mov	r0, r4
 80031d0:	f000 f9ec 	bl	80035ac <HAL_RTCEx_AlarmBEventCallback>
 80031d4:	e7ee      	b.n	80031b4 <HAL_RTC_AlarmIRQHandler+0x18>
 80031d6:	bf00      	nop
 80031d8:	40002800 	.word	0x40002800

080031dc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80031dc:	b510      	push	{r4, lr}
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 80031de:	4a0b      	ldr	r2, [pc, #44]	; (800320c <HAL_RTC_WaitForSynchro+0x30>)
 80031e0:	68d3      	ldr	r3, [r2, #12]
 80031e2:	f023 0320 	bic.w	r3, r3, #32
 80031e6:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80031e8:	f7fd fbd8 	bl	800099c <HAL_GetTick>
 80031ec:	4604      	mov	r4, r0

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80031ee:	4b07      	ldr	r3, [pc, #28]	; (800320c <HAL_RTC_WaitForSynchro+0x30>)
 80031f0:	68db      	ldr	r3, [r3, #12]
 80031f2:	f013 0f20 	tst.w	r3, #32
 80031f6:	d107      	bne.n	8003208 <HAL_RTC_WaitForSynchro+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80031f8:	f7fd fbd0 	bl	800099c <HAL_GetTick>
 80031fc:	1b00      	subs	r0, r0, r4
 80031fe:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8003202:	d9f4      	bls.n	80031ee <HAL_RTC_WaitForSynchro+0x12>
    {
      return HAL_TIMEOUT;
 8003204:	2003      	movs	r0, #3
 8003206:	e000      	b.n	800320a <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8003208:	2000      	movs	r0, #0
}
 800320a:	bd10      	pop	{r4, pc}
 800320c:	40002800 	.word	0x40002800

08003210 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003210:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8003212:	4b11      	ldr	r3, [pc, #68]	; (8003258 <RTC_EnterInitMode+0x48>)
 8003214:	68db      	ldr	r3, [r3, #12]
 8003216:	f013 0f40 	tst.w	r3, #64	; 0x40
 800321a:	d002      	beq.n	8003222 <RTC_EnterInitMode+0x12>
  HAL_StatusTypeDef status = HAL_OK;
 800321c:	2400      	movs	r4, #0
      }
    }
  }

  return status;
}
 800321e:	4620      	mov	r0, r4
 8003220:	bd70      	pop	{r4, r5, r6, pc}
 8003222:	4606      	mov	r6, r0
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003224:	4a0c      	ldr	r2, [pc, #48]	; (8003258 <RTC_EnterInitMode+0x48>)
 8003226:	68d3      	ldr	r3, [r2, #12]
 8003228:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800322c:	60d3      	str	r3, [r2, #12]
    tickstart = HAL_GetTick();
 800322e:	f7fd fbb5 	bl	800099c <HAL_GetTick>
 8003232:	4605      	mov	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 8003234:	2400      	movs	r4, #0
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8003236:	4b08      	ldr	r3, [pc, #32]	; (8003258 <RTC_EnterInitMode+0x48>)
 8003238:	68db      	ldr	r3, [r3, #12]
 800323a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800323e:	d1ee      	bne.n	800321e <RTC_EnterInitMode+0xe>
 8003240:	2c03      	cmp	r4, #3
 8003242:	d0ec      	beq.n	800321e <RTC_EnterInitMode+0xe>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8003244:	f7fd fbaa 	bl	800099c <HAL_GetTick>
 8003248:	1b43      	subs	r3, r0, r5
 800324a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800324e:	d9f2      	bls.n	8003236 <RTC_EnterInitMode+0x26>
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003250:	2403      	movs	r4, #3
 8003252:	f886 402d 	strb.w	r4, [r6, #45]	; 0x2d
 8003256:	e7ee      	b.n	8003236 <RTC_EnterInitMode+0x26>
 8003258:	40002800 	.word	0x40002800

0800325c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800325c:	b510      	push	{r4, lr}
 800325e:	4604      	mov	r4, r0
  HAL_StatusTypeDef status = HAL_OK;

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8003260:	4b10      	ldr	r3, [pc, #64]	; (80032a4 <RTC_ExitInitMode+0x48>)
 8003262:	68da      	ldr	r2, [r3, #12]
 8003264:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003268:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800326a:	699b      	ldr	r3, [r3, #24]
 800326c:	f013 0f20 	tst.w	r3, #32
 8003270:	d106      	bne.n	8003280 <RTC_ExitInitMode+0x24>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8003272:	f7ff ffb3 	bl	80031dc <HAL_RTC_WaitForSynchro>
 8003276:	b198      	cbz	r0, 80032a0 <RTC_ExitInitMode+0x44>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003278:	2003      	movs	r0, #3
 800327a:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800327e:	e00f      	b.n	80032a0 <RTC_ExitInitMode+0x44>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003280:	4a08      	ldr	r2, [pc, #32]	; (80032a4 <RTC_ExitInitMode+0x48>)
 8003282:	6993      	ldr	r3, [r2, #24]
 8003284:	f023 0320 	bic.w	r3, r3, #32
 8003288:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800328a:	f7ff ffa7 	bl	80031dc <HAL_RTC_WaitForSynchro>
 800328e:	b110      	cbz	r0, 8003296 <RTC_ExitInitMode+0x3a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8003290:	2003      	movs	r0, #3
 8003292:	f884 002d 	strb.w	r0, [r4, #45]	; 0x2d
      status = HAL_TIMEOUT;
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8003296:	4a03      	ldr	r2, [pc, #12]	; (80032a4 <RTC_ExitInitMode+0x48>)
 8003298:	6993      	ldr	r3, [r2, #24]
 800329a:	f043 0320 	orr.w	r3, r3, #32
 800329e:	6193      	str	r3, [r2, #24]
  }

  return status;
}
 80032a0:	bd10      	pop	{r4, pc}
 80032a2:	bf00      	nop
 80032a4:	40002800 	.word	0x40002800

080032a8 <HAL_RTC_Init>:
  if (hrtc != NULL)
 80032a8:	2800      	cmp	r0, #0
 80032aa:	d052      	beq.n	8003352 <HAL_RTC_Init+0xaa>
{
 80032ac:	b538      	push	{r3, r4, r5, lr}
 80032ae:	4604      	mov	r4, r0
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80032b0:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 80032b4:	b163      	cbz	r3, 80032d0 <HAL_RTC_Init+0x28>
    hrtc->State = HAL_RTC_STATE_BUSY;
 80032b6:	2302      	movs	r3, #2
 80032b8:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80032bc:	4b26      	ldr	r3, [pc, #152]	; (8003358 <HAL_RTC_Init+0xb0>)
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	f013 0f10 	tst.w	r3, #16
 80032c4:	d009      	beq.n	80032da <HAL_RTC_Init+0x32>
      status = HAL_OK;
 80032c6:	2000      	movs	r0, #0
      hrtc->State = HAL_RTC_STATE_READY;
 80032c8:	2301      	movs	r3, #1
 80032ca:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 80032ce:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Lock = HAL_UNLOCKED;
 80032d0:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
      HAL_RTC_MspInit(hrtc);
 80032d4:	f7fd fa48 	bl	8000768 <HAL_RTC_MspInit>
 80032d8:	e7ed      	b.n	80032b6 <HAL_RTC_Init+0xe>
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80032da:	4b1f      	ldr	r3, [pc, #124]	; (8003358 <HAL_RTC_Init+0xb0>)
 80032dc:	22ca      	movs	r2, #202	; 0xca
 80032de:	625a      	str	r2, [r3, #36]	; 0x24
 80032e0:	2253      	movs	r2, #83	; 0x53
 80032e2:	625a      	str	r2, [r3, #36]	; 0x24
      status = RTC_EnterInitMode(hrtc);
 80032e4:	4620      	mov	r0, r4
 80032e6:	f7ff ff93 	bl	8003210 <RTC_EnterInitMode>
      if (status == HAL_OK)
 80032ea:	b128      	cbz	r0, 80032f8 <HAL_RTC_Init+0x50>
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80032ec:	4b1a      	ldr	r3, [pc, #104]	; (8003358 <HAL_RTC_Init+0xb0>)
 80032ee:	22ff      	movs	r2, #255	; 0xff
 80032f0:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 80032f2:	2800      	cmp	r0, #0
 80032f4:	d1eb      	bne.n	80032ce <HAL_RTC_Init+0x26>
 80032f6:	e7e7      	b.n	80032c8 <HAL_RTC_Init+0x20>
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80032f8:	4b17      	ldr	r3, [pc, #92]	; (8003358 <HAL_RTC_Init+0xb0>)
 80032fa:	699a      	ldr	r2, [r3, #24]
 80032fc:	f022 628e 	bic.w	r2, r2, #74448896	; 0x4700000
 8003300:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003304:	619a      	str	r2, [r3, #24]
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8003306:	6999      	ldr	r1, [r3, #24]
 8003308:	6862      	ldr	r2, [r4, #4]
 800330a:	6920      	ldr	r0, [r4, #16]
 800330c:	4302      	orrs	r2, r0
 800330e:	69a0      	ldr	r0, [r4, #24]
 8003310:	4302      	orrs	r2, r0
 8003312:	430a      	orrs	r2, r1
 8003314:	619a      	str	r2, [r3, #24]
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8003316:	68e2      	ldr	r2, [r4, #12]
 8003318:	68a1      	ldr	r1, [r4, #8]
 800331a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800331e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8003320:	68da      	ldr	r2, [r3, #12]
 8003322:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
 8003326:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003328:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800332a:	4301      	orrs	r1, r0
 800332c:	430a      	orrs	r2, r1
 800332e:	60da      	str	r2, [r3, #12]
        status = RTC_ExitInitMode(hrtc);
 8003330:	4620      	mov	r0, r4
 8003332:	f7ff ff93 	bl	800325c <RTC_ExitInitMode>
        if (status == HAL_OK)
 8003336:	2800      	cmp	r0, #0
 8003338:	d1d8      	bne.n	80032ec <HAL_RTC_Init+0x44>
          MODIFY_REG(RTC->CR, \
 800333a:	4907      	ldr	r1, [pc, #28]	; (8003358 <HAL_RTC_Init+0xb0>)
 800333c:	698b      	ldr	r3, [r1, #24]
 800333e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8003342:	6a22      	ldr	r2, [r4, #32]
 8003344:	69e5      	ldr	r5, [r4, #28]
 8003346:	432a      	orrs	r2, r5
 8003348:	6965      	ldr	r5, [r4, #20]
 800334a:	432a      	orrs	r2, r5
 800334c:	4313      	orrs	r3, r2
 800334e:	618b      	str	r3, [r1, #24]
 8003350:	e7cc      	b.n	80032ec <HAL_RTC_Init+0x44>
  HAL_StatusTypeDef status = HAL_ERROR;
 8003352:	2001      	movs	r0, #1
}
 8003354:	4770      	bx	lr
 8003356:	bf00      	nop
 8003358:	40002800 	.word	0x40002800

0800335c <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 800335c:	2300      	movs	r3, #0
  uint8_t tmp_Value = Value;

  while (tmp_Value >= 10U)
 800335e:	e002      	b.n	8003366 <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8003360:	3301      	adds	r3, #1
    tmp_Value -= 10U;
 8003362:	380a      	subs	r0, #10
 8003364:	b2c0      	uxtb	r0, r0
  while (tmp_Value >= 10U)
 8003366:	2809      	cmp	r0, #9
 8003368:	d8fa      	bhi.n	8003360 <RTC_ByteToBcd2+0x4>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	b2db      	uxtb	r3, r3
}
 800336e:	4318      	orrs	r0, r3
 8003370:	4770      	bx	lr
	...

08003374 <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 8003374:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003378:	2b01      	cmp	r3, #1
 800337a:	f000 80b0 	beq.w	80034de <HAL_RTC_SetAlarm_IT+0x16a>
{
 800337e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003382:	4605      	mov	r5, r0
 8003384:	460c      	mov	r4, r1
  __HAL_LOCK(hrtc);
 8003386:	2301      	movs	r3, #1
 8003388:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800338c:	2302      	movs	r3, #2
 800338e:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8003392:	4b54      	ldr	r3, [pc, #336]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 8003394:	68de      	ldr	r6, [r3, #12]
 8003396:	f406 7640 	and.w	r6, r6, #768	; 0x300
  if (binaryMode != RTC_BINARY_ONLY)
 800339a:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 800339e:	d043      	beq.n	8003428 <HAL_RTC_SetAlarm_IT+0xb4>
    if (Format == RTC_FORMAT_BIN)
 80033a0:	bb12      	cbnz	r2, 80033e8 <HAL_RTC_SetAlarm_IT+0x74>
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80033a8:	d101      	bne.n	80033ae <HAL_RTC_SetAlarm_IT+0x3a>
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	70cb      	strb	r3, [r1, #3]
      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 80033ae:	f8d4 8014 	ldr.w	r8, [r4, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80033b2:	7820      	ldrb	r0, [r4, #0]
 80033b4:	f7ff ffd2 	bl	800335c <RTC_ByteToBcd2>
 80033b8:	0407      	lsls	r7, r0, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80033ba:	7860      	ldrb	r0, [r4, #1]
 80033bc:	f7ff ffce 	bl	800335c <RTC_ByteToBcd2>
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80033c0:	ea47 2700 	orr.w	r7, r7, r0, lsl #8
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80033c4:	78a0      	ldrb	r0, [r4, #2]
 80033c6:	f7ff ffc9 	bl	800335c <RTC_ByteToBcd2>
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80033ca:	4307      	orrs	r7, r0
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80033cc:	78e3      	ldrb	r3, [r4, #3]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80033ce:	ea47 5783 	orr.w	r7, r7, r3, lsl #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80033d2:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 80033d6:	f7ff ffc1 	bl	800335c <RTC_ByteToBcd2>
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80033da:	ea47 6000 	orr.w	r0, r7, r0, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80033de:	6a23      	ldr	r3, [r4, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80033e0:	4318      	orrs	r0, r3
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80033e2:	ea48 0000 	orr.w	r0, r8, r0
 80033e6:	e020      	b.n	800342a <HAL_RTC_SetAlarm_IT+0xb6>
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 80033e8:	6948      	ldr	r0, [r1, #20]
 80033ea:	f1b0 3f80 	cmp.w	r0, #2155905152	; 0x80808080
 80033ee:	d009      	beq.n	8003404 <HAL_RTC_SetAlarm_IT+0x90>
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 80033f0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80033f4:	d006      	beq.n	8003404 <HAL_RTC_SetAlarm_IT+0x90>
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80033f6:	4b3b      	ldr	r3, [pc, #236]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 80033f8:	699b      	ldr	r3, [r3, #24]
 80033fa:	f013 0f40 	tst.w	r3, #64	; 0x40
 80033fe:	d101      	bne.n	8003404 <HAL_RTC_SetAlarm_IT+0x90>
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8003400:	2300      	movs	r3, #0
 8003402:	70cb      	strb	r3, [r1, #3]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003404:	7822      	ldrb	r2, [r4, #0]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003406:	7863      	ldrb	r3, [r4, #1]
 8003408:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800340a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800340e:	78a2      	ldrb	r2, [r4, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8003410:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8003412:	78e2      	ldrb	r2, [r4, #3]
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8003414:	ea43 5382 	orr.w	r3, r3, r2, lsl #22
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003418:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800341c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8003420:	6a22      	ldr	r2, [r4, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8003422:	4313      	orrs	r3, r2
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8003424:	4318      	orrs	r0, r3
 8003426:	e000      	b.n	800342a <HAL_RTC_SetAlarm_IT+0xb6>
  uint32_t tmpreg = 0;
 8003428:	2000      	movs	r0, #0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800342a:	4b2e      	ldr	r3, [pc, #184]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 800342c:	22ca      	movs	r2, #202	; 0xca
 800342e:	625a      	str	r2, [r3, #36]	; 0x24
 8003430:	2253      	movs	r2, #83	; 0x53
 8003432:	625a      	str	r2, [r3, #36]	; 0x24
  if (sAlarm->Alarm == RTC_ALARM_A)
 8003434:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003436:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800343a:	d02a      	beq.n	8003492 <HAL_RTC_SetAlarm_IT+0x11e>
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800343c:	4b29      	ldr	r3, [pc, #164]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 800343e:	699a      	ldr	r2, [r3, #24]
 8003440:	f422 5208 	bic.w	r2, r2, #8704	; 0x2200
 8003444:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8003446:	2202      	movs	r2, #2
 8003448:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 800344a:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 800344e:	d040      	beq.n	80034d2 <HAL_RTC_SetAlarm_IT+0x15e>
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8003450:	4b24      	ldr	r3, [pc, #144]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 8003452:	6498      	str	r0, [r3, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8003454:	69a2      	ldr	r2, [r4, #24]
 8003456:	64da      	str	r2, [r3, #76]	; 0x4c
    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8003458:	6862      	ldr	r2, [r4, #4]
 800345a:	4b22      	ldr	r3, [pc, #136]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 800345c:	675a      	str	r2, [r3, #116]	; 0x74
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800345e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8003460:	f042 0202 	orr.w	r2, r2, #2
 8003464:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8003466:	699a      	ldr	r2, [r3, #24]
 8003468:	f442 5208 	orr.w	r2, r2, #8704	; 0x2200
 800346c:	619a      	str	r2, [r3, #24]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800346e:	4a1e      	ldr	r2, [pc, #120]	; (80034e8 <HAL_RTC_SetAlarm_IT+0x174>)
 8003470:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
 8003474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003478:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800347c:	4b19      	ldr	r3, [pc, #100]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 800347e:	22ff      	movs	r2, #255	; 0xff
 8003480:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY;
 8003482:	2301      	movs	r3, #1
 8003484:	f885 302d 	strb.w	r3, [r5, #45]	; 0x2d
  __HAL_UNLOCK(hrtc);
 8003488:	2000      	movs	r0, #0
 800348a:	f885 002c 	strb.w	r0, [r5, #44]	; 0x2c
}
 800348e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8003492:	4b14      	ldr	r3, [pc, #80]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 8003494:	699a      	ldr	r2, [r3, #24]
 8003496:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 800349a:	619a      	str	r2, [r3, #24]
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800349c:	2201      	movs	r2, #1
 800349e:	65da      	str	r2, [r3, #92]	; 0x5c
    if (binaryMode == RTC_BINARY_ONLY)
 80034a0:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 80034a4:	d00f      	beq.n	80034c6 <HAL_RTC_SetAlarm_IT+0x152>
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80034a6:	4b0f      	ldr	r3, [pc, #60]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 80034a8:	6418      	str	r0, [r3, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80034aa:	69a2      	ldr	r2, [r4, #24]
 80034ac:	645a      	str	r2, [r3, #68]	; 0x44
    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80034ae:	6862      	ldr	r2, [r4, #4]
 80034b0:	4b0c      	ldr	r3, [pc, #48]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 80034b2:	671a      	str	r2, [r3, #112]	; 0x70
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80034b4:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80034b6:	f042 0201 	orr.w	r2, r2, #1
 80034ba:	632a      	str	r2, [r5, #48]	; 0x30
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80034bc:	699a      	ldr	r2, [r3, #24]
 80034be:	f442 5288 	orr.w	r2, r2, #4352	; 0x1100
 80034c2:	619a      	str	r2, [r3, #24]
 80034c4:	e7d3      	b.n	800346e <HAL_RTC_SetAlarm_IT+0xfa>
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80034c6:	69a3      	ldr	r3, [r4, #24]
 80034c8:	69e2      	ldr	r2, [r4, #28]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	4a05      	ldr	r2, [pc, #20]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 80034ce:	6453      	str	r3, [r2, #68]	; 0x44
 80034d0:	e7ed      	b.n	80034ae <HAL_RTC_SetAlarm_IT+0x13a>
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80034d2:	69a3      	ldr	r3, [r4, #24]
 80034d4:	69e2      	ldr	r2, [r4, #28]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	4a02      	ldr	r2, [pc, #8]	; (80034e4 <HAL_RTC_SetAlarm_IT+0x170>)
 80034da:	64d3      	str	r3, [r2, #76]	; 0x4c
 80034dc:	e7bc      	b.n	8003458 <HAL_RTC_SetAlarm_IT+0xe4>
  __HAL_LOCK(hrtc);
 80034de:	2002      	movs	r0, #2
}
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	40002800 	.word	0x40002800
 80034e8:	58000800 	.word	0x58000800

080034ec <HAL_RTCEx_EnableBypassShadow>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80034ec:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d017      	beq.n	8003524 <HAL_RTCEx_EnableBypassShadow+0x38>
 80034f4:	2101      	movs	r1, #1
 80034f6:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80034fa:	2302      	movs	r3, #2
 80034fc:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003500:	4b09      	ldr	r3, [pc, #36]	; (8003528 <HAL_RTCEx_EnableBypassShadow+0x3c>)
 8003502:	22ca      	movs	r2, #202	; 0xca
 8003504:	625a      	str	r2, [r3, #36]	; 0x24
 8003506:	2253      	movs	r2, #83	; 0x53
 8003508:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800350a:	699a      	ldr	r2, [r3, #24]
 800350c:	f042 0220 	orr.w	r2, r2, #32
 8003510:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003512:	22ff      	movs	r2, #255	; 0xff
 8003514:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003516:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800351a:	2300      	movs	r3, #0
 800351c:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 8003520:	4618      	mov	r0, r3
 8003522:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8003524:	2002      	movs	r0, #2
}
 8003526:	4770      	bx	lr
 8003528:	40002800 	.word	0x40002800

0800352c <HAL_RTCEx_SetSSRU_IT>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800352c:	f890 302c 	ldrb.w	r3, [r0, #44]	; 0x2c
 8003530:	2b01      	cmp	r3, #1
 8003532:	d020      	beq.n	8003576 <HAL_RTCEx_SetSSRU_IT+0x4a>
{
 8003534:	b410      	push	{r4}
  __HAL_LOCK(hrtc);
 8003536:	2101      	movs	r1, #1
 8003538:	f880 102c 	strb.w	r1, [r0, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800353c:	2302      	movs	r3, #2
 800353e:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003542:	4b0e      	ldr	r3, [pc, #56]	; (800357c <HAL_RTCEx_SetSSRU_IT+0x50>)
 8003544:	22ca      	movs	r2, #202	; 0xca
 8003546:	625a      	str	r2, [r3, #36]	; 0x24
 8003548:	2253      	movs	r2, #83	; 0x53
 800354a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800354c:	699a      	ldr	r2, [r3, #24]
 800354e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003552:	619a      	str	r2, [r3, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8003554:	4c0a      	ldr	r4, [pc, #40]	; (8003580 <HAL_RTCEx_SetSSRU_IT+0x54>)
 8003556:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 800355a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800355e:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003562:	22ff      	movs	r2, #255	; 0xff
 8003564:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8003566:	f880 102d 	strb.w	r1, [r0, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800356a:	2300      	movs	r3, #0
 800356c:	f880 302c 	strb.w	r3, [r0, #44]	; 0x2c

  return HAL_OK;
 8003570:	4618      	mov	r0, r3
}
 8003572:	bc10      	pop	{r4}
 8003574:	4770      	bx	lr
  __HAL_LOCK(hrtc);
 8003576:	2002      	movs	r0, #2
}
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	40002800 	.word	0x40002800
 8003580:	58000800 	.word	0x58000800

08003584 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8003584:	b510      	push	{r4, lr}
 8003586:	4604      	mov	r4, r0
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8003588:	4b07      	ldr	r3, [pc, #28]	; (80035a8 <HAL_RTCEx_SSRUIRQHandler+0x24>)
 800358a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800358c:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003590:	d103      	bne.n	800359a <HAL_RTCEx_SSRUIRQHandler+0x16>
    HAL_RTCEx_SSRUEventCallback(hrtc);
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003592:	2301      	movs	r3, #1
 8003594:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
}
 8003598:	bd10      	pop	{r4, pc}
    RTC->SCR = RTC_SCR_CSSRUF;
 800359a:	4b03      	ldr	r3, [pc, #12]	; (80035a8 <HAL_RTCEx_SSRUIRQHandler+0x24>)
 800359c:	2240      	movs	r2, #64	; 0x40
 800359e:	65da      	str	r2, [r3, #92]	; 0x5c
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80035a0:	f7fd fbe8 	bl	8000d74 <HAL_RTCEx_SSRUEventCallback>
 80035a4:	e7f5      	b.n	8003592 <HAL_RTCEx_SSRUIRQHandler+0xe>
 80035a6:	bf00      	nop
 80035a8:	40002800 	.word	0x40002800

080035ac <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80035ac:	4770      	bx	lr

080035ae <HAL_RTCEx_BKUPWrite>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 80035ae:	0089      	lsls	r1, r1, #2
 80035b0:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80035b4:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80035b8:	600a      	str	r2, [r1, #0]
}
 80035ba:	4770      	bx	lr

080035bc <HAL_RTCEx_BKUPRead>:
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
  tmp += (BackupRegister * 4U);
 80035bc:	0089      	lsls	r1, r1, #2
 80035be:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 80035c2:	f501 4131 	add.w	r1, r1, #45312	; 0xb100

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80035c6:	6808      	ldr	r0, [r1, #0]
}
 80035c8:	4770      	bx	lr
	...

080035cc <SUBGHZSPI_Init>:
{
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80035cc:	4b07      	ldr	r3, [pc, #28]	; (80035ec <SUBGHZSPI_Init+0x20>)
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80035d4:	601a      	str	r2, [r3, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 80035d6:	f440 7041 	orr.w	r0, r0, #772	; 0x304
 80035da:	6018      	str	r0, [r3, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80035dc:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 80035e0:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80035e8:	601a      	str	r2, [r3, #0]
}
 80035ea:	4770      	bx	lr
 80035ec:	58010000 	.word	0x58010000

080035f0 <HAL_SUBGHZ_Init>:
{
 80035f0:	b530      	push	{r4, r5, lr}
 80035f2:	b083      	sub	sp, #12
  if (hsubghz == NULL)
 80035f4:	2800      	cmp	r0, #0
 80035f6:	d058      	beq.n	80036aa <HAL_SUBGHZ_Init+0xba>
 80035f8:	4604      	mov	r4, r0
  subghz_state = hsubghz->State;
 80035fa:	7983      	ldrb	r3, [r0, #6]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 80035fc:	f003 05ff 	and.w	r5, r3, #255	; 0xff
 8003600:	b10b      	cbz	r3, 8003606 <HAL_SUBGHZ_Init+0x16>
 8003602:	2d03      	cmp	r5, #3
 8003604:	d10b      	bne.n	800361e <HAL_SUBGHZ_Init+0x2e>
    hsubghz->Lock = HAL_UNLOCKED;
 8003606:	2300      	movs	r3, #0
 8003608:	7163      	strb	r3, [r4, #5]
    HAL_SUBGHZ_MspInit(hsubghz);
 800360a:	4620      	mov	r0, r4
 800360c:	f7fd f954 	bl	80008b8 <HAL_SUBGHZ_MspInit>
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->IMR2, ExtiLine);
 8003610:	4a27      	ldr	r2, [pc, #156]	; (80036b0 <HAL_SUBGHZ_Init+0xc0>)
 8003612:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003616:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800361a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 800361e:	b185      	cbz	r5, 8003642 <HAL_SUBGHZ_Init+0x52>
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003620:	4b24      	ldr	r3, [pc, #144]	; (80036b4 <HAL_SUBGHZ_Init+0xc4>)
 8003622:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003626:	619a      	str	r2, [r3, #24]
    status = HAL_OK;
 8003628:	2500      	movs	r5, #0
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800362a:	6820      	ldr	r0, [r4, #0]
 800362c:	f7ff ffce 	bl	80035cc <SUBGHZSPI_Init>
    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003630:	2301      	movs	r3, #1
 8003632:	7123      	strb	r3, [r4, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8003634:	2300      	movs	r3, #0
 8003636:	60a3      	str	r3, [r4, #8]
  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003638:	2301      	movs	r3, #1
 800363a:	71a3      	strb	r3, [r4, #6]
}
 800363c:	4628      	mov	r0, r5
 800363e:	b003      	add	sp, #12
 8003640:	bd30      	pop	{r4, r5, pc}
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003642:	2302      	movs	r3, #2
 8003644:	71a3      	strb	r3, [r4, #6]
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8003646:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800364a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800364e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003652:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003656:	4b18      	ldr	r3, [pc, #96]	; (80036b8 <HAL_SUBGHZ_Init+0xc8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800365e:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003662:	2264      	movs	r2, #100	; 0x64
 8003664:	fb02 f303 	mul.w	r3, r2, r3
 8003668:	9301      	str	r3, [sp, #4]
      if (count == 0U)
 800366a:	9b01      	ldr	r3, [sp, #4]
 800366c:	b1d3      	cbz	r3, 80036a4 <HAL_SUBGHZ_Init+0xb4>
      count--;
 800366e:	9b01      	ldr	r3, [sp, #4]
 8003670:	3b01      	subs	r3, #1
 8003672:	9301      	str	r3, [sp, #4]
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8003674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8003678:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800367c:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 8003680:	d1f3      	bne.n	800366a <HAL_SUBGHZ_Init+0x7a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003682:	4b0c      	ldr	r3, [pc, #48]	; (80036b4 <HAL_SUBGHZ_Init+0xc4>)
 8003684:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003688:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800368c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8003690:	689a      	ldr	r2, [r3, #8]
 8003692:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003696:	609a      	str	r2, [r3, #8]
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8003698:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800369c:	619a      	str	r2, [r3, #24]
  if (status == HAL_OK)
 800369e:	2d00      	cmp	r5, #0
 80036a0:	d1ca      	bne.n	8003638 <HAL_SUBGHZ_Init+0x48>
 80036a2:	e7c2      	b.n	800362a <HAL_SUBGHZ_Init+0x3a>
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80036a4:	2501      	movs	r5, #1
 80036a6:	60a5      	str	r5, [r4, #8]
        break;
 80036a8:	e7eb      	b.n	8003682 <HAL_SUBGHZ_Init+0x92>
    return status;
 80036aa:	2501      	movs	r5, #1
 80036ac:	e7c6      	b.n	800363c <HAL_SUBGHZ_Init+0x4c>
 80036ae:	bf00      	nop
 80036b0:	58000800 	.word	0x58000800
 80036b4:	58000400 	.word	0x58000400
 80036b8:	20000028 	.word	0x20000028

080036bc <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80036bc:	b082      	sub	sp, #8
 80036be:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80036c0:	4b1a      	ldr	r3, [pc, #104]	; (800372c <SUBGHZSPI_Transmit+0x70>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80036c8:	f3c3 434c 	ubfx	r3, r3, #17, #13
 80036cc:	2064      	movs	r0, #100	; 0x64
 80036ce:	fb00 f303 	mul.w	r3, r0, r3
 80036d2:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80036d4:	9b01      	ldr	r3, [sp, #4]
 80036d6:	b14b      	cbz	r3, 80036ec <SUBGHZSPI_Transmit+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 80036d8:	9b01      	ldr	r3, [sp, #4]
 80036da:	3b01      	subs	r3, #1
 80036dc:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80036de:	4b14      	ldr	r3, [pc, #80]	; (8003730 <SUBGHZSPI_Transmit+0x74>)
 80036e0:	689b      	ldr	r3, [r3, #8]
 80036e2:	f013 0f02 	tst.w	r3, #2
 80036e6:	d0f5      	beq.n	80036d4 <SUBGHZSPI_Transmit+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 80036e8:	2000      	movs	r0, #0
 80036ea:	e001      	b.n	80036f0 <SUBGHZSPI_Transmit+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80036ec:	2001      	movs	r0, #1
 80036ee:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = Data;
 80036f0:	4b0f      	ldr	r3, [pc, #60]	; (8003730 <SUBGHZSPI_Transmit+0x74>)
 80036f2:	7319      	strb	r1, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80036f4:	4b0d      	ldr	r3, [pc, #52]	; (800372c <SUBGHZSPI_Transmit+0x70>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80036fc:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003700:	2164      	movs	r1, #100	; 0x64
 8003702:	fb01 f303 	mul.w	r3, r1, r3
 8003706:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8003708:	9b01      	ldr	r3, [sp, #4]
 800370a:	b143      	cbz	r3, 800371e <SUBGHZSPI_Transmit+0x62>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 800370c:	9b01      	ldr	r3, [sp, #4]
 800370e:	3b01      	subs	r3, #1
 8003710:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003712:	4b07      	ldr	r3, [pc, #28]	; (8003730 <SUBGHZSPI_Transmit+0x74>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f013 0f01 	tst.w	r3, #1
 800371a:	d0f5      	beq.n	8003708 <SUBGHZSPI_Transmit+0x4c>
 800371c:	e001      	b.n	8003722 <SUBGHZSPI_Transmit+0x66>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800371e:	2001      	movs	r0, #1
 8003720:	6090      	str	r0, [r2, #8]

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8003722:	4b03      	ldr	r3, [pc, #12]	; (8003730 <SUBGHZSPI_Transmit+0x74>)
 8003724:	68db      	ldr	r3, [r3, #12]

  return status;
}
 8003726:	b002      	add	sp, #8
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	20000028 	.word	0x20000028
 8003730:	58010000 	.word	0x58010000

08003734 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8003734:	b082      	sub	sp, #8
 8003736:	4602      	mov	r2, r0
  HAL_StatusTypeDef status = HAL_OK;
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003738:	4b1c      	ldr	r3, [pc, #112]	; (80037ac <SUBGHZSPI_Receive+0x78>)
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8003740:	f3c3 434c 	ubfx	r3, r3, #17, #13
 8003744:	2064      	movs	r0, #100	; 0x64
 8003746:	fb00 f303 	mul.w	r3, r0, r3
 800374a:	9301      	str	r3, [sp, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800374c:	9b01      	ldr	r3, [sp, #4]
 800374e:	b14b      	cbz	r3, 8003764 <SUBGHZSPI_Receive+0x30>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 8003750:	9b01      	ldr	r3, [sp, #4]
 8003752:	3b01      	subs	r3, #1
 8003754:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8003756:	4b16      	ldr	r3, [pc, #88]	; (80037b0 <SUBGHZSPI_Receive+0x7c>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	f013 0f02 	tst.w	r3, #2
 800375e:	d0f5      	beq.n	800374c <SUBGHZSPI_Receive+0x18>
  HAL_StatusTypeDef status = HAL_OK;
 8003760:	2000      	movs	r0, #0
 8003762:	e001      	b.n	8003768 <SUBGHZSPI_Receive+0x34>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003764:	2001      	movs	r0, #1
 8003766:	6090      	str	r0, [r2, #8]

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
  *spidr = SUBGHZ_DUMMY_DATA;
 8003768:	4b11      	ldr	r3, [pc, #68]	; (80037b0 <SUBGHZSPI_Receive+0x7c>)
 800376a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800376e:	f883 c00c 	strb.w	ip, [r3, #12]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003772:	4b0e      	ldr	r3, [pc, #56]	; (80037ac <SUBGHZSPI_Receive+0x78>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800377a:	f3c3 434c 	ubfx	r3, r3, #17, #13
 800377e:	f04f 0c64 	mov.w	ip, #100	; 0x64
 8003782:	fb0c f303 	mul.w	r3, ip, r3
 8003786:	9301      	str	r3, [sp, #4]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8003788:	9b01      	ldr	r3, [sp, #4]
 800378a:	b143      	cbz	r3, 800379e <SUBGHZSPI_Receive+0x6a>
    {
      status = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
      break;
    }
    count--;
 800378c:	9b01      	ldr	r3, [sp, #4]
 800378e:	3b01      	subs	r3, #1
 8003790:	9301      	str	r3, [sp, #4]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8003792:	4b07      	ldr	r3, [pc, #28]	; (80037b0 <SUBGHZSPI_Receive+0x7c>)
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f013 0f01 	tst.w	r3, #1
 800379a:	d0f5      	beq.n	8003788 <SUBGHZSPI_Receive+0x54>
 800379c:	e001      	b.n	80037a2 <SUBGHZSPI_Receive+0x6e>
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800379e:	2001      	movs	r0, #1
 80037a0:	6090      	str	r0, [r2, #8]

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 80037a2:	4b03      	ldr	r3, [pc, #12]	; (80037b0 <SUBGHZSPI_Receive+0x7c>)
 80037a4:	68db      	ldr	r3, [r3, #12]
 80037a6:	700b      	strb	r3, [r1, #0]

  return status;
}
 80037a8:	b002      	add	sp, #8
 80037aa:	4770      	bx	lr
 80037ac:	20000028 	.word	0x20000028
 80037b0:	58010000 	.word	0x58010000

080037b4 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80037b4:	b082      	sub	sp, #8
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80037b6:	4b13      	ldr	r3, [pc, #76]	; (8003804 <SUBGHZ_WaitOnBusy+0x50>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80037be:	f3c3 434b 	ubfx	r3, r3, #17, #12
 80037c2:	2264      	movs	r2, #100	; 0x64
 80037c4:	fb02 f303 	mul.w	r3, r2, r3
 80037c8:	9301      	str	r3, [sp, #4]
 80037ca:	e006      	b.n	80037da <SUBGHZ_WaitOnBusy+0x26>
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();

    if (count == 0U)
    {
      status  = HAL_ERROR;
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80037cc:	2302      	movs	r3, #2
 80037ce:	6083      	str	r3, [r0, #8]
      status  = HAL_ERROR;
 80037d0:	2001      	movs	r0, #1
    }
    count--;
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);

  return status;
}
 80037d2:	b002      	add	sp, #8
 80037d4:	4770      	bx	lr
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80037d6:	4213      	tst	r3, r2
 80037d8:	d012      	beq.n	8003800 <SUBGHZ_WaitOnBusy+0x4c>
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 80037da:	4b0b      	ldr	r3, [pc, #44]	; (8003808 <SUBGHZ_WaitOnBusy+0x54>)
 80037dc:	695b      	ldr	r3, [r3, #20]
 80037de:	f013 0304 	ands.w	r3, r3, #4
 80037e2:	d000      	beq.n	80037e6 <SUBGHZ_WaitOnBusy+0x32>
 80037e4:	2301      	movs	r3, #1
    if (count == 0U)
 80037e6:	9a01      	ldr	r2, [sp, #4]
 80037e8:	2a00      	cmp	r2, #0
 80037ea:	d0ef      	beq.n	80037cc <SUBGHZ_WaitOnBusy+0x18>
    count--;
 80037ec:	9a01      	ldr	r2, [sp, #4]
 80037ee:	3a01      	subs	r2, #1
 80037f0:	9201      	str	r2, [sp, #4]
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80037f2:	4a05      	ldr	r2, [pc, #20]	; (8003808 <SUBGHZ_WaitOnBusy+0x54>)
 80037f4:	6952      	ldr	r2, [r2, #20]
 80037f6:	f012 0202 	ands.w	r2, r2, #2
 80037fa:	d0ec      	beq.n	80037d6 <SUBGHZ_WaitOnBusy+0x22>
 80037fc:	2201      	movs	r2, #1
 80037fe:	e7ea      	b.n	80037d6 <SUBGHZ_WaitOnBusy+0x22>
  status = HAL_OK;
 8003800:	2000      	movs	r0, #0
 8003802:	e7e6      	b.n	80037d2 <SUBGHZ_WaitOnBusy+0x1e>
 8003804:	20000028 	.word	0x20000028
 8003808:	58000400 	.word	0x58000400

0800380c <SUBGHZ_CheckDeviceReady>:
{
 800380c:	b500      	push	{lr}
 800380e:	b083      	sub	sp, #12
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8003810:	7903      	ldrb	r3, [r0, #4]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d004      	beq.n	8003820 <SUBGHZ_CheckDeviceReady+0x14>
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8003816:	f7ff ffcd 	bl	80037b4 <SUBGHZ_WaitOnBusy>
}
 800381a:	b003      	add	sp, #12
 800381c:	f85d fb04 	ldr.w	pc, [sp], #4
    count  = SUBGHZ_NSS_LOOP_TIME;
 8003820:	4b0d      	ldr	r3, [pc, #52]	; (8003858 <SUBGHZ_CheckDeviceReady+0x4c>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003828:	f3c3 334f 	ubfx	r3, r3, #13, #16
 800382c:	9301      	str	r3, [sp, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800382e:	4a0b      	ldr	r2, [pc, #44]	; (800385c <SUBGHZ_CheckDeviceReady+0x50>)
 8003830:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003834:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003838:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      count--;
 800383c:	9b01      	ldr	r3, [sp, #4]
 800383e:	3b01      	subs	r3, #1
 8003840:	9301      	str	r3, [sp, #4]
    } while (count != 0UL);
 8003842:	9b01      	ldr	r3, [sp, #4]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d1f9      	bne.n	800383c <SUBGHZ_CheckDeviceReady+0x30>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003848:	4a04      	ldr	r2, [pc, #16]	; (800385c <SUBGHZ_CheckDeviceReady+0x50>)
 800384a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800384e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003852:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8003856:	e7de      	b.n	8003816 <SUBGHZ_CheckDeviceReady+0xa>
 8003858:	20000028 	.word	0x20000028
 800385c:	58000400 	.word	0x58000400

08003860 <HAL_SUBGHZ_WriteRegisters>:
{
 8003860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003864:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003866:	7980      	ldrb	r0, [r0, #6]
 8003868:	fa5f f880 	uxtb.w	r8, r0
 800386c:	f1b8 0f01 	cmp.w	r8, #1
 8003870:	d13e      	bne.n	80038f0 <HAL_SUBGHZ_WriteRegisters+0x90>
 8003872:	460c      	mov	r4, r1
 8003874:	4617      	mov	r7, r2
 8003876:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8003878:	796b      	ldrb	r3, [r5, #5]
 800387a:	2b01      	cmp	r3, #1
 800387c:	d03b      	beq.n	80038f6 <HAL_SUBGHZ_WriteRegisters+0x96>
 800387e:	2301      	movs	r3, #1
 8003880:	716b      	strb	r3, [r5, #5]
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003882:	2302      	movs	r3, #2
 8003884:	71ab      	strb	r3, [r5, #6]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003886:	4628      	mov	r0, r5
 8003888:	f7ff ffc0 	bl	800380c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800388c:	4a1b      	ldr	r2, [pc, #108]	; (80038fc <HAL_SUBGHZ_WriteRegisters+0x9c>)
 800388e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003892:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003896:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800389a:	210d      	movs	r1, #13
 800389c:	4628      	mov	r0, r5
 800389e:	f7ff ff0d 	bl	80036bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80038a2:	0a21      	lsrs	r1, r4, #8
 80038a4:	4628      	mov	r0, r5
 80038a6:	f7ff ff09 	bl	80036bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80038aa:	b2e1      	uxtb	r1, r4
 80038ac:	4628      	mov	r0, r5
 80038ae:	f7ff ff05 	bl	80036bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80038b2:	2400      	movs	r4, #0
 80038b4:	e005      	b.n	80038c2 <HAL_SUBGHZ_WriteRegisters+0x62>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80038b6:	5d39      	ldrb	r1, [r7, r4]
 80038b8:	4628      	mov	r0, r5
 80038ba:	f7ff feff 	bl	80036bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80038be:	3401      	adds	r4, #1
 80038c0:	b2a4      	uxth	r4, r4
 80038c2:	42b4      	cmp	r4, r6
 80038c4:	d3f7      	bcc.n	80038b6 <HAL_SUBGHZ_WriteRegisters+0x56>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80038c6:	4a0d      	ldr	r2, [pc, #52]	; (80038fc <HAL_SUBGHZ_WriteRegisters+0x9c>)
 80038c8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80038cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80038d4:	4628      	mov	r0, r5
 80038d6:	f7ff ff6d 	bl	80037b4 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80038da:	68ab      	ldr	r3, [r5, #8]
 80038dc:	b90b      	cbnz	r3, 80038e2 <HAL_SUBGHZ_WriteRegisters+0x82>
      status = HAL_OK;
 80038de:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80038e2:	2301      	movs	r3, #1
 80038e4:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 80038e6:	2300      	movs	r3, #0
 80038e8:	716b      	strb	r3, [r5, #5]
}
 80038ea:	4640      	mov	r0, r8
 80038ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 80038f0:	f04f 0802 	mov.w	r8, #2
 80038f4:	e7f9      	b.n	80038ea <HAL_SUBGHZ_WriteRegisters+0x8a>
    __HAL_LOCK(hsubghz);
 80038f6:	f04f 0802 	mov.w	r8, #2
 80038fa:	e7f6      	b.n	80038ea <HAL_SUBGHZ_WriteRegisters+0x8a>
 80038fc:	58000400 	.word	0x58000400

08003900 <HAL_SUBGHZ_ReadRegisters>:
{
 8003900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003904:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003906:	7980      	ldrb	r0, [r0, #6]
 8003908:	fa5f f880 	uxtb.w	r8, r0
 800390c:	f1b8 0f01 	cmp.w	r8, #1
 8003910:	d141      	bne.n	8003996 <HAL_SUBGHZ_ReadRegisters+0x96>
 8003912:	460c      	mov	r4, r1
 8003914:	4615      	mov	r5, r2
 8003916:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8003918:	7973      	ldrb	r3, [r6, #5]
 800391a:	2b01      	cmp	r3, #1
 800391c:	d03e      	beq.n	800399c <HAL_SUBGHZ_ReadRegisters+0x9c>
 800391e:	2301      	movs	r3, #1
 8003920:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003922:	4630      	mov	r0, r6
 8003924:	f7ff ff72 	bl	800380c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003928:	4a1e      	ldr	r2, [pc, #120]	; (80039a4 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 800392a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800392e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003932:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8003936:	211d      	movs	r1, #29
 8003938:	4630      	mov	r0, r6
 800393a:	f7ff febf 	bl	80036bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800393e:	0a21      	lsrs	r1, r4, #8
 8003940:	4630      	mov	r0, r6
 8003942:	f7ff febb 	bl	80036bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003946:	b2e1      	uxtb	r1, r4
 8003948:	4630      	mov	r0, r6
 800394a:	f7ff feb7 	bl	80036bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800394e:	2100      	movs	r1, #0
 8003950:	4630      	mov	r0, r6
 8003952:	f7ff feb3 	bl	80036bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003956:	2400      	movs	r4, #0
 8003958:	e006      	b.n	8003968 <HAL_SUBGHZ_ReadRegisters+0x68>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800395a:	4629      	mov	r1, r5
 800395c:	4630      	mov	r0, r6
 800395e:	f7ff fee9 	bl	8003734 <SUBGHZSPI_Receive>
      pData++;
 8003962:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8003964:	3401      	adds	r4, #1
 8003966:	b2a4      	uxth	r4, r4
 8003968:	42bc      	cmp	r4, r7
 800396a:	d3f6      	bcc.n	800395a <HAL_SUBGHZ_ReadRegisters+0x5a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800396c:	4a0d      	ldr	r2, [pc, #52]	; (80039a4 <HAL_SUBGHZ_ReadRegisters+0xa4>)
 800396e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003972:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003976:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800397a:	4630      	mov	r0, r6
 800397c:	f7ff ff1a 	bl	80037b4 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003980:	68b3      	ldr	r3, [r6, #8]
 8003982:	b90b      	cbnz	r3, 8003988 <HAL_SUBGHZ_ReadRegisters+0x88>
      status = HAL_OK;
 8003984:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003988:	2301      	movs	r3, #1
 800398a:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 800398c:	2300      	movs	r3, #0
 800398e:	7173      	strb	r3, [r6, #5]
}
 8003990:	4640      	mov	r0, r8
 8003992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003996:	f04f 0802 	mov.w	r8, #2
 800399a:	e7f9      	b.n	8003990 <HAL_SUBGHZ_ReadRegisters+0x90>
    __HAL_LOCK(hsubghz);
 800399c:	f04f 0802 	mov.w	r8, #2
 80039a0:	e7f6      	b.n	8003990 <HAL_SUBGHZ_ReadRegisters+0x90>
 80039a2:	bf00      	nop
 80039a4:	58000400 	.word	0x58000400

080039a8 <HAL_SUBGHZ_ExecSetCmd>:
{
 80039a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039ac:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80039ae:	7980      	ldrb	r0, [r0, #6]
 80039b0:	fa5f f980 	uxtb.w	r9, r0
 80039b4:	f1b9 0f01 	cmp.w	r9, #1
 80039b8:	d143      	bne.n	8003a42 <HAL_SUBGHZ_ExecSetCmd+0x9a>
 80039ba:	4688      	mov	r8, r1
 80039bc:	4617      	mov	r7, r2
 80039be:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 80039c0:	796b      	ldrb	r3, [r5, #5]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d040      	beq.n	8003a48 <HAL_SUBGHZ_ExecSetCmd+0xa0>
 80039c6:	2301      	movs	r3, #1
 80039c8:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80039ca:	4628      	mov	r0, r5
 80039cc:	f7ff ff1e 	bl	800380c <SUBGHZ_CheckDeviceReady>
    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 80039d0:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 80039d4:	d005      	beq.n	80039e2 <HAL_SUBGHZ_ExecSetCmd+0x3a>
 80039d6:	f1b8 0f94 	cmp.w	r8, #148	; 0x94
 80039da:	d002      	beq.n	80039e2 <HAL_SUBGHZ_ExecSetCmd+0x3a>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 80039dc:	2300      	movs	r3, #0
 80039de:	712b      	strb	r3, [r5, #4]
 80039e0:	e001      	b.n	80039e6 <HAL_SUBGHZ_ExecSetCmd+0x3e>
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 80039e2:	2301      	movs	r3, #1
 80039e4:	712b      	strb	r3, [r5, #4]
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80039e6:	4a1a      	ldr	r2, [pc, #104]	; (8003a50 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 80039e8:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 80039ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80039f0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80039f4:	4641      	mov	r1, r8
 80039f6:	4628      	mov	r0, r5
 80039f8:	f7ff fe60 	bl	80036bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80039fc:	2400      	movs	r4, #0
 80039fe:	e005      	b.n	8003a0c <HAL_SUBGHZ_ExecSetCmd+0x64>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003a00:	5d39      	ldrb	r1, [r7, r4]
 8003a02:	4628      	mov	r0, r5
 8003a04:	f7ff fe5a 	bl	80036bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003a08:	3401      	adds	r4, #1
 8003a0a:	b2a4      	uxth	r4, r4
 8003a0c:	42b4      	cmp	r4, r6
 8003a0e:	d3f7      	bcc.n	8003a00 <HAL_SUBGHZ_ExecSetCmd+0x58>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003a10:	4a0f      	ldr	r2, [pc, #60]	; (8003a50 <HAL_SUBGHZ_ExecSetCmd+0xa8>)
 8003a12:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a1a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    if (Command != RADIO_SET_SLEEP)
 8003a1e:	f1b8 0f84 	cmp.w	r8, #132	; 0x84
 8003a22:	d10a      	bne.n	8003a3a <HAL_SUBGHZ_ExecSetCmd+0x92>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003a24:	68ab      	ldr	r3, [r5, #8]
 8003a26:	b90b      	cbnz	r3, 8003a2c <HAL_SUBGHZ_ExecSetCmd+0x84>
      status = HAL_OK;
 8003a28:	f04f 0900 	mov.w	r9, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8003a30:	2300      	movs	r3, #0
 8003a32:	716b      	strb	r3, [r5, #5]
}
 8003a34:	4648      	mov	r0, r9
 8003a36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003a3a:	4628      	mov	r0, r5
 8003a3c:	f7ff feba 	bl	80037b4 <SUBGHZ_WaitOnBusy>
 8003a40:	e7f0      	b.n	8003a24 <HAL_SUBGHZ_ExecSetCmd+0x7c>
    return HAL_BUSY;
 8003a42:	f04f 0902 	mov.w	r9, #2
 8003a46:	e7f5      	b.n	8003a34 <HAL_SUBGHZ_ExecSetCmd+0x8c>
    __HAL_LOCK(hsubghz);
 8003a48:	f04f 0902 	mov.w	r9, #2
 8003a4c:	e7f2      	b.n	8003a34 <HAL_SUBGHZ_ExecSetCmd+0x8c>
 8003a4e:	bf00      	nop
 8003a50:	58000400 	.word	0x58000400

08003a54 <HAL_SUBGHZ_ExecGetCmd>:
{
 8003a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a58:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003a5a:	7980      	ldrb	r0, [r0, #6]
 8003a5c:	fa5f f880 	uxtb.w	r8, r0
 8003a60:	f1b8 0f01 	cmp.w	r8, #1
 8003a64:	d139      	bne.n	8003ada <HAL_SUBGHZ_ExecGetCmd+0x86>
 8003a66:	460c      	mov	r4, r1
 8003a68:	4615      	mov	r5, r2
 8003a6a:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8003a6c:	7973      	ldrb	r3, [r6, #5]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d036      	beq.n	8003ae0 <HAL_SUBGHZ_ExecGetCmd+0x8c>
 8003a72:	2301      	movs	r3, #1
 8003a74:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003a76:	4630      	mov	r0, r6
 8003a78:	f7ff fec8 	bl	800380c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003a7c:	4a1a      	ldr	r2, [pc, #104]	; (8003ae8 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 8003a7e:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003a82:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003a86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8003a8a:	4621      	mov	r1, r4
 8003a8c:	4630      	mov	r0, r6
 8003a8e:	f7ff fe15 	bl	80036bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8003a92:	2100      	movs	r1, #0
 8003a94:	4630      	mov	r0, r6
 8003a96:	f7ff fe11 	bl	80036bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003a9a:	2400      	movs	r4, #0
 8003a9c:	e006      	b.n	8003aac <HAL_SUBGHZ_ExecGetCmd+0x58>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003a9e:	4629      	mov	r1, r5
 8003aa0:	4630      	mov	r0, r6
 8003aa2:	f7ff fe47 	bl	8003734 <SUBGHZSPI_Receive>
      pData++;
 8003aa6:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8003aa8:	3401      	adds	r4, #1
 8003aaa:	b2a4      	uxth	r4, r4
 8003aac:	42bc      	cmp	r4, r7
 8003aae:	d3f6      	bcc.n	8003a9e <HAL_SUBGHZ_ExecGetCmd+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003ab0:	4a0d      	ldr	r2, [pc, #52]	; (8003ae8 <HAL_SUBGHZ_ExecGetCmd+0x94>)
 8003ab2:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003ab6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003aba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003abe:	4630      	mov	r0, r6
 8003ac0:	f7ff fe78 	bl	80037b4 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003ac4:	68b3      	ldr	r3, [r6, #8]
 8003ac6:	b90b      	cbnz	r3, 8003acc <HAL_SUBGHZ_ExecGetCmd+0x78>
      status = HAL_OK;
 8003ac8:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003acc:	2301      	movs	r3, #1
 8003ace:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	7173      	strb	r3, [r6, #5]
}
 8003ad4:	4640      	mov	r0, r8
 8003ad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003ada:	f04f 0802 	mov.w	r8, #2
 8003ade:	e7f9      	b.n	8003ad4 <HAL_SUBGHZ_ExecGetCmd+0x80>
    __HAL_LOCK(hsubghz);
 8003ae0:	f04f 0802 	mov.w	r8, #2
 8003ae4:	e7f6      	b.n	8003ad4 <HAL_SUBGHZ_ExecGetCmd+0x80>
 8003ae6:	bf00      	nop
 8003ae8:	58000400 	.word	0x58000400

08003aec <HAL_SUBGHZ_IRQHandler>:
{
 8003aec:	b530      	push	{r4, r5, lr}
 8003aee:	b083      	sub	sp, #12
 8003af0:	4605      	mov	r5, r0
  uint8_t tmpisr[2U] = {0U};
 8003af2:	2300      	movs	r3, #0
 8003af4:	f8ad 3004 	strh.w	r3, [sp, #4]
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8003af8:	2302      	movs	r3, #2
 8003afa:	aa01      	add	r2, sp, #4
 8003afc:	2112      	movs	r1, #18
 8003afe:	f7ff ffa9 	bl	8003a54 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8003b02:	f89d 3004 	ldrb.w	r3, [sp, #4]
  itsource = (itsource << 8U) | tmpisr[1U];
 8003b06:	f89d 4005 	ldrb.w	r4, [sp, #5]
 8003b0a:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8003b0e:	2302      	movs	r3, #2
 8003b10:	aa01      	add	r2, sp, #4
 8003b12:	4619      	mov	r1, r3
 8003b14:	4628      	mov	r0, r5
 8003b16:	f7ff ff47 	bl	80039a8 <HAL_SUBGHZ_ExecSetCmd>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8003b1a:	f014 0f01 	tst.w	r4, #1
 8003b1e:	d123      	bne.n	8003b68 <HAL_SUBGHZ_IRQHandler+0x7c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8003b20:	f014 0f02 	tst.w	r4, #2
 8003b24:	d124      	bne.n	8003b70 <HAL_SUBGHZ_IRQHandler+0x84>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8003b26:	f014 0f04 	tst.w	r4, #4
 8003b2a:	d125      	bne.n	8003b78 <HAL_SUBGHZ_IRQHandler+0x8c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8003b2c:	f014 0f08 	tst.w	r4, #8
 8003b30:	d126      	bne.n	8003b80 <HAL_SUBGHZ_IRQHandler+0x94>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8003b32:	f014 0f10 	tst.w	r4, #16
 8003b36:	d127      	bne.n	8003b88 <HAL_SUBGHZ_IRQHandler+0x9c>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8003b38:	f014 0f20 	tst.w	r4, #32
 8003b3c:	d128      	bne.n	8003b90 <HAL_SUBGHZ_IRQHandler+0xa4>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8003b3e:	f014 0f40 	tst.w	r4, #64	; 0x40
 8003b42:	d129      	bne.n	8003b98 <HAL_SUBGHZ_IRQHandler+0xac>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8003b44:	f014 0f80 	tst.w	r4, #128	; 0x80
 8003b48:	d006      	beq.n	8003b58 <HAL_SUBGHZ_IRQHandler+0x6c>
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8003b4a:	f414 7f80 	tst.w	r4, #256	; 0x100
 8003b4e:	d027      	beq.n	8003ba0 <HAL_SUBGHZ_IRQHandler+0xb4>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8003b50:	2101      	movs	r1, #1
 8003b52:	4628      	mov	r0, r5
 8003b54:	f003 fb84 	bl	8007260 <HAL_SUBGHZ_CADStatusCallback>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8003b58:	f414 7f00 	tst.w	r4, #512	; 0x200
 8003b5c:	d125      	bne.n	8003baa <HAL_SUBGHZ_IRQHandler+0xbe>
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8003b5e:	f414 4f80 	tst.w	r4, #16384	; 0x4000
 8003b62:	d126      	bne.n	8003bb2 <HAL_SUBGHZ_IRQHandler+0xc6>
}
 8003b64:	b003      	add	sp, #12
 8003b66:	bd30      	pop	{r4, r5, pc}
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8003b68:	4628      	mov	r0, r5
 8003b6a:	f003 fb61 	bl	8007230 <HAL_SUBGHZ_TxCpltCallback>
 8003b6e:	e7d7      	b.n	8003b20 <HAL_SUBGHZ_IRQHandler+0x34>
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8003b70:	4628      	mov	r0, r5
 8003b72:	f003 fb65 	bl	8007240 <HAL_SUBGHZ_RxCpltCallback>
 8003b76:	e7d6      	b.n	8003b26 <HAL_SUBGHZ_IRQHandler+0x3a>
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8003b78:	4628      	mov	r0, r5
 8003b7a:	f003 fb95 	bl	80072a8 <HAL_SUBGHZ_PreambleDetectedCallback>
 8003b7e:	e7d5      	b.n	8003b2c <HAL_SUBGHZ_IRQHandler+0x40>
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8003b80:	4628      	mov	r0, r5
 8003b82:	f003 fb99 	bl	80072b8 <HAL_SUBGHZ_SyncWordValidCallback>
 8003b86:	e7d4      	b.n	8003b32 <HAL_SUBGHZ_IRQHandler+0x46>
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8003b88:	4628      	mov	r0, r5
 8003b8a:	f003 fb9d 	bl	80072c8 <HAL_SUBGHZ_HeaderValidCallback>
 8003b8e:	e7d3      	b.n	8003b38 <HAL_SUBGHZ_IRQHandler+0x4c>
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8003b90:	4628      	mov	r0, r5
 8003b92:	f003 fb81 	bl	8007298 <HAL_SUBGHZ_HeaderErrorCallback>
 8003b96:	e7d2      	b.n	8003b3e <HAL_SUBGHZ_IRQHandler+0x52>
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8003b98:	4628      	mov	r0, r5
 8003b9a:	f003 fb59 	bl	8007250 <HAL_SUBGHZ_CRCErrorCallback>
 8003b9e:	e7d1      	b.n	8003b44 <HAL_SUBGHZ_IRQHandler+0x58>
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8003ba0:	2100      	movs	r1, #0
 8003ba2:	4628      	mov	r0, r5
 8003ba4:	f003 fb5c 	bl	8007260 <HAL_SUBGHZ_CADStatusCallback>
 8003ba8:	e7d6      	b.n	8003b58 <HAL_SUBGHZ_IRQHandler+0x6c>
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8003baa:	4628      	mov	r0, r5
 8003bac:	f003 fb6a 	bl	8007284 <HAL_SUBGHZ_RxTxTimeoutCallback>
 8003bb0:	e7d5      	b.n	8003b5e <HAL_SUBGHZ_IRQHandler+0x72>
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8003bb2:	4628      	mov	r0, r5
 8003bb4:	f003 fb90 	bl	80072d8 <HAL_SUBGHZ_LrFhssHopCallback>
}
 8003bb8:	e7d4      	b.n	8003b64 <HAL_SUBGHZ_IRQHandler+0x78>
	...

08003bbc <HAL_SUBGHZ_WriteBuffer>:
{
 8003bbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bc0:	4605      	mov	r5, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003bc2:	7980      	ldrb	r0, [r0, #6]
 8003bc4:	fa5f f880 	uxtb.w	r8, r0
 8003bc8:	f1b8 0f01 	cmp.w	r8, #1
 8003bcc:	d138      	bne.n	8003c40 <HAL_SUBGHZ_WriteBuffer+0x84>
 8003bce:	460c      	mov	r4, r1
 8003bd0:	4617      	mov	r7, r2
 8003bd2:	461e      	mov	r6, r3
    __HAL_LOCK(hsubghz);
 8003bd4:	796b      	ldrb	r3, [r5, #5]
 8003bd6:	2b01      	cmp	r3, #1
 8003bd8:	d035      	beq.n	8003c46 <HAL_SUBGHZ_WriteBuffer+0x8a>
 8003bda:	2301      	movs	r3, #1
 8003bdc:	716b      	strb	r3, [r5, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003bde:	4628      	mov	r0, r5
 8003be0:	f7ff fe14 	bl	800380c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003be4:	4a19      	ldr	r2, [pc, #100]	; (8003c4c <HAL_SUBGHZ_WriteBuffer+0x90>)
 8003be6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003bea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003bee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8003bf2:	210e      	movs	r1, #14
 8003bf4:	4628      	mov	r0, r5
 8003bf6:	f7ff fd61 	bl	80036bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8003bfa:	4621      	mov	r1, r4
 8003bfc:	4628      	mov	r0, r5
 8003bfe:	f7ff fd5d 	bl	80036bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003c02:	2400      	movs	r4, #0
 8003c04:	e005      	b.n	8003c12 <HAL_SUBGHZ_WriteBuffer+0x56>
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003c06:	5d39      	ldrb	r1, [r7, r4]
 8003c08:	4628      	mov	r0, r5
 8003c0a:	f7ff fd57 	bl	80036bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003c0e:	3401      	adds	r4, #1
 8003c10:	b2a4      	uxth	r4, r4
 8003c12:	42b4      	cmp	r4, r6
 8003c14:	d3f7      	bcc.n	8003c06 <HAL_SUBGHZ_WriteBuffer+0x4a>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003c16:	4a0d      	ldr	r2, [pc, #52]	; (8003c4c <HAL_SUBGHZ_WriteBuffer+0x90>)
 8003c18:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003c1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c20:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003c24:	4628      	mov	r0, r5
 8003c26:	f7ff fdc5 	bl	80037b4 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003c2a:	68ab      	ldr	r3, [r5, #8]
 8003c2c:	b90b      	cbnz	r3, 8003c32 <HAL_SUBGHZ_WriteBuffer+0x76>
      status = HAL_OK;
 8003c2e:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003c32:	2301      	movs	r3, #1
 8003c34:	71ab      	strb	r3, [r5, #6]
    __HAL_UNLOCK(hsubghz);
 8003c36:	2300      	movs	r3, #0
 8003c38:	716b      	strb	r3, [r5, #5]
}
 8003c3a:	4640      	mov	r0, r8
 8003c3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003c40:	f04f 0802 	mov.w	r8, #2
 8003c44:	e7f9      	b.n	8003c3a <HAL_SUBGHZ_WriteBuffer+0x7e>
    __HAL_LOCK(hsubghz);
 8003c46:	f04f 0802 	mov.w	r8, #2
 8003c4a:	e7f6      	b.n	8003c3a <HAL_SUBGHZ_WriteBuffer+0x7e>
 8003c4c:	58000400 	.word	0x58000400

08003c50 <HAL_SUBGHZ_ReadBuffer>:
{
 8003c50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c54:	4606      	mov	r6, r0
  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003c56:	7980      	ldrb	r0, [r0, #6]
 8003c58:	fa5f f880 	uxtb.w	r8, r0
 8003c5c:	f1b8 0f01 	cmp.w	r8, #1
 8003c60:	d13d      	bne.n	8003cde <HAL_SUBGHZ_ReadBuffer+0x8e>
 8003c62:	460c      	mov	r4, r1
 8003c64:	4615      	mov	r5, r2
 8003c66:	461f      	mov	r7, r3
    __HAL_LOCK(hsubghz);
 8003c68:	7973      	ldrb	r3, [r6, #5]
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d03a      	beq.n	8003ce4 <HAL_SUBGHZ_ReadBuffer+0x94>
 8003c6e:	2301      	movs	r3, #1
 8003c70:	7173      	strb	r3, [r6, #5]
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003c72:	4630      	mov	r0, r6
 8003c74:	f7ff fdca 	bl	800380c <SUBGHZ_CheckDeviceReady>
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003c78:	4a1c      	ldr	r2, [pc, #112]	; (8003cec <HAL_SUBGHZ_ReadBuffer+0x9c>)
 8003c7a:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003c7e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8003c82:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8003c86:	211e      	movs	r1, #30
 8003c88:	4630      	mov	r0, r6
 8003c8a:	f7ff fd17 	bl	80036bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8003c8e:	4621      	mov	r1, r4
 8003c90:	4630      	mov	r0, r6
 8003c92:	f7ff fd13 	bl	80036bc <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8003c96:	2100      	movs	r1, #0
 8003c98:	4630      	mov	r0, r6
 8003c9a:	f7ff fd0f 	bl	80036bc <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003c9e:	2400      	movs	r4, #0
 8003ca0:	e006      	b.n	8003cb0 <HAL_SUBGHZ_ReadBuffer+0x60>
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003ca2:	4629      	mov	r1, r5
 8003ca4:	4630      	mov	r0, r6
 8003ca6:	f7ff fd45 	bl	8003734 <SUBGHZSPI_Receive>
      pData++;
 8003caa:	3501      	adds	r5, #1
    for (uint16_t i = 0U; i < Size; i++)
 8003cac:	3401      	adds	r4, #1
 8003cae:	b2a4      	uxth	r4, r4
 8003cb0:	42bc      	cmp	r4, r7
 8003cb2:	d3f6      	bcc.n	8003ca2 <HAL_SUBGHZ_ReadBuffer+0x52>
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8003cb4:	4a0d      	ldr	r2, [pc, #52]	; (8003cec <HAL_SUBGHZ_ReadBuffer+0x9c>)
 8003cb6:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 8003cba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003cbe:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003cc2:	4630      	mov	r0, r6
 8003cc4:	f7ff fd76 	bl	80037b4 <SUBGHZ_WaitOnBusy>
    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003cc8:	68b3      	ldr	r3, [r6, #8]
 8003cca:	b90b      	cbnz	r3, 8003cd0 <HAL_SUBGHZ_ReadBuffer+0x80>
      status = HAL_OK;
 8003ccc:	f04f 0800 	mov.w	r8, #0
    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	71b3      	strb	r3, [r6, #6]
    __HAL_UNLOCK(hsubghz);
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	7173      	strb	r3, [r6, #5]
}
 8003cd8:	4640      	mov	r0, r8
 8003cda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8003cde:	f04f 0802 	mov.w	r8, #2
 8003ce2:	e7f9      	b.n	8003cd8 <HAL_SUBGHZ_ReadBuffer+0x88>
    __HAL_LOCK(hsubghz);
 8003ce4:	f04f 0802 	mov.w	r8, #2
 8003ce8:	e7f6      	b.n	8003cd8 <HAL_SUBGHZ_ReadBuffer+0x88>
 8003cea:	bf00      	nop
 8003cec:	58000400 	.word	0x58000400

08003cf0 <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8003cf0:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf2:	e852 3f00 	ldrex	r3, [r2]
 8003cf6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfa:	e842 3100 	strex	r1, r3, [r2]
 8003cfe:	2900      	cmp	r1, #0
 8003d00:	d1f6      	bne.n	8003cf0 <UART_EndTxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8003d02:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d04:	f102 0308 	add.w	r3, r2, #8
 8003d08:	e853 3f00 	ldrex	r3, [r3]
 8003d0c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d10:	3208      	adds	r2, #8
 8003d12:	e842 3100 	strex	r1, r3, [r2]
 8003d16:	2900      	cmp	r1, #0
 8003d18:	d1f3      	bne.n	8003d02 <UART_EndTxTransfer+0x12>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d1a:	2320      	movs	r3, #32
 8003d1c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
}
 8003d20:	4770      	bx	lr

08003d22 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d22:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d24:	e852 3f00 	ldrex	r3, [r2]
 8003d28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d2c:	e842 3100 	strex	r1, r3, [r2]
 8003d30:	2900      	cmp	r1, #0
 8003d32:	d1f6      	bne.n	8003d22 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003d34:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d36:	f102 0308 	add.w	r3, r2, #8
 8003d3a:	e853 3f00 	ldrex	r3, [r3]
 8003d3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d42:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d46:	3208      	adds	r2, #8
 8003d48:	e842 3100 	strex	r1, r3, [r2]
 8003d4c:	2900      	cmp	r1, #0
 8003d4e:	d1f1      	bne.n	8003d34 <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d50:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d006      	beq.n	8003d64 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d56:	2320      	movs	r3, #32
 8003d58:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003d60:	6743      	str	r3, [r0, #116]	; 0x74
}
 8003d62:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d64:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d66:	e852 3f00 	ldrex	r3, [r2]
 8003d6a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6e:	e842 3100 	strex	r1, r3, [r2]
 8003d72:	2900      	cmp	r1, #0
 8003d74:	d1f6      	bne.n	8003d64 <UART_EndRxTransfer+0x42>
 8003d76:	e7ee      	b.n	8003d56 <UART_EndRxTransfer+0x34>

08003d78 <HAL_UART_Transmit_DMA>:
{
 8003d78:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003d7a:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8003d7e:	2a20      	cmp	r2, #32
 8003d80:	d13d      	bne.n	8003dfe <HAL_UART_Transmit_DMA+0x86>
{
 8003d82:	b510      	push	{r4, lr}
 8003d84:	4604      	mov	r4, r0
    if ((pData == NULL) || (Size == 0U))
 8003d86:	2900      	cmp	r1, #0
 8003d88:	d03b      	beq.n	8003e02 <HAL_UART_Transmit_DMA+0x8a>
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d03b      	beq.n	8003e06 <HAL_UART_Transmit_DMA+0x8e>
    huart->pTxBuffPtr  = pData;
 8003d8e:	6501      	str	r1, [r0, #80]	; 0x50
    huart->TxXferSize  = Size;
 8003d90:	f8a0 3054 	strh.w	r3, [r0, #84]	; 0x54
    huart->TxXferCount = Size;
 8003d94:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f8c0 2090 	str.w	r2, [r0, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d9e:	2221      	movs	r2, #33	; 0x21
 8003da0:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if (huart->hdmatx != NULL)
 8003da4:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8003da6:	b1ca      	cbz	r2, 8003ddc <HAL_UART_Transmit_DMA+0x64>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003da8:	4918      	ldr	r1, [pc, #96]	; (8003e0c <HAL_UART_Transmit_DMA+0x94>)
 8003daa:	62d1      	str	r1, [r2, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003dac:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8003dae:	4918      	ldr	r1, [pc, #96]	; (8003e10 <HAL_UART_Transmit_DMA+0x98>)
 8003db0:	6311      	str	r1, [r2, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003db2:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8003db4:	4917      	ldr	r1, [pc, #92]	; (8003e14 <HAL_UART_Transmit_DMA+0x9c>)
 8003db6:	6351      	str	r1, [r2, #52]	; 0x34
      huart->hdmatx->XferAbortCallback = NULL;
 8003db8:	6fc2      	ldr	r2, [r0, #124]	; 0x7c
 8003dba:	2100      	movs	r1, #0
 8003dbc:	6391      	str	r1, [r2, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8003dbe:	6802      	ldr	r2, [r0, #0]
 8003dc0:	3228      	adds	r2, #40	; 0x28
 8003dc2:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8003dc4:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 8003dc6:	f7fd ff99 	bl	8001cfc <HAL_DMA_Start_IT>
 8003dca:	b138      	cbz	r0, 8003ddc <HAL_UART_Transmit_DMA+0x64>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003dcc:	2310      	movs	r3, #16
 8003dce:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        huart->gState = HAL_UART_STATE_READY;
 8003dd2:	2320      	movs	r3, #32
 8003dd4:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
        return HAL_ERROR;
 8003dd8:	2001      	movs	r0, #1
 8003dda:	e00f      	b.n	8003dfc <HAL_UART_Transmit_DMA+0x84>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8003ddc:	6823      	ldr	r3, [r4, #0]
 8003dde:	2240      	movs	r2, #64	; 0x40
 8003de0:	621a      	str	r2, [r3, #32]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003de2:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003de4:	f102 0308 	add.w	r3, r2, #8
 8003de8:	e853 3f00 	ldrex	r3, [r3]
 8003dec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df0:	3208      	adds	r2, #8
 8003df2:	e842 3100 	strex	r1, r3, [r2]
 8003df6:	2900      	cmp	r1, #0
 8003df8:	d1f3      	bne.n	8003de2 <HAL_UART_Transmit_DMA+0x6a>
    return HAL_OK;
 8003dfa:	2000      	movs	r0, #0
}
 8003dfc:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8003dfe:	2002      	movs	r0, #2
}
 8003e00:	4770      	bx	lr
      return HAL_ERROR;
 8003e02:	2001      	movs	r0, #1
 8003e04:	e7fa      	b.n	8003dfc <HAL_UART_Transmit_DMA+0x84>
 8003e06:	2001      	movs	r0, #1
 8003e08:	e7f8      	b.n	8003dfc <HAL_UART_Transmit_DMA+0x84>
 8003e0a:	bf00      	nop
 8003e0c:	08003e19 	.word	0x08003e19
 8003e10:	08003e87 	.word	0x08003e87
 8003e14:	08003e93 	.word	0x08003e93

08003e18 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003e18:	b508      	push	{r3, lr}
 8003e1a:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e1c:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f013 0f20 	tst.w	r3, #32
 8003e26:	d118      	bne.n	8003e5a <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003e2e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e30:	f102 0308 	add.w	r3, r2, #8
 8003e34:	e853 3f00 	ldrex	r3, [r3]
 8003e38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e3c:	3208      	adds	r2, #8
 8003e3e:	e842 3100 	strex	r1, r3, [r2]
 8003e42:	2900      	cmp	r1, #0
 8003e44:	d1f3      	bne.n	8003e2e <UART_DMATransmitCplt+0x16>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e46:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e48:	e852 3f00 	ldrex	r3, [r2]
 8003e4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e50:	e842 3100 	strex	r1, r3, [r2]
 8003e54:	2900      	cmp	r1, #0
 8003e56:	d1f6      	bne.n	8003e46 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003e58:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8003e5a:	f7fd f8f3 	bl	8001044 <HAL_UART_TxCpltCallback>
}
 8003e5e:	e7fb      	b.n	8003e58 <UART_DMATransmitCplt+0x40>

08003e60 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e60:	b508      	push	{r3, lr}
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003e62:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e64:	e852 3f00 	ldrex	r3, [r2]
 8003e68:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e6c:	e842 3100 	strex	r1, r3, [r2]
 8003e70:	2900      	cmp	r1, #0
 8003e72:	d1f6      	bne.n	8003e62 <UART_EndTransmit_IT+0x2>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e74:	2320      	movs	r3, #32
 8003e76:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	6783      	str	r3, [r0, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e7e:	f7fd f8e1 	bl	8001044 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e82:	bd08      	pop	{r3, pc}

08003e84 <HAL_UART_TxHalfCpltCallback>:
}
 8003e84:	4770      	bx	lr

08003e86 <UART_DMATxHalfCplt>:
{
 8003e86:	b508      	push	{r3, lr}
  HAL_UART_TxHalfCpltCallback(huart);
 8003e88:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8003e8a:	f7ff fffb 	bl	8003e84 <HAL_UART_TxHalfCpltCallback>
}
 8003e8e:	bd08      	pop	{r3, pc}

08003e90 <HAL_UART_ErrorCallback>:
}
 8003e90:	4770      	bx	lr

08003e92 <UART_DMAError>:
{
 8003e92:	b538      	push	{r3, r4, r5, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003e94:	6a84      	ldr	r4, [r0, #40]	; 0x28
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8003e96:	f8d4 2088 	ldr.w	r2, [r4, #136]	; 0x88
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8003e9a:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	689b      	ldr	r3, [r3, #8]
 8003ea2:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003ea6:	d001      	beq.n	8003eac <UART_DMAError+0x1a>
 8003ea8:	2a21      	cmp	r2, #33	; 0x21
 8003eaa:	d010      	beq.n	8003ece <UART_DMAError+0x3c>
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8003eac:	6823      	ldr	r3, [r4, #0]
 8003eae:	689b      	ldr	r3, [r3, #8]
 8003eb0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003eb4:	d001      	beq.n	8003eba <UART_DMAError+0x28>
 8003eb6:	2d22      	cmp	r5, #34	; 0x22
 8003eb8:	d010      	beq.n	8003edc <UART_DMAError+0x4a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003eba:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8003ebe:	f043 0310 	orr.w	r3, r3, #16
 8003ec2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
  HAL_UART_ErrorCallback(huart);
 8003ec6:	4620      	mov	r0, r4
 8003ec8:	f7ff ffe2 	bl	8003e90 <HAL_UART_ErrorCallback>
}
 8003ecc:	bd38      	pop	{r3, r4, r5, pc}
    huart->TxXferCount = 0U;
 8003ece:	2300      	movs	r3, #0
 8003ed0:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	f7ff ff0b 	bl	8003cf0 <UART_EndTxTransfer>
 8003eda:	e7e7      	b.n	8003eac <UART_DMAError+0x1a>
    huart->RxXferCount = 0U;
 8003edc:	2300      	movs	r3, #0
 8003ede:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8003ee2:	4620      	mov	r0, r4
 8003ee4:	f7ff ff1d 	bl	8003d22 <UART_EndRxTransfer>
 8003ee8:	e7e7      	b.n	8003eba <UART_DMAError+0x28>

08003eea <UART_DMAAbortOnError>:
{
 8003eea:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003eec:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8003ef4:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
  HAL_UART_ErrorCallback(huart);
 8003ef8:	f7ff ffca 	bl	8003e90 <HAL_UART_ErrorCallback>
}
 8003efc:	bd08      	pop	{r3, pc}

08003efe <HAL_UARTEx_RxEventCallback>:
}
 8003efe:	4770      	bx	lr

08003f00 <HAL_UART_IRQHandler>:
{
 8003f00:	b570      	push	{r4, r5, r6, lr}
 8003f02:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003f04:	6801      	ldr	r1, [r0, #0]
 8003f06:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003f08:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003f0a:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8003f0c:	f640 020f 	movw	r2, #2063	; 0x80f
  if (errorflags == 0U)
 8003f10:	401a      	ands	r2, r3
 8003f12:	d108      	bne.n	8003f26 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8003f14:	f013 0f20 	tst.w	r3, #32
 8003f18:	d005      	beq.n	8003f26 <HAL_UART_IRQHandler+0x26>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8003f1a:	f010 0f20 	tst.w	r0, #32
 8003f1e:	d134      	bne.n	8003f8a <HAL_UART_IRQHandler+0x8a>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8003f20:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8003f24:	d131      	bne.n	8003f8a <HAL_UART_IRQHandler+0x8a>
  if ((errorflags != 0U)
 8003f26:	b12a      	cbz	r2, 8003f34 <HAL_UART_IRQHandler+0x34>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8003f28:	4a99      	ldr	r2, [pc, #612]	; (8004190 <HAL_UART_IRQHandler+0x290>)
 8003f2a:	402a      	ands	r2, r5
 8003f2c:	d133      	bne.n	8003f96 <HAL_UART_IRQHandler+0x96>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8003f2e:	4e99      	ldr	r6, [pc, #612]	; (8004194 <HAL_UART_IRQHandler+0x294>)
 8003f30:	4230      	tst	r0, r6
 8003f32:	d130      	bne.n	8003f96 <HAL_UART_IRQHandler+0x96>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f34:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8003f36:	2a01      	cmp	r2, #1
 8003f38:	f000 80c6 	beq.w	80040c8 <HAL_UART_IRQHandler+0x1c8>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003f3c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8003f40:	d003      	beq.n	8003f4a <HAL_UART_IRQHandler+0x4a>
 8003f42:	f415 0f80 	tst.w	r5, #4194304	; 0x400000
 8003f46:	f040 8165 	bne.w	8004214 <HAL_UART_IRQHandler+0x314>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8003f4a:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003f4e:	d007      	beq.n	8003f60 <HAL_UART_IRQHandler+0x60>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8003f50:	f010 0f80 	tst.w	r0, #128	; 0x80
 8003f54:	f040 8165 	bne.w	8004222 <HAL_UART_IRQHandler+0x322>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8003f58:	f415 0f00 	tst.w	r5, #8388608	; 0x800000
 8003f5c:	f040 8161 	bne.w	8004222 <HAL_UART_IRQHandler+0x322>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f60:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003f64:	d003      	beq.n	8003f6e <HAL_UART_IRQHandler+0x6e>
 8003f66:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003f6a:	f040 8161 	bne.w	8004230 <HAL_UART_IRQHandler+0x330>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8003f6e:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8003f72:	d003      	beq.n	8003f7c <HAL_UART_IRQHandler+0x7c>
 8003f74:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8003f78:	f040 815e 	bne.w	8004238 <HAL_UART_IRQHandler+0x338>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8003f7c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8003f80:	d002      	beq.n	8003f88 <HAL_UART_IRQHandler+0x88>
 8003f82:	2800      	cmp	r0, #0
 8003f84:	f2c0 815c 	blt.w	8004240 <HAL_UART_IRQHandler+0x340>
}
 8003f88:	bd70      	pop	{r4, r5, r6, pc}
      if (huart->RxISR != NULL)
 8003f8a:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d0fb      	beq.n	8003f88 <HAL_UART_IRQHandler+0x88>
        huart->RxISR(huart);
 8003f90:	4620      	mov	r0, r4
 8003f92:	4798      	blx	r3
      return;
 8003f94:	e7f8      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003f96:	f013 0f01 	tst.w	r3, #1
 8003f9a:	d009      	beq.n	8003fb0 <HAL_UART_IRQHandler+0xb0>
 8003f9c:	f410 7f80 	tst.w	r0, #256	; 0x100
 8003fa0:	d006      	beq.n	8003fb0 <HAL_UART_IRQHandler+0xb0>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003fa2:	2601      	movs	r6, #1
 8003fa4:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003fa6:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8003faa:	4331      	orrs	r1, r6
 8003fac:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003fb0:	f013 0f02 	tst.w	r3, #2
 8003fb4:	d00b      	beq.n	8003fce <HAL_UART_IRQHandler+0xce>
 8003fb6:	f015 0f01 	tst.w	r5, #1
 8003fba:	d008      	beq.n	8003fce <HAL_UART_IRQHandler+0xce>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003fbc:	6821      	ldr	r1, [r4, #0]
 8003fbe:	2602      	movs	r6, #2
 8003fc0:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003fc2:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8003fc6:	f041 0104 	orr.w	r1, r1, #4
 8003fca:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003fce:	f013 0f04 	tst.w	r3, #4
 8003fd2:	d00b      	beq.n	8003fec <HAL_UART_IRQHandler+0xec>
 8003fd4:	f015 0f01 	tst.w	r5, #1
 8003fd8:	d008      	beq.n	8003fec <HAL_UART_IRQHandler+0xec>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003fda:	6821      	ldr	r1, [r4, #0]
 8003fdc:	2604      	movs	r6, #4
 8003fde:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003fe0:	f8d4 1090 	ldr.w	r1, [r4, #144]	; 0x90
 8003fe4:	f041 0102 	orr.w	r1, r1, #2
 8003fe8:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003fec:	f013 0f08 	tst.w	r3, #8
 8003ff0:	d00b      	beq.n	800400a <HAL_UART_IRQHandler+0x10a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8003ff2:	f010 0f20 	tst.w	r0, #32
 8003ff6:	d100      	bne.n	8003ffa <HAL_UART_IRQHandler+0xfa>
 8003ff8:	b13a      	cbz	r2, 800400a <HAL_UART_IRQHandler+0x10a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ffa:	6822      	ldr	r2, [r4, #0]
 8003ffc:	2108      	movs	r1, #8
 8003ffe:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004000:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8004004:	430a      	orrs	r2, r1
 8004006:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800400a:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800400e:	d00c      	beq.n	800402a <HAL_UART_IRQHandler+0x12a>
 8004010:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 8004014:	d009      	beq.n	800402a <HAL_UART_IRQHandler+0x12a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004016:	6822      	ldr	r2, [r4, #0]
 8004018:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800401c:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800401e:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8004022:	f042 0220 	orr.w	r2, r2, #32
 8004026:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800402a:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 800402e:	2a00      	cmp	r2, #0
 8004030:	d0aa      	beq.n	8003f88 <HAL_UART_IRQHandler+0x88>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004032:	f013 0f20 	tst.w	r3, #32
 8004036:	d009      	beq.n	800404c <HAL_UART_IRQHandler+0x14c>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004038:	f010 0f20 	tst.w	r0, #32
 800403c:	d102      	bne.n	8004044 <HAL_UART_IRQHandler+0x144>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800403e:	f015 5f80 	tst.w	r5, #268435456	; 0x10000000
 8004042:	d003      	beq.n	800404c <HAL_UART_IRQHandler+0x14c>
        if (huart->RxISR != NULL)
 8004044:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004046:	b10b      	cbz	r3, 800404c <HAL_UART_IRQHandler+0x14c>
          huart->RxISR(huart);
 8004048:	4620      	mov	r0, r4
 800404a:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 800404c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004050:	6823      	ldr	r3, [r4, #0]
 8004052:	689b      	ldr	r3, [r3, #8]
 8004054:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004058:	d102      	bne.n	8004060 <HAL_UART_IRQHandler+0x160>
 800405a:	f012 0f28 	tst.w	r2, #40	; 0x28
 800405e:	d02c      	beq.n	80040ba <HAL_UART_IRQHandler+0x1ba>
        UART_EndRxTransfer(huart);
 8004060:	4620      	mov	r0, r4
 8004062:	f7ff fe5e 	bl	8003d22 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004066:	6823      	ldr	r3, [r4, #0]
 8004068:	689b      	ldr	r3, [r3, #8]
 800406a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800406e:	d020      	beq.n	80040b2 <HAL_UART_IRQHandler+0x1b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004070:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004072:	f102 0308 	add.w	r3, r2, #8
 8004076:	e853 3f00 	ldrex	r3, [r3]
 800407a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800407e:	3208      	adds	r2, #8
 8004080:	e842 3100 	strex	r1, r3, [r2]
 8004084:	2900      	cmp	r1, #0
 8004086:	d1f3      	bne.n	8004070 <HAL_UART_IRQHandler+0x170>
          if (huart->hdmarx != NULL)
 8004088:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 800408c:	b16b      	cbz	r3, 80040aa <HAL_UART_IRQHandler+0x1aa>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800408e:	4a42      	ldr	r2, [pc, #264]	; (8004198 <HAL_UART_IRQHandler+0x298>)
 8004090:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004092:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8004096:	f7fd feb7 	bl	8001e08 <HAL_DMA_Abort_IT>
 800409a:	2800      	cmp	r0, #0
 800409c:	f43f af74 	beq.w	8003f88 <HAL_UART_IRQHandler+0x88>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80040a0:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80040a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80040a6:	4798      	blx	r3
 80040a8:	e76e      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
            HAL_UART_ErrorCallback(huart);
 80040aa:	4620      	mov	r0, r4
 80040ac:	f7ff fef0 	bl	8003e90 <HAL_UART_ErrorCallback>
 80040b0:	e76a      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
          HAL_UART_ErrorCallback(huart);
 80040b2:	4620      	mov	r0, r4
 80040b4:	f7ff feec 	bl	8003e90 <HAL_UART_ErrorCallback>
 80040b8:	e766      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
        HAL_UART_ErrorCallback(huart);
 80040ba:	4620      	mov	r0, r4
 80040bc:	f7ff fee8 	bl	8003e90 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040c0:	2300      	movs	r3, #0
 80040c2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
    return;
 80040c6:	e75f      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80040c8:	f013 0f10 	tst.w	r3, #16
 80040cc:	f43f af36 	beq.w	8003f3c <HAL_UART_IRQHandler+0x3c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80040d0:	f010 0f10 	tst.w	r0, #16
 80040d4:	f43f af32 	beq.w	8003f3c <HAL_UART_IRQHandler+0x3c>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80040d8:	2310      	movs	r3, #16
 80040da:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80040dc:	6823      	ldr	r3, [r4, #0]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f013 0f40 	tst.w	r3, #64	; 0x40
 80040e4:	d05a      	beq.n	800419c <HAL_UART_IRQHandler+0x29c>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80040e6:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 80040ea:	6813      	ldr	r3, [r2, #0]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	f43f af49 	beq.w	8003f88 <HAL_UART_IRQHandler+0x88>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80040f6:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80040fa:	4299      	cmp	r1, r3
 80040fc:	f67f af44 	bls.w	8003f88 <HAL_UART_IRQHandler+0x88>
        huart->RxXferCount = nb_remaining_rx_data;
 8004100:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004104:	6813      	ldr	r3, [r2, #0]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f013 0f20 	tst.w	r3, #32
 800410c:	d132      	bne.n	8004174 <HAL_UART_IRQHandler+0x274>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800410e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004110:	e852 3f00 	ldrex	r3, [r2]
 8004114:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004118:	e842 3100 	strex	r1, r3, [r2]
 800411c:	2900      	cmp	r1, #0
 800411e:	d1f6      	bne.n	800410e <HAL_UART_IRQHandler+0x20e>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004120:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004122:	f102 0308 	add.w	r3, r2, #8
 8004126:	e853 3f00 	ldrex	r3, [r3]
 800412a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800412e:	3208      	adds	r2, #8
 8004130:	e842 3100 	strex	r1, r3, [r2]
 8004134:	2900      	cmp	r1, #0
 8004136:	d1f3      	bne.n	8004120 <HAL_UART_IRQHandler+0x220>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004138:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413a:	f102 0308 	add.w	r3, r2, #8
 800413e:	e853 3f00 	ldrex	r3, [r3]
 8004142:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004146:	3208      	adds	r2, #8
 8004148:	e842 3100 	strex	r1, r3, [r2]
 800414c:	2900      	cmp	r1, #0
 800414e:	d1f3      	bne.n	8004138 <HAL_UART_IRQHandler+0x238>
          huart->RxState = HAL_UART_STATE_READY;
 8004150:	2320      	movs	r3, #32
 8004152:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004156:	2300      	movs	r3, #0
 8004158:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800415a:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800415c:	e852 3f00 	ldrex	r3, [r2]
 8004160:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004164:	e842 3100 	strex	r1, r3, [r2]
 8004168:	2900      	cmp	r1, #0
 800416a:	d1f6      	bne.n	800415a <HAL_UART_IRQHandler+0x25a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 800416c:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8004170:	f7fd fe10 	bl	8001d94 <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004174:	2302      	movs	r3, #2
 8004176:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004178:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800417c:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004180:	b29b      	uxth	r3, r3
 8004182:	1ac9      	subs	r1, r1, r3
 8004184:	b289      	uxth	r1, r1
 8004186:	4620      	mov	r0, r4
 8004188:	f7ff feb9 	bl	8003efe <HAL_UARTEx_RxEventCallback>
      return;
 800418c:	e6fc      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
 800418e:	bf00      	nop
 8004190:	10000001 	.word	0x10000001
 8004194:	04000120 	.word	0x04000120
 8004198:	08003eeb 	.word	0x08003eeb
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800419c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 80041a0:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	1ac9      	subs	r1, r1, r3
 80041a8:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80041aa:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f43f aee9 	beq.w	8003f88 <HAL_UART_IRQHandler+0x88>
          && (nb_rx_data > 0U))
 80041b6:	2900      	cmp	r1, #0
 80041b8:	f43f aee6 	beq.w	8003f88 <HAL_UART_IRQHandler+0x88>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80041bc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041be:	e852 3f00 	ldrex	r3, [r2]
 80041c2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041c6:	e842 3000 	strex	r0, r3, [r2]
 80041ca:	2800      	cmp	r0, #0
 80041cc:	d1f6      	bne.n	80041bc <HAL_UART_IRQHandler+0x2bc>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80041ce:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d0:	f102 0308 	add.w	r3, r2, #8
 80041d4:	e853 3f00 	ldrex	r3, [r3]
 80041d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80041dc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e0:	3208      	adds	r2, #8
 80041e2:	e842 3000 	strex	r0, r3, [r2]
 80041e6:	2800      	cmp	r0, #0
 80041e8:	d1f1      	bne.n	80041ce <HAL_UART_IRQHandler+0x2ce>
        huart->RxState = HAL_UART_STATE_READY;
 80041ea:	2320      	movs	r3, #32
 80041ec:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f0:	2300      	movs	r3, #0
 80041f2:	66e3      	str	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 80041f4:	6763      	str	r3, [r4, #116]	; 0x74
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041f6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041f8:	e852 3f00 	ldrex	r3, [r2]
 80041fc:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004200:	e842 3000 	strex	r0, r3, [r2]
 8004204:	2800      	cmp	r0, #0
 8004206:	d1f6      	bne.n	80041f6 <HAL_UART_IRQHandler+0x2f6>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004208:	2302      	movs	r3, #2
 800420a:	6723      	str	r3, [r4, #112]	; 0x70
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800420c:	4620      	mov	r0, r4
 800420e:	f7ff fe76 	bl	8003efe <HAL_UARTEx_RxEventCallback>
      return;
 8004212:	e6b9      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004214:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004218:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 800421a:	4620      	mov	r0, r4
 800421c:	f000 fe60 	bl	8004ee0 <HAL_UARTEx_WakeupCallback>
    return;
 8004220:	e6b2      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
    if (huart->TxISR != NULL)
 8004222:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8004224:	2b00      	cmp	r3, #0
 8004226:	f43f aeaf 	beq.w	8003f88 <HAL_UART_IRQHandler+0x88>
      huart->TxISR(huart);
 800422a:	4620      	mov	r0, r4
 800422c:	4798      	blx	r3
    return;
 800422e:	e6ab      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
    UART_EndTransmit_IT(huart);
 8004230:	4620      	mov	r0, r4
 8004232:	f7ff fe15 	bl	8003e60 <UART_EndTransmit_IT>
    return;
 8004236:	e6a7      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8004238:	4620      	mov	r0, r4
 800423a:	f000 fe53 	bl	8004ee4 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 800423e:	e6a3      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8004240:	4620      	mov	r0, r4
 8004242:	f000 fe4e 	bl	8004ee2 <HAL_UARTEx_RxFifoFullCallback>
    return;
 8004246:	e69f      	b.n	8003f88 <HAL_UART_IRQHandler+0x88>

08004248 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004248:	b508      	push	{r3, lr}
  uint16_t uhMask = huart->Mask;
 800424a:	f8b0 3060 	ldrh.w	r3, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800424e:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8004252:	2a22      	cmp	r2, #34	; 0x22
 8004254:	d005      	beq.n	8004262 <UART_RxISR_8BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004256:	6802      	ldr	r2, [r0, #0]
 8004258:	6993      	ldr	r3, [r2, #24]
 800425a:	f043 0308 	orr.w	r3, r3, #8
 800425e:	6193      	str	r3, [r2, #24]
  }
}
 8004260:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004262:	6802      	ldr	r2, [r0, #0]
 8004264:	6a51      	ldr	r1, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004266:	b2db      	uxtb	r3, r3
 8004268:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800426a:	400b      	ands	r3, r1
 800426c:	7013      	strb	r3, [r2, #0]
    huart->pRxBuffPtr++;
 800426e:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8004270:	3301      	adds	r3, #1
 8004272:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8004274:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004278:	b29b      	uxth	r3, r3
 800427a:	3b01      	subs	r3, #1
 800427c:	b29b      	uxth	r3, r3
 800427e:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 8004282:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004286:	b29b      	uxth	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d1e9      	bne.n	8004260 <UART_RxISR_8BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800428c:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800428e:	e852 3f00 	ldrex	r3, [r2]
 8004292:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004296:	e842 3100 	strex	r1, r3, [r2]
 800429a:	2900      	cmp	r1, #0
 800429c:	d1f6      	bne.n	800428c <UART_RxISR_8BIT+0x44>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800429e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042a0:	f102 0308 	add.w	r3, r2, #8
 80042a4:	e853 3f00 	ldrex	r3, [r3]
 80042a8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042ac:	3208      	adds	r2, #8
 80042ae:	e842 3100 	strex	r1, r3, [r2]
 80042b2:	2900      	cmp	r1, #0
 80042b4:	d1f3      	bne.n	800429e <UART_RxISR_8BIT+0x56>
      huart->RxState = HAL_UART_STATE_READY;
 80042b6:	2320      	movs	r3, #32
 80042b8:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 80042bc:	2300      	movs	r3, #0
 80042be:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042c0:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80042c2:	6803      	ldr	r3, [r0, #0]
 80042c4:	4a16      	ldr	r2, [pc, #88]	; (8004320 <UART_RxISR_8BIT+0xd8>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d00c      	beq.n	80042e4 <UART_RxISR_8BIT+0x9c>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80042ca:	685b      	ldr	r3, [r3, #4]
 80042cc:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80042d0:	d008      	beq.n	80042e4 <UART_RxISR_8BIT+0x9c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80042d2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d4:	e852 3f00 	ldrex	r3, [r2]
 80042d8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042dc:	e842 3100 	strex	r1, r3, [r2]
 80042e0:	2900      	cmp	r1, #0
 80042e2:	d1f6      	bne.n	80042d2 <UART_RxISR_8BIT+0x8a>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042e4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d116      	bne.n	8004318 <UART_RxISR_8BIT+0xd0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042ea:	2300      	movs	r3, #0
 80042ec:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042ee:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f0:	e852 3f00 	ldrex	r3, [r2]
 80042f4:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f8:	e842 3100 	strex	r1, r3, [r2]
 80042fc:	2900      	cmp	r1, #0
 80042fe:	d1f6      	bne.n	80042ee <UART_RxISR_8BIT+0xa6>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004300:	6803      	ldr	r3, [r0, #0]
 8004302:	69da      	ldr	r2, [r3, #28]
 8004304:	f012 0f10 	tst.w	r2, #16
 8004308:	d001      	beq.n	800430e <UART_RxISR_8BIT+0xc6>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800430a:	2210      	movs	r2, #16
 800430c:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800430e:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8004312:	f7ff fdf4 	bl	8003efe <HAL_UARTEx_RxEventCallback>
 8004316:	e7a3      	b.n	8004260 <UART_RxISR_8BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 8004318:	f7fc fea4 	bl	8001064 <HAL_UART_RxCpltCallback>
 800431c:	e7a0      	b.n	8004260 <UART_RxISR_8BIT+0x18>
 800431e:	bf00      	nop
 8004320:	40008000 	.word	0x40008000

08004324 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8004324:	b508      	push	{r3, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8004326:	f8b0 2060 	ldrh.w	r2, [r0, #96]	; 0x60
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800432a:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 800432e:	2b22      	cmp	r3, #34	; 0x22
 8004330:	d005      	beq.n	800433e <UART_RxISR_16BIT+0x1a>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004332:	6802      	ldr	r2, [r0, #0]
 8004334:	6993      	ldr	r3, [r2, #24]
 8004336:	f043 0308 	orr.w	r3, r3, #8
 800433a:	6193      	str	r3, [r2, #24]
  }
}
 800433c:	bd08      	pop	{r3, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800433e:	6803      	ldr	r3, [r0, #0]
 8004340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8004342:	6d81      	ldr	r1, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8004344:	4013      	ands	r3, r2
 8004346:	800b      	strh	r3, [r1, #0]
    huart->pRxBuffPtr += 2U;
 8004348:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800434a:	3302      	adds	r3, #2
 800434c:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 800434e:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004352:	b29b      	uxth	r3, r3
 8004354:	3b01      	subs	r3, #1
 8004356:	b29b      	uxth	r3, r3
 8004358:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    if (huart->RxXferCount == 0U)
 800435c:	f8b0 305e 	ldrh.w	r3, [r0, #94]	; 0x5e
 8004360:	b29b      	uxth	r3, r3
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1ea      	bne.n	800433c <UART_RxISR_16BIT+0x18>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004366:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004368:	e852 3f00 	ldrex	r3, [r2]
 800436c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004370:	e842 3100 	strex	r1, r3, [r2]
 8004374:	2900      	cmp	r1, #0
 8004376:	d1f6      	bne.n	8004366 <UART_RxISR_16BIT+0x42>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004378:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800437a:	f102 0308 	add.w	r3, r2, #8
 800437e:	e853 3f00 	ldrex	r3, [r3]
 8004382:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004386:	3208      	adds	r2, #8
 8004388:	e842 3100 	strex	r1, r3, [r2]
 800438c:	2900      	cmp	r1, #0
 800438e:	d1f3      	bne.n	8004378 <UART_RxISR_16BIT+0x54>
      huart->RxState = HAL_UART_STATE_READY;
 8004390:	2320      	movs	r3, #32
 8004392:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
      huart->RxISR = NULL;
 8004396:	2300      	movs	r3, #0
 8004398:	6743      	str	r3, [r0, #116]	; 0x74
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800439a:	6703      	str	r3, [r0, #112]	; 0x70
      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800439c:	6803      	ldr	r3, [r0, #0]
 800439e:	4a16      	ldr	r2, [pc, #88]	; (80043f8 <UART_RxISR_16BIT+0xd4>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d00c      	beq.n	80043be <UART_RxISR_16BIT+0x9a>
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80043aa:	d008      	beq.n	80043be <UART_RxISR_16BIT+0x9a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80043ac:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ae:	e852 3f00 	ldrex	r3, [r2]
 80043b2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043b6:	e842 3100 	strex	r1, r3, [r2]
 80043ba:	2900      	cmp	r1, #0
 80043bc:	d1f6      	bne.n	80043ac <UART_RxISR_16BIT+0x88>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043be:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d116      	bne.n	80043f2 <UART_RxISR_16BIT+0xce>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043c4:	2300      	movs	r3, #0
 80043c6:	66c3      	str	r3, [r0, #108]	; 0x6c
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043c8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043ca:	e852 3f00 	ldrex	r3, [r2]
 80043ce:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d2:	e842 3100 	strex	r1, r3, [r2]
 80043d6:	2900      	cmp	r1, #0
 80043d8:	d1f6      	bne.n	80043c8 <UART_RxISR_16BIT+0xa4>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80043da:	6803      	ldr	r3, [r0, #0]
 80043dc:	69da      	ldr	r2, [r3, #28]
 80043de:	f012 0f10 	tst.w	r2, #16
 80043e2:	d001      	beq.n	80043e8 <UART_RxISR_16BIT+0xc4>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80043e4:	2210      	movs	r2, #16
 80043e6:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80043e8:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 80043ec:	f7ff fd87 	bl	8003efe <HAL_UARTEx_RxEventCallback>
 80043f0:	e7a4      	b.n	800433c <UART_RxISR_16BIT+0x18>
        HAL_UART_RxCpltCallback(huart);
 80043f2:	f7fc fe37 	bl	8001064 <HAL_UART_RxCpltCallback>
 80043f6:	e7a1      	b.n	800433c <UART_RxISR_16BIT+0x18>
 80043f8:	40008000 	.word	0x40008000

080043fc <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80043fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t  uhMask = huart->Mask;
 8004400:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8004404:	6803      	ldr	r3, [r0, #0]
 8004406:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8004408:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800440c:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004410:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 8004414:	2a22      	cmp	r2, #34	; 0x22
 8004416:	d005      	beq.n	8004424 <UART_RxISR_8BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8004418:	699a      	ldr	r2, [r3, #24]
 800441a:	f042 0208 	orr.w	r2, r2, #8
 800441e:	619a      	str	r2, [r3, #24]
  }
}
 8004420:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004424:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 8004426:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800442a:	e008      	b.n	800443e <UART_RxISR_8BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800442c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004430:	2b00      	cmp	r3, #0
 8004432:	d14c      	bne.n	80044ce <UART_RxISR_8BIT_FIFOEN+0xd2>
      if (huart->RxXferCount == 0U)
 8004434:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004438:	b29b      	uxth	r3, r3
 800443a:	2b00      	cmp	r3, #0
 800443c:	d04e      	beq.n	80044dc <UART_RxISR_8BIT_FIFOEN+0xe0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800443e:	2f00      	cmp	r7, #0
 8004440:	f000 809a 	beq.w	8004578 <UART_RxISR_8BIT_FIFOEN+0x17c>
 8004444:	f015 0f20 	tst.w	r5, #32
 8004448:	f000 8096 	beq.w	8004578 <UART_RxISR_8BIT_FIFOEN+0x17c>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800444c:	6823      	ldr	r3, [r4, #0]
 800444e:	6a59      	ldr	r1, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004450:	b2f3      	uxtb	r3, r6
 8004452:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8004454:	400b      	ands	r3, r1
 8004456:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr++;
 8004458:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800445a:	3301      	adds	r3, #1
 800445c:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 800445e:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004462:	b29b      	uxth	r3, r3
 8004464:	3b01      	subs	r3, #1
 8004466:	b29b      	uxth	r3, r3
 8004468:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800446c:	6823      	ldr	r3, [r4, #0]
 800446e:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8004470:	f015 0f07 	tst.w	r5, #7
 8004474:	d0de      	beq.n	8004434 <UART_RxISR_8BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004476:	f015 0f01 	tst.w	r5, #1
 800447a:	d009      	beq.n	8004490 <UART_RxISR_8BIT_FIFOEN+0x94>
 800447c:	f419 7f80 	tst.w	r9, #256	; 0x100
 8004480:	d006      	beq.n	8004490 <UART_RxISR_8BIT_FIFOEN+0x94>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004482:	2201      	movs	r2, #1
 8004484:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004486:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800448a:	4313      	orrs	r3, r2
 800448c:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004490:	f015 0f02 	tst.w	r5, #2
 8004494:	d00b      	beq.n	80044ae <UART_RxISR_8BIT_FIFOEN+0xb2>
 8004496:	f018 0f01 	tst.w	r8, #1
 800449a:	d008      	beq.n	80044ae <UART_RxISR_8BIT_FIFOEN+0xb2>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800449c:	6823      	ldr	r3, [r4, #0]
 800449e:	2202      	movs	r2, #2
 80044a0:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80044a2:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80044a6:	f043 0304 	orr.w	r3, r3, #4
 80044aa:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80044ae:	f015 0f04 	tst.w	r5, #4
 80044b2:	d0bb      	beq.n	800442c <UART_RxISR_8BIT_FIFOEN+0x30>
 80044b4:	f018 0f01 	tst.w	r8, #1
 80044b8:	d0b8      	beq.n	800442c <UART_RxISR_8BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	2204      	movs	r2, #4
 80044be:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80044c0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80044c4:	f043 0302 	orr.w	r3, r3, #2
 80044c8:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80044cc:	e7ae      	b.n	800442c <UART_RxISR_8BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 80044ce:	4620      	mov	r0, r4
 80044d0:	f7ff fcde 	bl	8003e90 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d4:	2300      	movs	r3, #0
 80044d6:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80044da:	e7ab      	b.n	8004434 <UART_RxISR_8BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80044dc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044de:	e852 3f00 	ldrex	r3, [r2]
 80044e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e6:	e842 3100 	strex	r1, r3, [r2]
 80044ea:	2900      	cmp	r1, #0
 80044ec:	d1f6      	bne.n	80044dc <UART_RxISR_8BIT_FIFOEN+0xe0>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80044ee:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044f0:	f102 0308 	add.w	r3, r2, #8
 80044f4:	e853 3f00 	ldrex	r3, [r3]
 80044f8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044fc:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004500:	3208      	adds	r2, #8
 8004502:	e842 3100 	strex	r1, r3, [r2]
 8004506:	2900      	cmp	r1, #0
 8004508:	d1f1      	bne.n	80044ee <UART_RxISR_8BIT_FIFOEN+0xf2>
        huart->RxState = HAL_UART_STATE_READY;
 800450a:	2320      	movs	r3, #32
 800450c:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 8004510:	2300      	movs	r3, #0
 8004512:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004514:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004516:	6823      	ldr	r3, [r4, #0]
 8004518:	4a29      	ldr	r2, [pc, #164]	; (80045c0 <UART_RxISR_8BIT_FIFOEN+0x1c4>)
 800451a:	4293      	cmp	r3, r2
 800451c:	d003      	beq.n	8004526 <UART_RxISR_8BIT_FIFOEN+0x12a>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8004524:	d106      	bne.n	8004534 <UART_RxISR_8BIT_FIFOEN+0x138>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004526:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8004528:	2b01      	cmp	r3, #1
 800452a:	d00d      	beq.n	8004548 <UART_RxISR_8BIT_FIFOEN+0x14c>
          HAL_UART_RxCpltCallback(huart);
 800452c:	4620      	mov	r0, r4
 800452e:	f7fc fd99 	bl	8001064 <HAL_UART_RxCpltCallback>
 8004532:	e784      	b.n	800443e <UART_RxISR_8BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004534:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004536:	e852 3f00 	ldrex	r3, [r2]
 800453a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453e:	e842 3100 	strex	r1, r3, [r2]
 8004542:	2900      	cmp	r1, #0
 8004544:	d1f6      	bne.n	8004534 <UART_RxISR_8BIT_FIFOEN+0x138>
 8004546:	e7ee      	b.n	8004526 <UART_RxISR_8BIT_FIFOEN+0x12a>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004548:	2300      	movs	r3, #0
 800454a:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800454c:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800454e:	e852 3f00 	ldrex	r3, [r2]
 8004552:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004556:	e842 3100 	strex	r1, r3, [r2]
 800455a:	2900      	cmp	r1, #0
 800455c:	d1f6      	bne.n	800454c <UART_RxISR_8BIT_FIFOEN+0x150>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800455e:	6823      	ldr	r3, [r4, #0]
 8004560:	69da      	ldr	r2, [r3, #28]
 8004562:	f012 0f10 	tst.w	r2, #16
 8004566:	d001      	beq.n	800456c <UART_RxISR_8BIT_FIFOEN+0x170>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004568:	2210      	movs	r2, #16
 800456a:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800456c:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8004570:	4620      	mov	r0, r4
 8004572:	f7ff fcc4 	bl	8003efe <HAL_UARTEx_RxEventCallback>
 8004576:	e762      	b.n	800443e <UART_RxISR_8BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8004578:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800457c:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800457e:	2b00      	cmp	r3, #0
 8004580:	f43f af4e 	beq.w	8004420 <UART_RxISR_8BIT_FIFOEN+0x24>
 8004584:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8004588:	429a      	cmp	r2, r3
 800458a:	f67f af49 	bls.w	8004420 <UART_RxISR_8BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800458e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004590:	f102 0308 	add.w	r3, r2, #8
 8004594:	e853 3f00 	ldrex	r3, [r3]
 8004598:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800459c:	3208      	adds	r2, #8
 800459e:	e842 3100 	strex	r1, r3, [r2]
 80045a2:	2900      	cmp	r1, #0
 80045a4:	d1f3      	bne.n	800458e <UART_RxISR_8BIT_FIFOEN+0x192>
      huart->RxISR = UART_RxISR_8BIT;
 80045a6:	4b07      	ldr	r3, [pc, #28]	; (80045c4 <UART_RxISR_8BIT_FIFOEN+0x1c8>)
 80045a8:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80045aa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ac:	e852 3f00 	ldrex	r3, [r2]
 80045b0:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045b4:	e842 3100 	strex	r1, r3, [r2]
 80045b8:	2900      	cmp	r1, #0
 80045ba:	d1f6      	bne.n	80045aa <UART_RxISR_8BIT_FIFOEN+0x1ae>
 80045bc:	e730      	b.n	8004420 <UART_RxISR_8BIT_FIFOEN+0x24>
 80045be:	bf00      	nop
 80045c0:	40008000 	.word	0x40008000
 80045c4:	08004249 	.word	0x08004249

080045c8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80045c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80045cc:	f8b0 6060 	ldrh.w	r6, [r0, #96]	; 0x60
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80045d0:	6803      	ldr	r3, [r0, #0]
 80045d2:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80045d4:	f8d3 9000 	ldr.w	r9, [r3]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80045d8:	f8d3 8008 	ldr.w	r8, [r3, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045dc:	f8d0 208c 	ldr.w	r2, [r0, #140]	; 0x8c
 80045e0:	2a22      	cmp	r2, #34	; 0x22
 80045e2:	d005      	beq.n	80045f0 <UART_RxISR_16BIT_FIFOEN+0x28>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80045e4:	699a      	ldr	r2, [r3, #24]
 80045e6:	f042 0208 	orr.w	r2, r2, #8
 80045ea:	619a      	str	r2, [r3, #24]
  }
}
 80045ec:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80045f0:	4604      	mov	r4, r0
    nb_rx_data = huart->NbRxDataToProcess;
 80045f2:	f8b0 7068 	ldrh.w	r7, [r0, #104]	; 0x68
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80045f6:	e008      	b.n	800460a <UART_RxISR_16BIT_FIFOEN+0x42>
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045f8:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d14b      	bne.n	8004698 <UART_RxISR_16BIT_FIFOEN+0xd0>
      if (huart->RxXferCount == 0U)
 8004600:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004604:	b29b      	uxth	r3, r3
 8004606:	2b00      	cmp	r3, #0
 8004608:	d04d      	beq.n	80046a6 <UART_RxISR_16BIT_FIFOEN+0xde>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800460a:	2f00      	cmp	r7, #0
 800460c:	f000 8099 	beq.w	8004742 <UART_RxISR_16BIT_FIFOEN+0x17a>
 8004610:	f015 0f20 	tst.w	r5, #32
 8004614:	f000 8095 	beq.w	8004742 <UART_RxISR_16BIT_FIFOEN+0x17a>
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004618:	6823      	ldr	r3, [r4, #0]
 800461a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800461c:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 800461e:	4033      	ands	r3, r6
 8004620:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8004622:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004624:	3302      	adds	r3, #2
 8004626:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8004628:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 800462c:	b29b      	uxth	r3, r3
 800462e:	3b01      	subs	r3, #1
 8004630:	b29b      	uxth	r3, r3
 8004632:	f8a4 305e 	strh.w	r3, [r4, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8004636:	6823      	ldr	r3, [r4, #0]
 8004638:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800463a:	f015 0f07 	tst.w	r5, #7
 800463e:	d0df      	beq.n	8004600 <UART_RxISR_16BIT_FIFOEN+0x38>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004640:	f015 0f01 	tst.w	r5, #1
 8004644:	d009      	beq.n	800465a <UART_RxISR_16BIT_FIFOEN+0x92>
 8004646:	f419 7f80 	tst.w	r9, #256	; 0x100
 800464a:	d006      	beq.n	800465a <UART_RxISR_16BIT_FIFOEN+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800464c:	2201      	movs	r2, #1
 800464e:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004650:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800465a:	f015 0f02 	tst.w	r5, #2
 800465e:	d00b      	beq.n	8004678 <UART_RxISR_16BIT_FIFOEN+0xb0>
 8004660:	f018 0f01 	tst.w	r8, #1
 8004664:	d008      	beq.n	8004678 <UART_RxISR_16BIT_FIFOEN+0xb0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004666:	6823      	ldr	r3, [r4, #0]
 8004668:	2202      	movs	r2, #2
 800466a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800466c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8004670:	f043 0304 	orr.w	r3, r3, #4
 8004674:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004678:	f015 0f04 	tst.w	r5, #4
 800467c:	d0bc      	beq.n	80045f8 <UART_RxISR_16BIT_FIFOEN+0x30>
 800467e:	f018 0f01 	tst.w	r8, #1
 8004682:	d0b9      	beq.n	80045f8 <UART_RxISR_16BIT_FIFOEN+0x30>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004684:	6823      	ldr	r3, [r4, #0]
 8004686:	2204      	movs	r2, #4
 8004688:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800468a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800468e:	f043 0302 	orr.w	r3, r3, #2
 8004692:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8004696:	e7af      	b.n	80045f8 <UART_RxISR_16BIT_FIFOEN+0x30>
          HAL_UART_ErrorCallback(huart);
 8004698:	4620      	mov	r0, r4
 800469a:	f7ff fbf9 	bl	8003e90 <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800469e:	2300      	movs	r3, #0
 80046a0:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 80046a4:	e7ac      	b.n	8004600 <UART_RxISR_16BIT_FIFOEN+0x38>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80046a6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046a8:	e852 3f00 	ldrex	r3, [r2]
 80046ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046b0:	e842 3100 	strex	r1, r3, [r2]
 80046b4:	2900      	cmp	r1, #0
 80046b6:	d1f6      	bne.n	80046a6 <UART_RxISR_16BIT_FIFOEN+0xde>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80046b8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ba:	f102 0308 	add.w	r3, r2, #8
 80046be:	e853 3f00 	ldrex	r3, [r3]
 80046c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80046c6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046ca:	3208      	adds	r2, #8
 80046cc:	e842 3100 	strex	r1, r3, [r2]
 80046d0:	2900      	cmp	r1, #0
 80046d2:	d1f1      	bne.n	80046b8 <UART_RxISR_16BIT_FIFOEN+0xf0>
        huart->RxState = HAL_UART_STATE_READY;
 80046d4:	2320      	movs	r3, #32
 80046d6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        huart->RxISR = NULL;
 80046da:	2300      	movs	r3, #0
 80046dc:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80046de:	6723      	str	r3, [r4, #112]	; 0x70
        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80046e0:	6823      	ldr	r3, [r4, #0]
 80046e2:	4a29      	ldr	r2, [pc, #164]	; (8004788 <UART_RxISR_16BIT_FIFOEN+0x1c0>)
 80046e4:	4293      	cmp	r3, r2
 80046e6:	d003      	beq.n	80046f0 <UART_RxISR_16BIT_FIFOEN+0x128>
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80046ee:	d106      	bne.n	80046fe <UART_RxISR_16BIT_FIFOEN+0x136>
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046f0:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d00d      	beq.n	8004712 <UART_RxISR_16BIT_FIFOEN+0x14a>
          HAL_UART_RxCpltCallback(huart);
 80046f6:	4620      	mov	r0, r4
 80046f8:	f7fc fcb4 	bl	8001064 <HAL_UART_RxCpltCallback>
 80046fc:	e785      	b.n	800460a <UART_RxISR_16BIT_FIFOEN+0x42>
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80046fe:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004700:	e852 3f00 	ldrex	r3, [r2]
 8004704:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004708:	e842 3100 	strex	r1, r3, [r2]
 800470c:	2900      	cmp	r1, #0
 800470e:	d1f6      	bne.n	80046fe <UART_RxISR_16BIT_FIFOEN+0x136>
 8004710:	e7ee      	b.n	80046f0 <UART_RxISR_16BIT_FIFOEN+0x128>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004712:	2300      	movs	r3, #0
 8004714:	66e3      	str	r3, [r4, #108]	; 0x6c
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004716:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004718:	e852 3f00 	ldrex	r3, [r2]
 800471c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004720:	e842 3100 	strex	r1, r3, [r2]
 8004724:	2900      	cmp	r1, #0
 8004726:	d1f6      	bne.n	8004716 <UART_RxISR_16BIT_FIFOEN+0x14e>
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8004728:	6823      	ldr	r3, [r4, #0]
 800472a:	69da      	ldr	r2, [r3, #28]
 800472c:	f012 0f10 	tst.w	r2, #16
 8004730:	d001      	beq.n	8004736 <UART_RxISR_16BIT_FIFOEN+0x16e>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004732:	2210      	movs	r2, #16
 8004734:	621a      	str	r2, [r3, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004736:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 800473a:	4620      	mov	r0, r4
 800473c:	f7ff fbdf 	bl	8003efe <HAL_UARTEx_RxEventCallback>
 8004740:	e763      	b.n	800460a <UART_RxISR_16BIT_FIFOEN+0x42>
    rxdatacount = huart->RxXferCount;
 8004742:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8004746:	b29b      	uxth	r3, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8004748:	2b00      	cmp	r3, #0
 800474a:	f43f af4f 	beq.w	80045ec <UART_RxISR_16BIT_FIFOEN+0x24>
 800474e:	f8b4 2068 	ldrh.w	r2, [r4, #104]	; 0x68
 8004752:	429a      	cmp	r2, r3
 8004754:	f67f af4a 	bls.w	80045ec <UART_RxISR_16BIT_FIFOEN+0x24>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004758:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475a:	f102 0308 	add.w	r3, r2, #8
 800475e:	e853 3f00 	ldrex	r3, [r3]
 8004762:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004766:	3208      	adds	r2, #8
 8004768:	e842 3100 	strex	r1, r3, [r2]
 800476c:	2900      	cmp	r1, #0
 800476e:	d1f3      	bne.n	8004758 <UART_RxISR_16BIT_FIFOEN+0x190>
      huart->RxISR = UART_RxISR_16BIT;
 8004770:	4b06      	ldr	r3, [pc, #24]	; (800478c <UART_RxISR_16BIT_FIFOEN+0x1c4>)
 8004772:	6763      	str	r3, [r4, #116]	; 0x74
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004774:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004776:	e852 3f00 	ldrex	r3, [r2]
 800477a:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800477e:	e842 3100 	strex	r1, r3, [r2]
 8004782:	2900      	cmp	r1, #0
 8004784:	d1f6      	bne.n	8004774 <UART_RxISR_16BIT_FIFOEN+0x1ac>
 8004786:	e731      	b.n	80045ec <UART_RxISR_16BIT_FIFOEN+0x24>
 8004788:	40008000 	.word	0x40008000
 800478c:	08004325 	.word	0x08004325

08004790 <UART_SetConfig>:
{
 8004790:	b570      	push	{r4, r5, r6, lr}
 8004792:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8004794:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004796:	6883      	ldr	r3, [r0, #8]
 8004798:	6902      	ldr	r2, [r0, #16]
 800479a:	4313      	orrs	r3, r2
 800479c:	6942      	ldr	r2, [r0, #20]
 800479e:	4313      	orrs	r3, r2
 80047a0:	69c2      	ldr	r2, [r0, #28]
 80047a2:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80047a4:	6808      	ldr	r0, [r1, #0]
 80047a6:	4a9d      	ldr	r2, [pc, #628]	; (8004a1c <UART_SetConfig+0x28c>)
 80047a8:	4002      	ands	r2, r0
 80047aa:	431a      	orrs	r2, r3
 80047ac:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80047ae:	6822      	ldr	r2, [r4, #0]
 80047b0:	6853      	ldr	r3, [r2, #4]
 80047b2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80047b6:	68e1      	ldr	r1, [r4, #12]
 80047b8:	430b      	orrs	r3, r1
 80047ba:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80047bc:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80047be:	6822      	ldr	r2, [r4, #0]
 80047c0:	4b97      	ldr	r3, [pc, #604]	; (8004a20 <UART_SetConfig+0x290>)
 80047c2:	429a      	cmp	r2, r3
 80047c4:	d001      	beq.n	80047ca <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 80047c6:	6a23      	ldr	r3, [r4, #32]
 80047c8:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80047ca:	6893      	ldr	r3, [r2, #8]
 80047cc:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80047d0:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80047d4:	430b      	orrs	r3, r1
 80047d6:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80047d8:	6822      	ldr	r2, [r4, #0]
 80047da:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80047dc:	f023 030f 	bic.w	r3, r3, #15
 80047e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80047e2:	430b      	orrs	r3, r1
 80047e4:	62d3      	str	r3, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80047e6:	6823      	ldr	r3, [r4, #0]
 80047e8:	4a8e      	ldr	r2, [pc, #568]	; (8004a24 <UART_SetConfig+0x294>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d01c      	beq.n	8004828 <UART_SetConfig+0x98>
 80047ee:	4a8e      	ldr	r2, [pc, #568]	; (8004a28 <UART_SetConfig+0x298>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d031      	beq.n	8004858 <UART_SetConfig+0xc8>
 80047f4:	4a8a      	ldr	r2, [pc, #552]	; (8004a20 <UART_SetConfig+0x290>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d04b      	beq.n	8004892 <UART_SetConfig+0x102>
 80047fa:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 80047fc:	4988      	ldr	r1, [pc, #544]	; (8004a20 <UART_SetConfig+0x290>)
 80047fe:	428b      	cmp	r3, r1
 8004800:	d068      	beq.n	80048d4 <UART_SetConfig+0x144>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004802:	69e0      	ldr	r0, [r4, #28]
 8004804:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8004808:	f000 80a5 	beq.w	8004956 <UART_SetConfig+0x1c6>
    switch (clocksource)
 800480c:	2a08      	cmp	r2, #8
 800480e:	f200 811f 	bhi.w	8004a50 <UART_SetConfig+0x2c0>
 8004812:	e8df f012 	tbh	[pc, r2, lsl #1]
 8004816:	00d3      	.short	0x00d3
 8004818:	00d100f5 	.word	0x00d100f5
 800481c:	00f8011d 	.word	0x00f8011d
 8004820:	011d011d 	.word	0x011d011d
 8004824:	00fb011d 	.word	0x00fb011d
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004828:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800482c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004830:	f002 0203 	and.w	r2, r2, #3
 8004834:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004838:	f5a2 3240 	sub.w	r2, r2, #196608	; 0x30000
 800483c:	2a03      	cmp	r2, #3
 800483e:	d809      	bhi.n	8004854 <UART_SetConfig+0xc4>
 8004840:	e8df f002 	tbb	[pc, r2]
 8004844:	063c0402 	.word	0x063c0402
 8004848:	2201      	movs	r2, #1
 800484a:	e7d7      	b.n	80047fc <UART_SetConfig+0x6c>
 800484c:	2204      	movs	r2, #4
 800484e:	e7d5      	b.n	80047fc <UART_SetConfig+0x6c>
 8004850:	2208      	movs	r2, #8
 8004852:	e7d3      	b.n	80047fc <UART_SetConfig+0x6c>
 8004854:	2210      	movs	r2, #16
 8004856:	e7d1      	b.n	80047fc <UART_SetConfig+0x6c>
 8004858:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800485c:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 8004860:	f002 020c 	and.w	r2, r2, #12
 8004864:	f442 2240 	orr.w	r2, r2, #786432	; 0xc0000
 8004868:	f5a2 2240 	sub.w	r2, r2, #786432	; 0xc0000
 800486c:	2a0c      	cmp	r2, #12
 800486e:	d80e      	bhi.n	800488e <UART_SetConfig+0xfe>
 8004870:	e8df f002 	tbb	[pc, r2]
 8004874:	0d0d0d07 	.word	0x0d0d0d07
 8004878:	0d0d0d09 	.word	0x0d0d0d09
 800487c:	0d0d0d26 	.word	0x0d0d0d26
 8004880:	0b          	.byte	0x0b
 8004881:	00          	.byte	0x00
 8004882:	2200      	movs	r2, #0
 8004884:	e7ba      	b.n	80047fc <UART_SetConfig+0x6c>
 8004886:	2204      	movs	r2, #4
 8004888:	e7b8      	b.n	80047fc <UART_SetConfig+0x6c>
 800488a:	2208      	movs	r2, #8
 800488c:	e7b6      	b.n	80047fc <UART_SetConfig+0x6c>
 800488e:	2210      	movs	r2, #16
 8004890:	e7b4      	b.n	80047fc <UART_SetConfig+0x6c>
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004892:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004896:	f8d2 2088 	ldr.w	r2, [r2, #136]	; 0x88
 800489a:	f402 6240 	and.w	r2, r2, #3072	; 0xc00
 800489e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80048a2:	d00f      	beq.n	80048c4 <UART_SetConfig+0x134>
 80048a4:	d805      	bhi.n	80048b2 <UART_SetConfig+0x122>
 80048a6:	b17a      	cbz	r2, 80048c8 <UART_SetConfig+0x138>
 80048a8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80048ac:	d10e      	bne.n	80048cc <UART_SetConfig+0x13c>
 80048ae:	2204      	movs	r2, #4
 80048b0:	e7a4      	b.n	80047fc <UART_SetConfig+0x6c>
 80048b2:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 80048b6:	d10b      	bne.n	80048d0 <UART_SetConfig+0x140>
 80048b8:	2208      	movs	r2, #8
 80048ba:	e79f      	b.n	80047fc <UART_SetConfig+0x6c>
 80048bc:	2202      	movs	r2, #2
 80048be:	e79d      	b.n	80047fc <UART_SetConfig+0x6c>
 80048c0:	2202      	movs	r2, #2
 80048c2:	e79b      	b.n	80047fc <UART_SetConfig+0x6c>
 80048c4:	2202      	movs	r2, #2
 80048c6:	e799      	b.n	80047fc <UART_SetConfig+0x6c>
 80048c8:	2200      	movs	r2, #0
 80048ca:	e797      	b.n	80047fc <UART_SetConfig+0x6c>
 80048cc:	2210      	movs	r2, #16
 80048ce:	e795      	b.n	80047fc <UART_SetConfig+0x6c>
 80048d0:	2210      	movs	r2, #16
 80048d2:	e793      	b.n	80047fc <UART_SetConfig+0x6c>
    switch (clocksource)
 80048d4:	2a08      	cmp	r2, #8
 80048d6:	f200 809c 	bhi.w	8004a12 <UART_SetConfig+0x282>
 80048da:	e8df f002 	tbb	[pc, r2]
 80048de:	9a08      	.short	0x9a08
 80048e0:	9a379a3a 	.word	0x9a379a3a
 80048e4:	9a9a      	.short	0x9a9a
 80048e6:	05          	.byte	0x05
 80048e7:	00          	.byte	0x00
 80048e8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80048ec:	e004      	b.n	80048f8 <UART_SetConfig+0x168>
        pclk = HAL_RCC_GetPCLK1Freq();
 80048ee:	f7fe faab 	bl	8002e48 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80048f2:	2800      	cmp	r0, #0
 80048f4:	f000 808f 	beq.w	8004a16 <UART_SetConfig+0x286>
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80048f8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80048fa:	4b4c      	ldr	r3, [pc, #304]	; (8004a2c <UART_SetConfig+0x29c>)
 80048fc:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8004900:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004904:	6865      	ldr	r5, [r4, #4]
 8004906:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800490a:	4299      	cmp	r1, r3
 800490c:	f200 8094 	bhi.w	8004a38 <UART_SetConfig+0x2a8>
 8004910:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8004914:	f200 8092 	bhi.w	8004a3c <UART_SetConfig+0x2ac>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004918:	2600      	movs	r6, #0
 800491a:	4633      	mov	r3, r6
 800491c:	4631      	mov	r1, r6
 800491e:	f7fb fc87 	bl	8000230 <__aeabi_uldivmod>
 8004922:	0209      	lsls	r1, r1, #8
 8004924:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8004928:	0200      	lsls	r0, r0, #8
 800492a:	086b      	lsrs	r3, r5, #1
 800492c:	18c0      	adds	r0, r0, r3
 800492e:	462a      	mov	r2, r5
 8004930:	4633      	mov	r3, r6
 8004932:	f141 0100 	adc.w	r1, r1, #0
 8004936:	f7fb fc7b 	bl	8000230 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800493a:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 800493e:	4b3c      	ldr	r3, [pc, #240]	; (8004a30 <UART_SetConfig+0x2a0>)
 8004940:	429a      	cmp	r2, r3
 8004942:	d87d      	bhi.n	8004a40 <UART_SetConfig+0x2b0>
          huart->Instance->BRR = usartdiv;
 8004944:	6823      	ldr	r3, [r4, #0]
 8004946:	60d8      	str	r0, [r3, #12]
 8004948:	4630      	mov	r0, r6
 800494a:	e050      	b.n	80049ee <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetSysClockFreq();
 800494c:	f7fd fd7e 	bl	800244c <HAL_RCC_GetSysClockFreq>
        break;
 8004950:	e7cf      	b.n	80048f2 <UART_SetConfig+0x162>
        pclk = (uint32_t) HSI_VALUE;
 8004952:	4838      	ldr	r0, [pc, #224]	; (8004a34 <UART_SetConfig+0x2a4>)
 8004954:	e7d0      	b.n	80048f8 <UART_SetConfig+0x168>
    switch (clocksource)
 8004956:	2a08      	cmp	r2, #8
 8004958:	d874      	bhi.n	8004a44 <UART_SetConfig+0x2b4>
 800495a:	e8df f002 	tbb	[pc, r2]
 800495e:	2707      	.short	0x2707
 8004960:	732a7305 	.word	0x732a7305
 8004964:	7373      	.short	0x7373
 8004966:	0b          	.byte	0x0b
 8004967:	00          	.byte	0x00
 8004968:	4832      	ldr	r0, [pc, #200]	; (8004a34 <UART_SetConfig+0x2a4>)
 800496a:	e003      	b.n	8004974 <UART_SetConfig+0x1e4>
        pclk = HAL_RCC_GetPCLK1Freq();
 800496c:	f7fe fa6c 	bl	8002e48 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8004970:	2800      	cmp	r0, #0
 8004972:	d069      	beq.n	8004a48 <UART_SetConfig+0x2b8>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004974:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004976:	4b2d      	ldr	r3, [pc, #180]	; (8004a2c <UART_SetConfig+0x29c>)
 8004978:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800497c:	fbb0 f0f3 	udiv	r0, r0, r3
 8004980:	6862      	ldr	r2, [r4, #4]
 8004982:	0853      	lsrs	r3, r2, #1
 8004984:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8004988:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800498c:	f1a3 0110 	sub.w	r1, r3, #16
 8004990:	f64f 72ef 	movw	r2, #65519	; 0xffef
 8004994:	4291      	cmp	r1, r2
 8004996:	d859      	bhi.n	8004a4c <UART_SetConfig+0x2bc>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004998:	b29a      	uxth	r2, r3
 800499a:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800499e:	f3c3 0342 	ubfx	r3, r3, #1, #3
 80049a2:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 80049a4:	6822      	ldr	r2, [r4, #0]
 80049a6:	60d3      	str	r3, [r2, #12]
 80049a8:	2000      	movs	r0, #0
 80049aa:	e020      	b.n	80049ee <UART_SetConfig+0x25e>
        pclk = HAL_RCC_GetPCLK2Freq();
 80049ac:	f7fe fa5c 	bl	8002e68 <HAL_RCC_GetPCLK2Freq>
        break;
 80049b0:	e7de      	b.n	8004970 <UART_SetConfig+0x1e0>
        pclk = HAL_RCC_GetSysClockFreq();
 80049b2:	f7fd fd4b 	bl	800244c <HAL_RCC_GetSysClockFreq>
        break;
 80049b6:	e7db      	b.n	8004970 <UART_SetConfig+0x1e0>
    switch (clocksource)
 80049b8:	481e      	ldr	r0, [pc, #120]	; (8004a34 <UART_SetConfig+0x2a4>)
 80049ba:	e003      	b.n	80049c4 <UART_SetConfig+0x234>
        pclk = HAL_RCC_GetPCLK1Freq();
 80049bc:	f7fe fa44 	bl	8002e48 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80049c0:	2800      	cmp	r0, #0
 80049c2:	d047      	beq.n	8004a54 <UART_SetConfig+0x2c4>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80049c4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80049c6:	4b19      	ldr	r3, [pc, #100]	; (8004a2c <UART_SetConfig+0x29c>)
 80049c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80049cc:	fbb0 f0f3 	udiv	r0, r0, r3
 80049d0:	6863      	ldr	r3, [r4, #4]
 80049d2:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80049d6:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049da:	f1a0 0210 	sub.w	r2, r0, #16
 80049de:	f64f 73ef 	movw	r3, #65519	; 0xffef
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d838      	bhi.n	8004a58 <UART_SetConfig+0x2c8>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80049e6:	6823      	ldr	r3, [r4, #0]
 80049e8:	b280      	uxth	r0, r0
 80049ea:	60d8      	str	r0, [r3, #12]
 80049ec:	2000      	movs	r0, #0
  huart->NbTxDataToProcess = 1;
 80049ee:	2301      	movs	r3, #1
 80049f0:	f8a4 306a 	strh.w	r3, [r4, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80049f4:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 80049f8:	2300      	movs	r3, #0
 80049fa:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 80049fc:	67a3      	str	r3, [r4, #120]	; 0x78
}
 80049fe:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a00:	f7fe fa32 	bl	8002e68 <HAL_RCC_GetPCLK2Freq>
        break;
 8004a04:	e7dc      	b.n	80049c0 <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetSysClockFreq();
 8004a06:	f7fd fd21 	bl	800244c <HAL_RCC_GetSysClockFreq>
        break;
 8004a0a:	e7d9      	b.n	80049c0 <UART_SetConfig+0x230>
        pclk = (uint32_t) LSE_VALUE;
 8004a0c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004a10:	e7d8      	b.n	80049c4 <UART_SetConfig+0x234>
    switch (clocksource)
 8004a12:	2001      	movs	r0, #1
 8004a14:	e7eb      	b.n	80049ee <UART_SetConfig+0x25e>
 8004a16:	2000      	movs	r0, #0
 8004a18:	e7e9      	b.n	80049ee <UART_SetConfig+0x25e>
 8004a1a:	bf00      	nop
 8004a1c:	cfff69f3 	.word	0xcfff69f3
 8004a20:	40008000 	.word	0x40008000
 8004a24:	40013800 	.word	0x40013800
 8004a28:	40004400 	.word	0x40004400
 8004a2c:	08009714 	.word	0x08009714
 8004a30:	000ffcff 	.word	0x000ffcff
 8004a34:	00f42400 	.word	0x00f42400
        ret = HAL_ERROR;
 8004a38:	2001      	movs	r0, #1
 8004a3a:	e7d8      	b.n	80049ee <UART_SetConfig+0x25e>
 8004a3c:	2001      	movs	r0, #1
 8004a3e:	e7d6      	b.n	80049ee <UART_SetConfig+0x25e>
          ret = HAL_ERROR;
 8004a40:	2001      	movs	r0, #1
 8004a42:	e7d4      	b.n	80049ee <UART_SetConfig+0x25e>
    switch (clocksource)
 8004a44:	2001      	movs	r0, #1
 8004a46:	e7d2      	b.n	80049ee <UART_SetConfig+0x25e>
 8004a48:	2000      	movs	r0, #0
 8004a4a:	e7d0      	b.n	80049ee <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8004a4c:	2001      	movs	r0, #1
 8004a4e:	e7ce      	b.n	80049ee <UART_SetConfig+0x25e>
    switch (clocksource)
 8004a50:	2001      	movs	r0, #1
 8004a52:	e7cc      	b.n	80049ee <UART_SetConfig+0x25e>
 8004a54:	2000      	movs	r0, #0
 8004a56:	e7ca      	b.n	80049ee <UART_SetConfig+0x25e>
        ret = HAL_ERROR;
 8004a58:	2001      	movs	r0, #1
 8004a5a:	e7c8      	b.n	80049ee <UART_SetConfig+0x25e>

08004a5c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004a5c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004a5e:	f013 0f01 	tst.w	r3, #1
 8004a62:	d006      	beq.n	8004a72 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004a64:	6802      	ldr	r2, [r0, #0]
 8004a66:	6853      	ldr	r3, [r2, #4]
 8004a68:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004a6c:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004a6e:	430b      	orrs	r3, r1
 8004a70:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004a72:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004a74:	f013 0f02 	tst.w	r3, #2
 8004a78:	d006      	beq.n	8004a88 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004a7a:	6802      	ldr	r2, [r0, #0]
 8004a7c:	6853      	ldr	r3, [r2, #4]
 8004a7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a82:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8004a84:	430b      	orrs	r3, r1
 8004a86:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004a88:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004a8a:	f013 0f04 	tst.w	r3, #4
 8004a8e:	d006      	beq.n	8004a9e <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004a90:	6802      	ldr	r2, [r0, #0]
 8004a92:	6853      	ldr	r3, [r2, #4]
 8004a94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a98:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8004a9a:	430b      	orrs	r3, r1
 8004a9c:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004a9e:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004aa0:	f013 0f08 	tst.w	r3, #8
 8004aa4:	d006      	beq.n	8004ab4 <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004aa6:	6802      	ldr	r2, [r0, #0]
 8004aa8:	6853      	ldr	r3, [r2, #4]
 8004aaa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004aae:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8004ab0:	430b      	orrs	r3, r1
 8004ab2:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004ab4:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004ab6:	f013 0f10 	tst.w	r3, #16
 8004aba:	d006      	beq.n	8004aca <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004abc:	6802      	ldr	r2, [r0, #0]
 8004abe:	6893      	ldr	r3, [r2, #8]
 8004ac0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004ac4:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8004ac6:	430b      	orrs	r3, r1
 8004ac8:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004aca:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004acc:	f013 0f20 	tst.w	r3, #32
 8004ad0:	d006      	beq.n	8004ae0 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ad2:	6802      	ldr	r2, [r0, #0]
 8004ad4:	6893      	ldr	r3, [r2, #8]
 8004ad6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ada:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8004adc:	430b      	orrs	r3, r1
 8004ade:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ae0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004ae2:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004ae6:	d00a      	beq.n	8004afe <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004ae8:	6802      	ldr	r2, [r0, #0]
 8004aea:	6853      	ldr	r3, [r2, #4]
 8004aec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004af0:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8004af2:	430b      	orrs	r3, r1
 8004af4:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004af6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8004af8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004afc:	d00b      	beq.n	8004b16 <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004afe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004b00:	f013 0f80 	tst.w	r3, #128	; 0x80
 8004b04:	d006      	beq.n	8004b14 <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004b06:	6802      	ldr	r2, [r0, #0]
 8004b08:	6853      	ldr	r3, [r2, #4]
 8004b0a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8004b0e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8004b10:	430b      	orrs	r3, r1
 8004b12:	6053      	str	r3, [r2, #4]
}
 8004b14:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004b16:	6802      	ldr	r2, [r0, #0]
 8004b18:	6853      	ldr	r3, [r2, #4]
 8004b1a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004b1e:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8004b20:	430b      	orrs	r3, r1
 8004b22:	6053      	str	r3, [r2, #4]
 8004b24:	e7eb      	b.n	8004afe <UART_AdvFeatureConfig+0xa2>

08004b26 <UART_WaitOnFlagUntilTimeout>:
{
 8004b26:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b2a:	4605      	mov	r5, r0
 8004b2c:	460f      	mov	r7, r1
 8004b2e:	4616      	mov	r6, r2
 8004b30:	4699      	mov	r9, r3
 8004b32:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b36:	682b      	ldr	r3, [r5, #0]
 8004b38:	69dc      	ldr	r4, [r3, #28]
 8004b3a:	ea37 0404 	bics.w	r4, r7, r4
 8004b3e:	bf0c      	ite	eq
 8004b40:	2401      	moveq	r4, #1
 8004b42:	2400      	movne	r4, #0
 8004b44:	42b4      	cmp	r4, r6
 8004b46:	d157      	bne.n	8004bf8 <UART_WaitOnFlagUntilTimeout+0xd2>
    if (Timeout != HAL_MAX_DELAY)
 8004b48:	f1b8 3fff 	cmp.w	r8, #4294967295
 8004b4c:	d0f3      	beq.n	8004b36 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4e:	f7fb ff25 	bl	800099c <HAL_GetTick>
 8004b52:	eba0 0009 	sub.w	r0, r0, r9
 8004b56:	4540      	cmp	r0, r8
 8004b58:	d82f      	bhi.n	8004bba <UART_WaitOnFlagUntilTimeout+0x94>
 8004b5a:	f1b8 0f00 	cmp.w	r8, #0
 8004b5e:	d02c      	beq.n	8004bba <UART_WaitOnFlagUntilTimeout+0x94>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004b60:	682b      	ldr	r3, [r5, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	f012 0f04 	tst.w	r2, #4
 8004b68:	d0e5      	beq.n	8004b36 <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004b6a:	69da      	ldr	r2, [r3, #28]
 8004b6c:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8004b70:	d0e1      	beq.n	8004b36 <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004b72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b76:	621a      	str	r2, [r3, #32]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004b78:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b7a:	e852 3f00 	ldrex	r3, [r2]
 8004b7e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b82:	e842 3100 	strex	r1, r3, [r2]
 8004b86:	2900      	cmp	r1, #0
 8004b88:	d1f6      	bne.n	8004b78 <UART_WaitOnFlagUntilTimeout+0x52>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b8a:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b8c:	f102 0308 	add.w	r3, r2, #8
 8004b90:	e853 3f00 	ldrex	r3, [r3]
 8004b94:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b98:	3208      	adds	r2, #8
 8004b9a:	e842 3100 	strex	r1, r3, [r2]
 8004b9e:	2900      	cmp	r1, #0
 8004ba0:	d1f3      	bne.n	8004b8a <UART_WaitOnFlagUntilTimeout+0x64>
          huart->gState = HAL_UART_STATE_READY;
 8004ba2:	2320      	movs	r3, #32
 8004ba4:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8004ba8:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004bac:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
          __HAL_UNLOCK(huart);
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
          return HAL_TIMEOUT;
 8004bb6:	2003      	movs	r0, #3
 8004bb8:	e01f      	b.n	8004bfa <UART_WaitOnFlagUntilTimeout+0xd4>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8004bba:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bbc:	e852 3f00 	ldrex	r3, [r2]
 8004bc0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bc4:	e842 3100 	strex	r1, r3, [r2]
 8004bc8:	2900      	cmp	r1, #0
 8004bca:	d1f6      	bne.n	8004bba <UART_WaitOnFlagUntilTimeout+0x94>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bcc:	682a      	ldr	r2, [r5, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bce:	f102 0308 	add.w	r3, r2, #8
 8004bd2:	e853 3f00 	ldrex	r3, [r3]
 8004bd6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bda:	3208      	adds	r2, #8
 8004bdc:	e842 3100 	strex	r1, r3, [r2]
 8004be0:	2900      	cmp	r1, #0
 8004be2:	d1f3      	bne.n	8004bcc <UART_WaitOnFlagUntilTimeout+0xa6>
        huart->gState = HAL_UART_STATE_READY;
 8004be4:	2320      	movs	r3, #32
 8004be6:	f8c5 3088 	str.w	r3, [r5, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8004bea:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
        __HAL_UNLOCK(huart);
 8004bee:	2300      	movs	r3, #0
 8004bf0:	f885 3084 	strb.w	r3, [r5, #132]	; 0x84
        return HAL_TIMEOUT;
 8004bf4:	2003      	movs	r0, #3
 8004bf6:	e000      	b.n	8004bfa <UART_WaitOnFlagUntilTimeout+0xd4>
  return HAL_OK;
 8004bf8:	2000      	movs	r0, #0
}
 8004bfa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08004bfe <UART_CheckIdleState>:
{
 8004bfe:	b530      	push	{r4, r5, lr}
 8004c00:	b083      	sub	sp, #12
 8004c02:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c04:	2300      	movs	r3, #0
 8004c06:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  tickstart = HAL_GetTick();
 8004c0a:	f7fb fec7 	bl	800099c <HAL_GetTick>
 8004c0e:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004c10:	6822      	ldr	r2, [r4, #0]
 8004c12:	6812      	ldr	r2, [r2, #0]
 8004c14:	f012 0f08 	tst.w	r2, #8
 8004c18:	d110      	bne.n	8004c3c <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c1a:	6823      	ldr	r3, [r4, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f013 0f04 	tst.w	r3, #4
 8004c22:	d119      	bne.n	8004c58 <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8004c24:	2320      	movs	r3, #32
 8004c26:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004c2a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c2e:	2000      	movs	r0, #0
 8004c30:	66e0      	str	r0, [r4, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004c32:	6720      	str	r0, [r4, #112]	; 0x70
  __HAL_UNLOCK(huart);
 8004c34:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8004c38:	b003      	add	sp, #12
 8004c3a:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	4603      	mov	r3, r0
 8004c44:	2200      	movs	r2, #0
 8004c46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004c4a:	4620      	mov	r0, r4
 8004c4c:	f7ff ff6b 	bl	8004b26 <UART_WaitOnFlagUntilTimeout>
 8004c50:	2800      	cmp	r0, #0
 8004c52:	d0e2      	beq.n	8004c1a <UART_CheckIdleState+0x1c>
      return HAL_TIMEOUT;
 8004c54:	2003      	movs	r0, #3
 8004c56:	e7ef      	b.n	8004c38 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c58:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004c5c:	9300      	str	r3, [sp, #0]
 8004c5e:	462b      	mov	r3, r5
 8004c60:	2200      	movs	r2, #0
 8004c62:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004c66:	4620      	mov	r0, r4
 8004c68:	f7ff ff5d 	bl	8004b26 <UART_WaitOnFlagUntilTimeout>
 8004c6c:	2800      	cmp	r0, #0
 8004c6e:	d0d9      	beq.n	8004c24 <UART_CheckIdleState+0x26>
      return HAL_TIMEOUT;
 8004c70:	2003      	movs	r0, #3
 8004c72:	e7e1      	b.n	8004c38 <UART_CheckIdleState+0x3a>

08004c74 <HAL_UART_Init>:
  if (huart == NULL)
 8004c74:	b378      	cbz	r0, 8004cd6 <HAL_UART_Init+0x62>
{
 8004c76:	b510      	push	{r4, lr}
 8004c78:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8004c7a:	f8d0 3088 	ldr.w	r3, [r0, #136]	; 0x88
 8004c7e:	b30b      	cbz	r3, 8004cc4 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8004c80:	2324      	movs	r3, #36	; 0x24
 8004c82:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8004c86:	6822      	ldr	r2, [r4, #0]
 8004c88:	6813      	ldr	r3, [r2, #0]
 8004c8a:	f023 0301 	bic.w	r3, r3, #1
 8004c8e:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c90:	4620      	mov	r0, r4
 8004c92:	f7ff fd7d 	bl	8004790 <UART_SetConfig>
 8004c96:	2801      	cmp	r0, #1
 8004c98:	d013      	beq.n	8004cc2 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004c9c:	b9bb      	cbnz	r3, 8004cce <HAL_UART_Init+0x5a>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c9e:	6822      	ldr	r2, [r4, #0]
 8004ca0:	6853      	ldr	r3, [r2, #4]
 8004ca2:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8004ca6:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ca8:	6822      	ldr	r2, [r4, #0]
 8004caa:	6893      	ldr	r3, [r2, #8]
 8004cac:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8004cb0:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8004cb2:	6822      	ldr	r2, [r4, #0]
 8004cb4:	6813      	ldr	r3, [r2, #0]
 8004cb6:	f043 0301 	orr.w	r3, r3, #1
 8004cba:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	f7ff ff9e 	bl	8004bfe <UART_CheckIdleState>
}
 8004cc2:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8004cc4:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
    HAL_UART_MspInit(huart);
 8004cc8:	f7fc f890 	bl	8000dec <HAL_UART_MspInit>
 8004ccc:	e7d8      	b.n	8004c80 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8004cce:	4620      	mov	r0, r4
 8004cd0:	f7ff fec4 	bl	8004a5c <UART_AdvFeatureConfig>
 8004cd4:	e7e3      	b.n	8004c9e <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 8004cd6:	2001      	movs	r0, #1
}
 8004cd8:	4770      	bx	lr
	...

08004cdc <UART_Start_Receive_IT>:
{
 8004cdc:	b410      	push	{r4}
  huart->pRxBuffPtr  = pData;
 8004cde:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize  = Size;
 8004ce0:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxXferCount = Size;
 8004ce4:	f8a0 205e 	strh.w	r2, [r0, #94]	; 0x5e
  huart->RxISR       = NULL;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	6743      	str	r3, [r0, #116]	; 0x74
  UART_MASK_COMPUTATION(huart);
 8004cec:	6883      	ldr	r3, [r0, #8]
 8004cee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004cf2:	d006      	beq.n	8004d02 <UART_Start_Receive_IT+0x26>
 8004cf4:	b9a3      	cbnz	r3, 8004d20 <UART_Start_Receive_IT+0x44>
 8004cf6:	6903      	ldr	r3, [r0, #16]
 8004cf8:	b973      	cbnz	r3, 8004d18 <UART_Start_Receive_IT+0x3c>
 8004cfa:	23ff      	movs	r3, #255	; 0xff
 8004cfc:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8004d00:	e014      	b.n	8004d2c <UART_Start_Receive_IT+0x50>
 8004d02:	6903      	ldr	r3, [r0, #16]
 8004d04:	b923      	cbnz	r3, 8004d10 <UART_Start_Receive_IT+0x34>
 8004d06:	f240 13ff 	movw	r3, #511	; 0x1ff
 8004d0a:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8004d0e:	e00d      	b.n	8004d2c <UART_Start_Receive_IT+0x50>
 8004d10:	23ff      	movs	r3, #255	; 0xff
 8004d12:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8004d16:	e009      	b.n	8004d2c <UART_Start_Receive_IT+0x50>
 8004d18:	237f      	movs	r3, #127	; 0x7f
 8004d1a:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8004d1e:	e005      	b.n	8004d2c <UART_Start_Receive_IT+0x50>
 8004d20:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d24:	d02d      	beq.n	8004d82 <UART_Start_Receive_IT+0xa6>
 8004d26:	2300      	movs	r3, #0
 8004d28:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d2c:	2300      	movs	r3, #0
 8004d2e:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d32:	2322      	movs	r3, #34	; 0x22
 8004d34:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d38:	6801      	ldr	r1, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d3a:	f101 0308 	add.w	r3, r1, #8
 8004d3e:	e853 3f00 	ldrex	r3, [r3]
 8004d42:	f043 0301 	orr.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d46:	3108      	adds	r1, #8
 8004d48:	e841 3400 	strex	r4, r3, [r1]
 8004d4c:	2c00      	cmp	r4, #0
 8004d4e:	d1f3      	bne.n	8004d38 <UART_Start_Receive_IT+0x5c>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004d50:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8004d52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d56:	d01e      	beq.n	8004d96 <UART_Start_Receive_IT+0xba>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d58:	6883      	ldr	r3, [r0, #8]
 8004d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d5e:	d042      	beq.n	8004de6 <UART_Start_Receive_IT+0x10a>
      huart->RxISR = UART_RxISR_8BIT;
 8004d60:	4b29      	ldr	r3, [pc, #164]	; (8004e08 <UART_Start_Receive_IT+0x12c>)
 8004d62:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004d64:	6903      	ldr	r3, [r0, #16]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d043      	beq.n	8004df2 <UART_Start_Receive_IT+0x116>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8004d6a:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6c:	e852 3f00 	ldrex	r3, [r2]
 8004d70:	f443 7390 	orr.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d74:	e842 3100 	strex	r1, r3, [r2]
 8004d78:	2900      	cmp	r1, #0
 8004d7a:	d1f6      	bne.n	8004d6a <UART_Start_Receive_IT+0x8e>
}
 8004d7c:	2000      	movs	r0, #0
 8004d7e:	bc10      	pop	{r4}
 8004d80:	4770      	bx	lr
  UART_MASK_COMPUTATION(huart);
 8004d82:	6903      	ldr	r3, [r0, #16]
 8004d84:	b91b      	cbnz	r3, 8004d8e <UART_Start_Receive_IT+0xb2>
 8004d86:	237f      	movs	r3, #127	; 0x7f
 8004d88:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8004d8c:	e7ce      	b.n	8004d2c <UART_Start_Receive_IT+0x50>
 8004d8e:	233f      	movs	r3, #63	; 0x3f
 8004d90:	f8a0 3060 	strh.w	r3, [r0, #96]	; 0x60
 8004d94:	e7ca      	b.n	8004d2c <UART_Start_Receive_IT+0x50>
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8004d96:	f8b0 3068 	ldrh.w	r3, [r0, #104]	; 0x68
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d8dc      	bhi.n	8004d58 <UART_Start_Receive_IT+0x7c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d9e:	6883      	ldr	r3, [r0, #8]
 8004da0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004da4:	d019      	beq.n	8004dda <UART_Start_Receive_IT+0xfe>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8004da6:	4b19      	ldr	r3, [pc, #100]	; (8004e0c <UART_Start_Receive_IT+0x130>)
 8004da8:	6743      	str	r3, [r0, #116]	; 0x74
    if (huart->Init.Parity != UART_PARITY_NONE)
 8004daa:	6903      	ldr	r3, [r0, #16]
 8004dac:	b143      	cbz	r3, 8004dc0 <UART_Start_Receive_IT+0xe4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004dae:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004db0:	e852 3f00 	ldrex	r3, [r2]
 8004db4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004db8:	e842 3100 	strex	r1, r3, [r2]
 8004dbc:	2900      	cmp	r1, #0
 8004dbe:	d1f6      	bne.n	8004dae <UART_Start_Receive_IT+0xd2>
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8004dc0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc2:	f102 0308 	add.w	r3, r2, #8
 8004dc6:	e853 3f00 	ldrex	r3, [r3]
 8004dca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dce:	3208      	adds	r2, #8
 8004dd0:	e842 3100 	strex	r1, r3, [r2]
 8004dd4:	2900      	cmp	r1, #0
 8004dd6:	d1f3      	bne.n	8004dc0 <UART_Start_Receive_IT+0xe4>
 8004dd8:	e7d0      	b.n	8004d7c <UART_Start_Receive_IT+0xa0>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dda:	6903      	ldr	r3, [r0, #16]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d1e2      	bne.n	8004da6 <UART_Start_Receive_IT+0xca>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8004de0:	4b0b      	ldr	r3, [pc, #44]	; (8004e10 <UART_Start_Receive_IT+0x134>)
 8004de2:	6743      	str	r3, [r0, #116]	; 0x74
 8004de4:	e7e1      	b.n	8004daa <UART_Start_Receive_IT+0xce>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004de6:	6903      	ldr	r3, [r0, #16]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d1b9      	bne.n	8004d60 <UART_Start_Receive_IT+0x84>
      huart->RxISR = UART_RxISR_16BIT;
 8004dec:	4b09      	ldr	r3, [pc, #36]	; (8004e14 <UART_Start_Receive_IT+0x138>)
 8004dee:	6743      	str	r3, [r0, #116]	; 0x74
 8004df0:	e7b8      	b.n	8004d64 <UART_Start_Receive_IT+0x88>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8004df2:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004df4:	e852 3f00 	ldrex	r3, [r2]
 8004df8:	f043 0320 	orr.w	r3, r3, #32
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfc:	e842 3100 	strex	r1, r3, [r2]
 8004e00:	2900      	cmp	r1, #0
 8004e02:	d1f6      	bne.n	8004df2 <UART_Start_Receive_IT+0x116>
 8004e04:	e7ba      	b.n	8004d7c <UART_Start_Receive_IT+0xa0>
 8004e06:	bf00      	nop
 8004e08:	08004249 	.word	0x08004249
 8004e0c:	080043fd 	.word	0x080043fd
 8004e10:	080045c9 	.word	0x080045c9
 8004e14:	08004325 	.word	0x08004325

08004e18 <HAL_UART_Receive_IT>:
{
 8004e18:	b538      	push	{r3, r4, r5, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8004e1a:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8004e1e:	2b20      	cmp	r3, #32
 8004e20:	d117      	bne.n	8004e52 <HAL_UART_Receive_IT+0x3a>
    if ((pData == NULL) || (Size == 0U))
 8004e22:	b1c1      	cbz	r1, 8004e56 <HAL_UART_Receive_IT+0x3e>
 8004e24:	b1ca      	cbz	r2, 8004e5a <HAL_UART_Receive_IT+0x42>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e26:	2300      	movs	r3, #0
 8004e28:	66c3      	str	r3, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004e2a:	6803      	ldr	r3, [r0, #0]
 8004e2c:	4c0c      	ldr	r4, [pc, #48]	; (8004e60 <HAL_UART_Receive_IT+0x48>)
 8004e2e:	42a3      	cmp	r3, r4
 8004e30:	d00c      	beq.n	8004e4c <HAL_UART_Receive_IT+0x34>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 8004e38:	d008      	beq.n	8004e4c <HAL_UART_Receive_IT+0x34>
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004e3a:	6804      	ldr	r4, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e3c:	e854 3f00 	ldrex	r3, [r4]
 8004e40:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e44:	e844 3500 	strex	r5, r3, [r4]
 8004e48:	2d00      	cmp	r5, #0
 8004e4a:	d1f6      	bne.n	8004e3a <HAL_UART_Receive_IT+0x22>
    return (UART_Start_Receive_IT(huart, pData, Size));
 8004e4c:	f7ff ff46 	bl	8004cdc <UART_Start_Receive_IT>
 8004e50:	e000      	b.n	8004e54 <HAL_UART_Receive_IT+0x3c>
    return HAL_BUSY;
 8004e52:	2002      	movs	r0, #2
}
 8004e54:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004e56:	2001      	movs	r0, #1
 8004e58:	e7fc      	b.n	8004e54 <HAL_UART_Receive_IT+0x3c>
 8004e5a:	2001      	movs	r0, #1
 8004e5c:	e7fa      	b.n	8004e54 <HAL_UART_Receive_IT+0x3c>
 8004e5e:	bf00      	nop
 8004e60:	40008000 	.word	0x40008000

08004e64 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8004e64:	b082      	sub	sp, #8
 8004e66:	ab02      	add	r3, sp, #8
 8004e68:	e903 0006 	stmdb	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8004e6c:	6802      	ldr	r2, [r0, #0]
 8004e6e:	6853      	ldr	r3, [r2, #4]
 8004e70:	f023 0310 	bic.w	r3, r3, #16
 8004e74:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 8004e78:	430b      	orrs	r3, r1
 8004e7a:	6053      	str	r3, [r2, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8004e7c:	6802      	ldr	r2, [r0, #0]
 8004e7e:	6853      	ldr	r3, [r2, #4]
 8004e80:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004e84:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8004e88:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004e8c:	6053      	str	r3, [r2, #4]
}
 8004e8e:	b002      	add	sp, #8
 8004e90:	4770      	bx	lr
	...

08004e94 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004e94:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8004e96:	b92b      	cbnz	r3, 8004ea4 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8004e98:	2301      	movs	r3, #1
 8004e9a:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8004e9e:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
 8004ea2:	4770      	bx	lr
{
 8004ea4:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004ea6:	6803      	ldr	r3, [r0, #0]
 8004ea8:	689a      	ldr	r2, [r3, #8]
 8004eaa:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004eae:	6899      	ldr	r1, [r3, #8]
 8004eb0:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004eb2:	4d09      	ldr	r5, [pc, #36]	; (8004ed8 <UARTEx_SetNbDataToProcess+0x44>)
 8004eb4:	5c6b      	ldrb	r3, [r5, r1]
 8004eb6:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004eb8:	4c08      	ldr	r4, [pc, #32]	; (8004edc <UARTEx_SetNbDataToProcess+0x48>)
 8004eba:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004ebc:	fb93 f3f1 	sdiv	r3, r3, r1
 8004ec0:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004ec4:	5cab      	ldrb	r3, [r5, r2]
 8004ec6:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004ec8:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004eca:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ece:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
  }
}
 8004ed2:	bc30      	pop	{r4, r5}
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	08009734 	.word	0x08009734
 8004edc:	0800972c 	.word	0x0800972c

08004ee0 <HAL_UARTEx_WakeupCallback>:
}
 8004ee0:	4770      	bx	lr

08004ee2 <HAL_UARTEx_RxFifoFullCallback>:
}
 8004ee2:	4770      	bx	lr

08004ee4 <HAL_UARTEx_TxFifoEmptyCallback>:
}
 8004ee4:	4770      	bx	lr

08004ee6 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
{
 8004ee6:	b510      	push	{r4, lr}
 8004ee8:	b084      	sub	sp, #16
 8004eea:	ab04      	add	r3, sp, #16
 8004eec:	e903 0006 	stmdb	r3, {r1, r2}
  __HAL_LOCK(huart);
 8004ef0:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d035      	beq.n	8004f64 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7e>
 8004ef8:	4604      	mov	r4, r0
 8004efa:	2301      	movs	r3, #1
 8004efc:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004f00:	2324      	movs	r3, #36	; 0x24
 8004f02:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  __HAL_UART_DISABLE(huart);
 8004f06:	6802      	ldr	r2, [r0, #0]
 8004f08:	6813      	ldr	r3, [r2, #0]
 8004f0a:	f023 0301 	bic.w	r3, r3, #1
 8004f0e:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8004f10:	6801      	ldr	r1, [r0, #0]
 8004f12:	688b      	ldr	r3, [r1, #8]
 8004f14:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8004f18:	9a02      	ldr	r2, [sp, #8]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	608b      	str	r3, [r1, #8]
  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8004f1e:	b1aa      	cbz	r2, 8004f4c <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  __HAL_UART_ENABLE(huart);
 8004f20:	6822      	ldr	r2, [r4, #0]
 8004f22:	6813      	ldr	r3, [r2, #0]
 8004f24:	f043 0301 	orr.w	r3, r3, #1
 8004f28:	6013      	str	r3, [r2, #0]
  tickstart = HAL_GetTick();
 8004f2a:	f7fb fd37 	bl	800099c <HAL_GetTick>
 8004f2e:	4603      	mov	r3, r0
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f30:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 8004f34:	9200      	str	r2, [sp, #0]
 8004f36:	2200      	movs	r2, #0
 8004f38:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004f3c:	4620      	mov	r0, r4
 8004f3e:	f7ff fdf2 	bl	8004b26 <UART_WaitOnFlagUntilTimeout>
 8004f42:	b948      	cbnz	r0, 8004f58 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x72>
    huart->gState = HAL_UART_STATE_READY;
 8004f44:	2320      	movs	r3, #32
 8004f46:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8004f4a:	e006      	b.n	8004f5a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x74>
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8004f4c:	ab04      	add	r3, sp, #16
 8004f4e:	e913 0006 	ldmdb	r3, {r1, r2}
 8004f52:	f7ff ff87 	bl	8004e64 <UARTEx_Wakeup_AddressConfig>
 8004f56:	e7e3      	b.n	8004f20 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x3a>
    status = HAL_TIMEOUT;
 8004f58:	2003      	movs	r0, #3
  __HAL_UNLOCK(huart);
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	f884 3084 	strb.w	r3, [r4, #132]	; 0x84
}
 8004f60:	b004      	add	sp, #16
 8004f62:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8004f64:	2002      	movs	r0, #2
 8004f66:	e7fb      	b.n	8004f60 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x7a>

08004f68 <HAL_UARTEx_EnableStopMode>:
  __HAL_LOCK(huart);
 8004f68:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8004f6c:	2b01      	cmp	r3, #1
 8004f6e:	d010      	beq.n	8004f92 <HAL_UARTEx_EnableStopMode+0x2a>
 8004f70:	2301      	movs	r3, #1
 8004f72:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8004f76:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f78:	e852 3f00 	ldrex	r3, [r2]
 8004f7c:	f043 0302 	orr.w	r3, r3, #2
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f80:	e842 3100 	strex	r1, r3, [r2]
 8004f84:	2900      	cmp	r1, #0
 8004f86:	d1f6      	bne.n	8004f76 <HAL_UARTEx_EnableStopMode+0xe>
  __HAL_UNLOCK(huart);
 8004f88:	2300      	movs	r3, #0
 8004f8a:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  return HAL_OK;
 8004f8e:	4618      	mov	r0, r3
 8004f90:	4770      	bx	lr
  __HAL_LOCK(huart);
 8004f92:	2002      	movs	r0, #2
}
 8004f94:	4770      	bx	lr

08004f96 <HAL_UARTEx_EnableFifoMode>:
  __HAL_LOCK(huart);
 8004f96:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d01d      	beq.n	8004fda <HAL_UARTEx_EnableFifoMode+0x44>
{
 8004f9e:	b510      	push	{r4, lr}
 8004fa0:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004fa8:	2324      	movs	r3, #36	; 0x24
 8004faa:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004fae:	6802      	ldr	r2, [r0, #0]
 8004fb0:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8004fb2:	6811      	ldr	r1, [r2, #0]
 8004fb4:	f021 0101 	bic.w	r1, r1, #1
 8004fb8:	6011      	str	r1, [r2, #0]
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004fba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8004fbe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8004fc2:	6642      	str	r2, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004fc4:	6802      	ldr	r2, [r0, #0]
 8004fc6:	6013      	str	r3, [r2, #0]
  UARTEx_SetNbDataToProcess(huart);
 8004fc8:	f7ff ff64 	bl	8004e94 <UARTEx_SetNbDataToProcess>
  huart->gState = HAL_UART_STATE_READY;
 8004fcc:	2320      	movs	r3, #32
 8004fce:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8004fd2:	2000      	movs	r0, #0
 8004fd4:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8004fd8:	bd10      	pop	{r4, pc}
  __HAL_LOCK(huart);
 8004fda:	2002      	movs	r0, #2
}
 8004fdc:	4770      	bx	lr

08004fde <HAL_UARTEx_SetTxFifoThreshold>:
{
 8004fde:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8004fe0:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 8004fe4:	2b01      	cmp	r3, #1
 8004fe6:	d01d      	beq.n	8005024 <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8004fe8:	4604      	mov	r4, r0
 8004fea:	2301      	movs	r3, #1
 8004fec:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8004ff0:	2324      	movs	r3, #36	; 0x24
 8004ff2:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004ff6:	6803      	ldr	r3, [r0, #0]
 8004ff8:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	f022 0201 	bic.w	r2, r2, #1
 8005000:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005002:	6802      	ldr	r2, [r0, #0]
 8005004:	6893      	ldr	r3, [r2, #8]
 8005006:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800500a:	4319      	orrs	r1, r3
 800500c:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 800500e:	f7ff ff41 	bl	8004e94 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005012:	6823      	ldr	r3, [r4, #0]
 8005014:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005016:	2320      	movs	r3, #32
 8005018:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 800501c:	2000      	movs	r0, #0
 800501e:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 8005022:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8005024:	2002      	movs	r0, #2
 8005026:	e7fc      	b.n	8005022 <HAL_UARTEx_SetTxFifoThreshold+0x44>

08005028 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8005028:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 800502a:	f890 3084 	ldrb.w	r3, [r0, #132]	; 0x84
 800502e:	2b01      	cmp	r3, #1
 8005030:	d01d      	beq.n	800506e <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8005032:	4604      	mov	r4, r0
 8005034:	2301      	movs	r3, #1
 8005036:	f880 3084 	strb.w	r3, [r0, #132]	; 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 800503a:	2324      	movs	r3, #36	; 0x24
 800503c:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005040:	6803      	ldr	r3, [r0, #0]
 8005042:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	f022 0201 	bic.w	r2, r2, #1
 800504a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800504c:	6802      	ldr	r2, [r0, #0]
 800504e:	6893      	ldr	r3, [r2, #8]
 8005050:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 8005054:	4319      	orrs	r1, r3
 8005056:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8005058:	f7ff ff1c 	bl	8004e94 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800505c:	6823      	ldr	r3, [r4, #0]
 800505e:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8005060:	2320      	movs	r3, #32
 8005062:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  __HAL_UNLOCK(huart);
 8005066:	2000      	movs	r0, #0
 8005068:	f884 0084 	strb.w	r0, [r4, #132]	; 0x84
}
 800506c:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 800506e:	2002      	movs	r0, #2
 8005070:	e7fc      	b.n	800506c <HAL_UARTEx_SetRxFifoThreshold+0x44>

08005072 <RadioCheckRfFrequency>:
}

static bool RadioCheckRfFrequency( uint32_t frequency )
{
    return true;
}
 8005072:	2001      	movs	r0, #1
 8005074:	4770      	bx	lr
	...

08005078 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
    uint32_t bandwidthInHz = 0;

    switch( bw )
 8005078:	280a      	cmp	r0, #10
 800507a:	d807      	bhi.n	800508c <RadioGetLoRaBandwidthInHz+0x14>
 800507c:	e8df f000 	tbb	[pc, r0]
 8005080:	17110b20 	.word	0x17110b20
 8005084:	061e1c1a 	.word	0x061e1c1a
 8005088:	0e08      	.short	0x0e08
 800508a:	14          	.byte	0x14
 800508b:	00          	.byte	0x00
 800508c:	2000      	movs	r0, #0
 800508e:	4770      	bx	lr
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
        break;
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8005090:	f642 00b1 	movw	r0, #10417	; 0x28b1
        break;
 8005094:	4770      	bx	lr
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8005096:	f643 5009 	movw	r0, #15625	; 0x3d09
        break;
 800509a:	4770      	bx	lr
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 800509c:	f245 1061 	movw	r0, #20833	; 0x5161
        break;
 80050a0:	4770      	bx	lr
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80050a2:	f647 2012 	movw	r0, #31250	; 0x7a12
        break;
 80050a6:	4770      	bx	lr
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 80050a8:	f24a 20c3 	movw	r0, #41667	; 0xa2c3
        break;
 80050ac:	4770      	bx	lr
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 80050ae:	f24f 4024 	movw	r0, #62500	; 0xf424
        break;
 80050b2:	4770      	bx	lr
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 80050b4:	4804      	ldr	r0, [pc, #16]	; (80050c8 <RadioGetLoRaBandwidthInHz+0x50>)
        break;
 80050b6:	4770      	bx	lr
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 80050b8:	4804      	ldr	r0, [pc, #16]	; (80050cc <RadioGetLoRaBandwidthInHz+0x54>)
        break;
 80050ba:	4770      	bx	lr
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 80050bc:	4804      	ldr	r0, [pc, #16]	; (80050d0 <RadioGetLoRaBandwidthInHz+0x58>)
        break;
 80050be:	4770      	bx	lr
        bandwidthInHz = 7812UL;
 80050c0:	f641 6084 	movw	r0, #7812	; 0x1e84
    }

    return bandwidthInHz;
}
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	0001e848 	.word	0x0001e848
 80050cc:	0003d090 	.word	0x0003d090
 80050d0:	0007a120 	.word	0x0007a120

080050d4 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80050d4:	f89d 1004 	ldrb.w	r1, [sp, #4]
    return ( preambleLen << 3 ) +
 80050d8:	00d2      	lsls	r2, r2, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80050da:	b953      	cbnz	r3, 80050f2 <RadioGetGfskTimeOnAirNumerator+0x1e>
 80050dc:	2308      	movs	r3, #8
    return ( preambleLen << 3 ) +
 80050de:	441a      	add	r2, r3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80050e0:	3218      	adds	r2, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80050e2:	b141      	cbz	r1, 80050f6 <RadioGetGfskTimeOnAirNumerator+0x22>
 80050e4:	2302      	movs	r3, #2
 80050e6:	f89d 0000 	ldrb.w	r0, [sp]
 80050ea:	4418      	add	r0, r3
}
 80050ec:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 80050f0:	4770      	bx	lr
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80050f2:	2300      	movs	r3, #0
 80050f4:	e7f3      	b.n	80050de <RadioGetGfskTimeOnAirNumerator+0xa>
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 80050f6:	2300      	movs	r3, #0
 80050f8:	e7f5      	b.n	80050e6 <RadioGetGfskTimeOnAirNumerator+0x12>

080050fa <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80050fa:	b570      	push	{r4, r5, r6, lr}
 80050fc:	f89d 4010 	ldrb.w	r4, [sp, #16]
 8005100:	f89d 5018 	ldrb.w	r5, [sp, #24]
    int32_t crDenom           = coderate + 4;
 8005104:	3204      	adds	r2, #4
    bool    lowDatareOptimize = false;

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8005106:	f1a1 0c05 	sub.w	ip, r1, #5
 800510a:	f1bc 0f01 	cmp.w	ip, #1
 800510e:	d931      	bls.n	8005174 <RadioGetLoRaTimeOnAirNumerator+0x7a>
        {
            preambleLen = 12;
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8005110:	b918      	cbnz	r0, 800511a <RadioGetLoRaTimeOnAirNumerator+0x20>
 8005112:	f1a1 060b 	sub.w	r6, r1, #11
 8005116:	2e01      	cmp	r6, #1
 8005118:	d934      	bls.n	8005184 <RadioGetLoRaTimeOnAirNumerator+0x8a>
 800511a:	2801      	cmp	r0, #1
 800511c:	d02e      	beq.n	800517c <RadioGetLoRaTimeOnAirNumerator+0x82>
    bool    lowDatareOptimize = false;
 800511e:	2600      	movs	r6, #0
    {
        lowDatareOptimize = true;
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8005120:	f89d c014 	ldrb.w	ip, [sp, #20]
 8005124:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
                            ( crcOn ? 16 : 0 ) -
 8005128:	b385      	cbz	r5, 800518c <RadioGetLoRaTimeOnAirNumerator+0x92>
 800512a:	2010      	movs	r0, #16
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 800512c:	4484      	add	ip, r0
                            ( 4 * datarate ) +
 800512e:	0088      	lsls	r0, r1, #2
                            ( crcOn ? 16 : 0 ) -
 8005130:	ebac 0c81 	sub.w	ip, ip, r1, lsl #2
                            ( fixLen ? 0 : 20 );
 8005134:	b364      	cbz	r4, 8005190 <RadioGetLoRaTimeOnAirNumerator+0x96>
 8005136:	f04f 0e00 	mov.w	lr, #0
                            ( 4 * datarate ) +
 800513a:	44f4      	add	ip, lr

    if( datarate <= 6 )
 800513c:	2906      	cmp	r1, #6
 800513e:	d904      	bls.n	800514a <RadioGetLoRaTimeOnAirNumerator+0x50>
    {
        ceilDenominator = 4 * datarate;
    }
    else
    {
        ceilNumerator += 8;
 8005140:	f10c 0c08 	add.w	ip, ip, #8

        if( lowDatareOptimize == true )
 8005144:	b10e      	cbz	r6, 800514a <RadioGetLoRaTimeOnAirNumerator+0x50>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8005146:	1e88      	subs	r0, r1, #2
 8005148:	0080      	lsls	r0, r0, #2
        {
            ceilDenominator = 4 * datarate;
        }
    }

    if( ceilNumerator < 0 )
 800514a:	f1bc 0f00 	cmp.w	ip, #0
 800514e:	db22      	blt.n	8005196 <RadioGetLoRaTimeOnAirNumerator+0x9c>
        ceilNumerator = 0;
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8005150:	4484      	add	ip, r0
 8005152:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005156:	fb9c fcf0 	sdiv	ip, ip, r0
 800515a:	fb02 330c 	mla	r3, r2, ip, r3
    int32_t intermediate =
 800515e:	f103 000c 	add.w	r0, r3, #12

    if( datarate <= 6 )
 8005162:	2906      	cmp	r1, #6
 8005164:	d801      	bhi.n	800516a <RadioGetLoRaTimeOnAirNumerator+0x70>
    {
        intermediate += 2;
 8005166:	f103 000e 	add.w	r0, r3, #14
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 800516a:	0080      	lsls	r0, r0, #2
 800516c:	3001      	adds	r0, #1
 800516e:	3902      	subs	r1, #2
}
 8005170:	4088      	lsls	r0, r1
 8005172:	bd70      	pop	{r4, r5, r6, pc}
        if( preambleLen < 12 )
 8005174:	2b0b      	cmp	r3, #11
 8005176:	d8cb      	bhi.n	8005110 <RadioGetLoRaTimeOnAirNumerator+0x16>
            preambleLen = 12;
 8005178:	230c      	movs	r3, #12
 800517a:	e7c9      	b.n	8005110 <RadioGetLoRaTimeOnAirNumerator+0x16>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800517c:	290c      	cmp	r1, #12
 800517e:	d003      	beq.n	8005188 <RadioGetLoRaTimeOnAirNumerator+0x8e>
    bool    lowDatareOptimize = false;
 8005180:	2600      	movs	r6, #0
 8005182:	e7cd      	b.n	8005120 <RadioGetLoRaTimeOnAirNumerator+0x26>
        lowDatareOptimize = true;
 8005184:	2601      	movs	r6, #1
 8005186:	e7cb      	b.n	8005120 <RadioGetLoRaTimeOnAirNumerator+0x26>
 8005188:	2601      	movs	r6, #1
 800518a:	e7c9      	b.n	8005120 <RadioGetLoRaTimeOnAirNumerator+0x26>
                            ( crcOn ? 16 : 0 ) -
 800518c:	2000      	movs	r0, #0
 800518e:	e7cd      	b.n	800512c <RadioGetLoRaTimeOnAirNumerator+0x32>
                            ( fixLen ? 0 : 20 );
 8005190:	f04f 0e14 	mov.w	lr, #20
 8005194:	e7d1      	b.n	800513a <RadioGetLoRaTimeOnAirNumerator+0x40>
        ceilNumerator = 0;
 8005196:	f04f 0c00 	mov.w	ip, #0
 800519a:	e7d9      	b.n	8005150 <RadioGetLoRaTimeOnAirNumerator+0x56>

0800519c <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 800519c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800519e:	b085      	sub	sp, #20
 80051a0:	460e      	mov	r6, r1
 80051a2:	4615      	mov	r5, r2
 80051a4:	4619      	mov	r1, r3
 80051a6:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 80051aa:	f89d 302c 	ldrb.w	r3, [sp, #44]	; 0x2c
 80051ae:	f89d 7030 	ldrb.w	r7, [sp, #48]	; 0x30
 80051b2:	f89d c034 	ldrb.w	ip, [sp, #52]	; 0x34
    uint32_t numerator = 0;
    uint32_t denominator = 1;

    switch( modem )
 80051b6:	b148      	cbz	r0, 80051cc <RadioTimeOnAir+0x30>
 80051b8:	2801      	cmp	r0, #1
 80051ba:	d012      	beq.n	80051e2 <RadioTimeOnAir+0x46>
 80051bc:	2501      	movs	r5, #1
 80051be:	2400      	movs	r4, #0
        break;
    default:
        break;
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 80051c0:	442c      	add	r4, r5
 80051c2:	1e60      	subs	r0, r4, #1
}
 80051c4:	fbb0 f0f5 	udiv	r0, r0, r5
 80051c8:	b005      	add	sp, #20
 80051ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80051cc:	f8cd c004 	str.w	ip, [sp, #4]
 80051d0:	9700      	str	r7, [sp, #0]
 80051d2:	4628      	mov	r0, r5
 80051d4:	f7ff ff7e 	bl	80050d4 <RadioGetGfskTimeOnAirNumerator>
 80051d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051dc:	fb03 f400 	mul.w	r4, r3, r0
        break;
 80051e0:	e7ee      	b.n	80051c0 <RadioTimeOnAir+0x24>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 80051e2:	f8cd c008 	str.w	ip, [sp, #8]
 80051e6:	9701      	str	r7, [sp, #4]
 80051e8:	9300      	str	r3, [sp, #0]
 80051ea:	4613      	mov	r3, r2
 80051ec:	460a      	mov	r2, r1
 80051ee:	4629      	mov	r1, r5
 80051f0:	4630      	mov	r0, r6
 80051f2:	f7ff ff82 	bl	80050fa <RadioGetLoRaTimeOnAirNumerator>
 80051f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051fa:	fb03 f400 	mul.w	r4, r3, r0
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 80051fe:	4b03      	ldr	r3, [pc, #12]	; (800520c <RadioTimeOnAir+0x70>)
 8005200:	5d98      	ldrb	r0, [r3, r6]
 8005202:	f7ff ff39 	bl	8005078 <RadioGetLoRaBandwidthInHz>
 8005206:	4605      	mov	r5, r0
        break;
 8005208:	e7da      	b.n	80051c0 <RadioTimeOnAir+0x24>
 800520a:	bf00      	nop
 800520c:	080097a8 	.word	0x080097a8

08005210 <RadioOnTxTimeoutProcess>:
{
    RADIO_RX_TIMEOUT_PROCESS();
}

static void RadioOnTxTimeoutProcess( void )
{
 8005210:	b508      	push	{r3, lr}
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8005212:	4b05      	ldr	r3, [pc, #20]	; (8005228 <RadioOnTxTimeoutProcess+0x18>)
 8005214:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005218:	629a      	str	r2, [r3, #40]	; 0x28
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800521a:	4b04      	ldr	r3, [pc, #16]	; (800522c <RadioOnTxTimeoutProcess+0x1c>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	b113      	cbz	r3, 8005226 <RadioOnTxTimeoutProcess+0x16>
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	b103      	cbz	r3, 8005226 <RadioOnTxTimeoutProcess+0x16>
    {
        RadioEvents->TxTimeout( );
 8005224:	4798      	blx	r3
    }
}
 8005226:	bd08      	pop	{r3, pc}
 8005228:	48000400 	.word	0x48000400
 800522c:	200005d4 	.word	0x200005d4

08005230 <RadioOnTxTimeoutIrq>:
{
 8005230:	b508      	push	{r3, lr}
    RADIO_TX_TIMEOUT_PROCESS();
 8005232:	f7ff ffed 	bl	8005210 <RadioOnTxTimeoutProcess>
}
 8005236:	bd08      	pop	{r3, pc}

08005238 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8005238:	b508      	push	{r3, lr}
 800523a:	4b05      	ldr	r3, [pc, #20]	; (8005250 <RadioOnRxTimeoutProcess+0x18>)
 800523c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005240:	629a      	str	r2, [r3, #40]	; 0x28
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005242:	4b04      	ldr	r3, [pc, #16]	; (8005254 <RadioOnRxTimeoutProcess+0x1c>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	b113      	cbz	r3, 800524e <RadioOnRxTimeoutProcess+0x16>
 8005248:	68db      	ldr	r3, [r3, #12]
 800524a:	b103      	cbz	r3, 800524e <RadioOnRxTimeoutProcess+0x16>
    {
        RadioEvents->RxTimeout( );
 800524c:	4798      	blx	r3
    }
}
 800524e:	bd08      	pop	{r3, pc}
 8005250:	48000400 	.word	0x48000400
 8005254:	200005d4 	.word	0x200005d4

08005258 <RadioOnRxTimeoutIrq>:
{
 8005258:	b508      	push	{r3, lr}
    RADIO_RX_TIMEOUT_PROCESS();
 800525a:	f7ff ffed 	bl	8005238 <RadioOnRxTimeoutProcess>
}
 800525e:	bd08      	pop	{r3, pc}

08005260 <payload_integration>:
    SUBGRF_SetTxContinuousWave( );
}

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 8005260:	b570      	push	{r4, r5, r6, lr}
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;

    for( i = 0; i < size; i++ )
 8005262:	2300      	movs	r3, #0
 8005264:	e005      	b.n	8005272 <payload_integration+0x12>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 8005266:	5ccc      	ldrb	r4, [r1, r3]
 8005268:	43e4      	mvns	r4, r4
 800526a:	54cc      	strb	r4, [r1, r3]
        /* init outBuffer */
        outBuffer[i] = 0;
 800526c:	2400      	movs	r4, #0
 800526e:	54c4      	strb	r4, [r0, r3]
    for( i = 0; i < size; i++ )
 8005270:	3301      	adds	r3, #1
 8005272:	429a      	cmp	r2, r3
 8005274:	dcf7      	bgt.n	8005266 <payload_integration+0x6>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 8005276:	2300      	movs	r3, #0
    uint8_t prevInt = 0;
 8005278:	461c      	mov	r4, r3
 800527a:	e011      	b.n	80052a0 <payload_integration+0x40>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
        index_byte = i / 8;
 800527c:	f103 0c07 	add.w	ip, r3, #7
 8005280:	e022      	b.n	80052c8 <payload_integration+0x68>
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
        index_byte_out = ( i + 1 ) / 8;
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8005282:	b2ed      	uxtb	r5, r5
 8005284:	5d4d      	ldrb	r5, [r1, r5]
 8005286:	fa45 f50e 	asr.w	r5, r5, lr
 800528a:	f005 0501 	and.w	r5, r5, #1
        /* integration */
        prevInt ^= currBit;
 800528e:	406c      	eors	r4, r5
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8005290:	f3c6 05c7 	ubfx	r5, r6, #3, #8
 8005294:	fa04 fc0c 	lsl.w	ip, r4, ip
 8005298:	5d46      	ldrb	r6, [r0, r5]
 800529a:	ea46 060c 	orr.w	r6, r6, ip
 800529e:	5546      	strb	r6, [r0, r5]
    for( i = 0; i < ( size * 8 ); i++ )
 80052a0:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 80052a4:	da26      	bge.n	80052f4 <payload_integration+0x94>
        index_bit = 7 - ( i % 8 );
 80052a6:	425d      	negs	r5, r3
 80052a8:	f003 0c07 	and.w	ip, r3, #7
 80052ac:	f005 0507 	and.w	r5, r5, #7
 80052b0:	bf58      	it	pl
 80052b2:	f1c5 0c00 	rsbpl	ip, r5, #0
 80052b6:	fa5f fe8c 	uxtb.w	lr, ip
 80052ba:	f1ce 0e07 	rsb	lr, lr, #7
 80052be:	fa5f fe8e 	uxtb.w	lr, lr
        index_byte = i / 8;
 80052c2:	469c      	mov	ip, r3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	dbd9      	blt.n	800527c <payload_integration+0x1c>
 80052c8:	ea4f 05ec 	mov.w	r5, ip, asr #3
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 80052cc:	3301      	adds	r3, #1
 80052ce:	425e      	negs	r6, r3
 80052d0:	f003 0c07 	and.w	ip, r3, #7
 80052d4:	f006 0607 	and.w	r6, r6, #7
 80052d8:	bf58      	it	pl
 80052da:	f1c6 0c00 	rsbpl	ip, r6, #0
 80052de:	fa5f fc8c 	uxtb.w	ip, ip
 80052e2:	f1cc 0c07 	rsb	ip, ip, #7
 80052e6:	fa5f fc8c 	uxtb.w	ip, ip
        index_byte_out = ( i + 1 ) / 8;
 80052ea:	461e      	mov	r6, r3
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	dac8      	bge.n	8005282 <payload_integration+0x22>
 80052f0:	1dde      	adds	r6, r3, #7
 80052f2:	e7c6      	b.n	8005282 <payload_integration+0x22>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 80052f4:	01a3      	lsls	r3, r4, #6
 80052f6:	ea43 13c4 	orr.w	r3, r3, r4, lsl #7
 80052fa:	b25b      	sxtb	r3, r3
 80052fc:	b91c      	cbnz	r4, 8005306 <payload_integration+0xa6>
 80052fe:	2120      	movs	r1, #32
 8005300:	430b      	orrs	r3, r1
 8005302:	5483      	strb	r3, [r0, r2]
}
 8005304:	bd70      	pop	{r4, r5, r6, pc}
    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8005306:	2100      	movs	r1, #0
 8005308:	e7fa      	b.n	8005300 <payload_integration+0xa0>

0800530a <RadioLrFhssSetCfg>:
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
}
 800530a:	2001      	movs	r0, #1
 800530c:	4770      	bx	lr

0800530e <RadioLrFhssGetTimeOnAirInMs>:

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
#endif /* RADIO_LR_FHSS_IS_ON */
 800530e:	2001      	movs	r0, #1
 8005310:	4770      	bx	lr
	...

08005314 <RadioSetMaxPayloadLength>:
{
 8005314:	b508      	push	{r3, lr}
    if( modem == MODEM_LORA )
 8005316:	2801      	cmp	r0, #1
 8005318:	d004      	beq.n	8005324 <RadioSetMaxPayloadLength+0x10>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 800531a:	4b0a      	ldr	r3, [pc, #40]	; (8005344 <RadioSetMaxPayloadLength+0x30>)
 800531c:	7d5b      	ldrb	r3, [r3, #21]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d008      	beq.n	8005334 <RadioSetMaxPayloadLength+0x20>
}
 8005322:	bd08      	pop	{r3, pc}
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8005324:	4b08      	ldr	r3, [pc, #32]	; (8005348 <RadioSetMaxPayloadLength+0x34>)
 8005326:	7019      	strb	r1, [r3, #0]
 8005328:	4806      	ldr	r0, [pc, #24]	; (8005344 <RadioSetMaxPayloadLength+0x30>)
 800532a:	77c1      	strb	r1, [r0, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800532c:	300e      	adds	r0, #14
 800532e:	f001 fe3b 	bl	8006fa8 <SUBGRF_SetPacketParams>
 8005332:	e7f6      	b.n	8005322 <RadioSetMaxPayloadLength+0xe>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8005334:	4b04      	ldr	r3, [pc, #16]	; (8005348 <RadioSetMaxPayloadLength+0x34>)
 8005336:	7019      	strb	r1, [r3, #0]
 8005338:	4802      	ldr	r0, [pc, #8]	; (8005344 <RadioSetMaxPayloadLength+0x30>)
 800533a:	7581      	strb	r1, [r0, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800533c:	300e      	adds	r0, #14
 800533e:	f001 fe33 	bl	8006fa8 <SUBGRF_SetPacketParams>
}
 8005342:	e7ee      	b.n	8005322 <RadioSetMaxPayloadLength+0xe>
 8005344:	200005f0 	.word	0x200005f0
 8005348:	20000030 	.word	0x20000030

0800534c <RadioRead>:
{
 800534c:	b508      	push	{r3, lr}
    return SUBGRF_ReadRegister( addr );
 800534e:	f001 f9c9 	bl	80066e4 <SUBGRF_ReadRegister>
}
 8005352:	bd08      	pop	{r3, pc}

08005354 <RadioWrite>:
{
 8005354:	b508      	push	{r3, lr}
    SUBGRF_WriteRegister( addr, data );
 8005356:	f001 f9b5 	bl	80066c4 <SUBGRF_WriteRegister>
}
 800535a:	bd08      	pop	{r3, pc}

0800535c <RadioTxCw>:
{
 800535c:	b510      	push	{r4, lr}
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 800535e:	f001 ff4d 	bl	80071fc <SUBGRF_SetRfTxPower>
 8005362:	4604      	mov	r4, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8005364:	210e      	movs	r1, #14
 8005366:	f640 101f 	movw	r0, #2335	; 0x91f
 800536a:	f001 f9ab 	bl	80066c4 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 800536e:	2101      	movs	r1, #1
 8005370:	4620      	mov	r0, r4
 8005372:	f001 ff2f 	bl	80071d4 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8005376:	f001 fb75 	bl	8006a64 <SUBGRF_SetTxContinuousWave>
}
 800537a:	bd10      	pop	{r4, pc}

0800537c <RadioTxPrbs>:
{
 800537c:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 800537e:	2101      	movs	r1, #1
 8005380:	4b07      	ldr	r3, [pc, #28]	; (80053a0 <RadioTxPrbs+0x24>)
 8005382:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 8005386:	f001 ff25 	bl	80071d4 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 800538a:	212d      	movs	r1, #45	; 0x2d
 800538c:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8005390:	f7ff ffe0 	bl	8005354 <RadioWrite>
    SUBGRF_SetTxInfinitePreamble( );
 8005394:	f001 fb6d 	bl	8006a72 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 8005398:	4802      	ldr	r0, [pc, #8]	; (80053a4 <RadioTxPrbs+0x28>)
 800539a:	f001 faa3 	bl	80068e4 <SUBGRF_SetTx>
}
 800539e:	bd08      	pop	{r3, pc}
 80053a0:	200005f0 	.word	0x200005f0
 80053a4:	000fffff 	.word	0x000fffff

080053a8 <RadioSetRxDutyCycle>:
{
 80053a8:	b570      	push	{r4, r5, r6, lr}
 80053aa:	4604      	mov	r4, r0
 80053ac:	460d      	mov	r5, r1
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 80053ae:	eb01 0340 	add.w	r3, r1, r0, lsl #1
 80053b2:	4e09      	ldr	r6, [pc, #36]	; (80053d8 <RadioSetRxDutyCycle+0x30>)
 80053b4:	65b3      	str	r3, [r6, #88]	; 0x58
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80053b6:	2300      	movs	r3, #0
 80053b8:	461a      	mov	r2, r3
 80053ba:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80053be:	4608      	mov	r0, r1
 80053c0:	f001 fc23 	bl	8006c0a <SUBGRF_SetDioIrqParams>
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80053c4:	2100      	movs	r1, #0
 80053c6:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 80053ca:	f001 ff03 	bl	80071d4 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 80053ce:	4629      	mov	r1, r5
 80053d0:	4620      	mov	r0, r4
 80053d2:	f001 fb17 	bl	8006a04 <SUBGRF_SetRxDutyCycle>
}
 80053d6:	bd70      	pop	{r4, r5, r6, pc}
 80053d8:	200005f0 	.word	0x200005f0

080053dc <RadioRxBoosted>:
{
 80053dc:	b538      	push	{r3, r4, r5, lr}
 80053de:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init() )
 80053e0:	f001 ffea 	bl	80073b8 <RFW_Is_Init>
 80053e4:	2801      	cmp	r0, #1
 80053e6:	d019      	beq.n	800541c <RadioRxBoosted+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80053e8:	2300      	movs	r3, #0
 80053ea:	461a      	mov	r2, r3
 80053ec:	f240 2162 	movw	r1, #610	; 0x262
 80053f0:	4608      	mov	r0, r1
 80053f2:	f001 fc0a 	bl	8006c0a <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 80053f6:	b9a4      	cbnz	r4, 8005422 <RadioRxBoosted+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80053f8:	4c11      	ldr	r4, [pc, #68]	; (8005440 <RadioRxBoosted+0x64>)
 80053fa:	2100      	movs	r1, #0
 80053fc:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 80053fe:	4b11      	ldr	r3, [pc, #68]	; (8005444 <RadioRxBoosted+0x68>)
 8005400:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005404:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8005406:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 800540a:	f001 fee3 	bl	80071d4 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 800540e:	7863      	ldrb	r3, [r4, #1]
 8005410:	b183      	cbz	r3, 8005434 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8005412:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8005416:	f001 fad7 	bl	80069c8 <SUBGRF_SetRxBoosted>
}
 800541a:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit();
 800541c:	f001 ffd4 	bl	80073c8 <RFW_ReceiveInit>
 8005420:	e7e9      	b.n	80053f6 <RadioRxBoosted+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 8005422:	4d09      	ldr	r5, [pc, #36]	; (8005448 <RadioRxBoosted+0x6c>)
 8005424:	4621      	mov	r1, r4
 8005426:	4628      	mov	r0, r5
 8005428:	f002 fbfc 	bl	8007c24 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 800542c:	4628      	mov	r0, r5
 800542e:	f002 fbb3 	bl	8007b98 <UTIL_TIMER_Start>
 8005432:	e7e1      	b.n	80053f8 <RadioRxBoosted+0x1c>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8005434:	4b02      	ldr	r3, [pc, #8]	; (8005440 <RadioRxBoosted+0x64>)
 8005436:	6898      	ldr	r0, [r3, #8]
 8005438:	0180      	lsls	r0, r0, #6
 800543a:	f001 fac5 	bl	80069c8 <SUBGRF_SetRxBoosted>
}
 800543e:	e7ec      	b.n	800541a <RadioRxBoosted+0x3e>
 8005440:	200005f0 	.word	0x200005f0
 8005444:	48000400 	.word	0x48000400
 8005448:	200005d8 	.word	0x200005d8

0800544c <RadioStandby>:
{
 800544c:	b508      	push	{r3, lr}
    SUBGRF_SetStandby( STDBY_RC );
 800544e:	2000      	movs	r0, #0
 8005450:	f001 fa2e 	bl	80068b0 <SUBGRF_SetStandby>
}
 8005454:	bd08      	pop	{r3, pc}

08005456 <RadioGetStatus>:
{
 8005456:	b508      	push	{r3, lr}
    switch( SUBGRF_GetOperatingMode( ) )
 8005458:	f001 f928 	bl	80066ac <SUBGRF_GetOperatingMode>
 800545c:	2805      	cmp	r0, #5
 800545e:	d007      	beq.n	8005470 <RadioGetStatus+0x1a>
 8005460:	2807      	cmp	r0, #7
 8005462:	d007      	beq.n	8005474 <RadioGetStatus+0x1e>
 8005464:	2804      	cmp	r0, #4
 8005466:	d001      	beq.n	800546c <RadioGetStatus+0x16>
            return RF_IDLE;
 8005468:	2000      	movs	r0, #0
}
 800546a:	bd08      	pop	{r3, pc}
    switch( SUBGRF_GetOperatingMode( ) )
 800546c:	2002      	movs	r0, #2
 800546e:	e7fc      	b.n	800546a <RadioGetStatus+0x14>
            return RF_RX_RUNNING;
 8005470:	2001      	movs	r0, #1
 8005472:	e7fa      	b.n	800546a <RadioGetStatus+0x14>
            return RF_CAD;
 8005474:	2003      	movs	r0, #3
 8005476:	e7f8      	b.n	800546a <RadioGetStatus+0x14>

08005478 <RadioIrqProcess>:
{
 8005478:	b530      	push	{r4, r5, lr}
 800547a:	b083      	sub	sp, #12
    uint8_t size = 0;
 800547c:	2300      	movs	r3, #0
 800547e:	f88d 3007 	strb.w	r3, [sp, #7]
    int32_t cfo = 0;
 8005482:	9300      	str	r3, [sp, #0]
    switch( SubgRf.RadioIrq )
 8005484:	4ba5      	ldr	r3, [pc, #660]	; (800571c <RadioIrqProcess+0x2a4>)
 8005486:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800548a:	2b20      	cmp	r3, #32
 800548c:	d829      	bhi.n	80054e2 <RadioIrqProcess+0x6a>
 800548e:	b21a      	sxth	r2, r3
 8005490:	2a00      	cmp	r2, #0
 8005492:	f000 8140 	beq.w	8005716 <RadioIrqProcess+0x29e>
 8005496:	3b01      	subs	r3, #1
 8005498:	2b1f      	cmp	r3, #31
 800549a:	f200 813c 	bhi.w	8005716 <RadioIrqProcess+0x29e>
 800549e:	e8df f013 	tbh	[pc, r3, lsl #1]
 80054a2:	0063      	.short	0x0063
 80054a4:	013a007f 	.word	0x013a007f
 80054a8:	013a00f7 	.word	0x013a00f7
 80054ac:	013a013a 	.word	0x013a013a
 80054b0:	013a0127 	.word	0x013a0127
 80054b4:	013a013a 	.word	0x013a013a
 80054b8:	013a013a 	.word	0x013a013a
 80054bc:	013a013a 	.word	0x013a013a
 80054c0:	013a0134 	.word	0x013a0134
 80054c4:	013a013a 	.word	0x013a013a
 80054c8:	013a013a 	.word	0x013a013a
 80054cc:	013a013a 	.word	0x013a013a
 80054d0:	013a013a 	.word	0x013a013a
 80054d4:	013a013a 	.word	0x013a013a
 80054d8:	013a013a 	.word	0x013a013a
 80054dc:	013a013a 	.word	0x013a013a
 80054e0:	0155      	.short	0x0155
 80054e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054e6:	f000 80b3 	beq.w	8005650 <RadioIrqProcess+0x1d8>
 80054ea:	d928      	bls.n	800553e <RadioIrqProcess+0xc6>
 80054ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054f0:	f040 8111 	bne.w	8005716 <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 80054f4:	4b8a      	ldr	r3, [pc, #552]	; (8005720 <RadioIrqProcess+0x2a8>)
 80054f6:	2201      	movs	r2, #1
 80054f8:	2100      	movs	r1, #0
 80054fa:	2002      	movs	r0, #2
 80054fc:	f002 f842 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8005500:	f001 f8d4 	bl	80066ac <SUBGRF_GetOperatingMode>
 8005504:	2804      	cmp	r0, #4
 8005506:	f000 80b0 	beq.w	800566a <RadioIrqProcess+0x1f2>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 800550a:	f001 f8cf 	bl	80066ac <SUBGRF_GetOperatingMode>
 800550e:	2805      	cmp	r0, #5
 8005510:	f040 8101 	bne.w	8005716 <RadioIrqProcess+0x29e>
  WRITE_REG(GPIOx->BRR, PinMask);
 8005514:	4b83      	ldr	r3, [pc, #524]	; (8005724 <RadioIrqProcess+0x2ac>)
 8005516:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800551a:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &RxTimeoutTimer );
 800551c:	4882      	ldr	r0, [pc, #520]	; (8005728 <RadioIrqProcess+0x2b0>)
 800551e:	f002 fae1 	bl	8007ae4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8005522:	2000      	movs	r0, #0
 8005524:	f001 f9c4 	bl	80068b0 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005528:	4b80      	ldr	r3, [pc, #512]	; (800572c <RadioIrqProcess+0x2b4>)
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	f000 80f2 	beq.w	8005716 <RadioIrqProcess+0x29e>
 8005532:	68db      	ldr	r3, [r3, #12]
 8005534:	2b00      	cmp	r3, #0
 8005536:	f000 80ee 	beq.w	8005716 <RadioIrqProcess+0x29e>
                RadioEvents->RxTimeout( );
 800553a:	4798      	blx	r3
 800553c:	e0eb      	b.n	8005716 <RadioIrqProcess+0x29e>
    switch( SubgRf.RadioIrq )
 800553e:	2b40      	cmp	r3, #64	; 0x40
 8005540:	f000 811d 	beq.w	800577e <RadioIrqProcess+0x306>
 8005544:	2b80      	cmp	r3, #128	; 0x80
 8005546:	f040 80e6 	bne.w	8005716 <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 800554a:	2000      	movs	r0, #0
 800554c:	f001 f9b0 	bl	80068b0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005550:	4b76      	ldr	r3, [pc, #472]	; (800572c <RadioIrqProcess+0x2b4>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	f000 80de 	beq.w	8005716 <RadioIrqProcess+0x29e>
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	2b00      	cmp	r3, #0
 800555e:	f000 80da 	beq.w	8005716 <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( false );
 8005562:	2000      	movs	r0, #0
 8005564:	4798      	blx	r3
 8005566:	e0d6      	b.n	8005716 <RadioIrqProcess+0x29e>
 8005568:	4b6e      	ldr	r3, [pc, #440]	; (8005724 <RadioIrqProcess+0x2ac>)
 800556a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800556e:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &TxTimeoutTimer );
 8005570:	486f      	ldr	r0, [pc, #444]	; (8005730 <RadioIrqProcess+0x2b8>)
 8005572:	f002 fab7 	bl	8007ae4 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8005576:	2000      	movs	r0, #0
 8005578:	f001 f99a 	bl	80068b0 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 800557c:	f001 ff1e 	bl	80073bc <RFW_Is_LongPacketModeEnabled>
 8005580:	2801      	cmp	r0, #1
 8005582:	d00a      	beq.n	800559a <RadioIrqProcess+0x122>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8005584:	4b69      	ldr	r3, [pc, #420]	; (800572c <RadioIrqProcess+0x2b4>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	2b00      	cmp	r3, #0
 800558a:	f000 80c4 	beq.w	8005716 <RadioIrqProcess+0x29e>
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	2b00      	cmp	r3, #0
 8005592:	f000 80c0 	beq.w	8005716 <RadioIrqProcess+0x29e>
            RadioEvents->TxDone( );
 8005596:	4798      	blx	r3
 8005598:	e0bd      	b.n	8005716 <RadioIrqProcess+0x29e>
            RFW_DeInit_TxLongPacket( );
 800559a:	f001 ff18 	bl	80073ce <RFW_DeInit_TxLongPacket>
 800559e:	e7f1      	b.n	8005584 <RadioIrqProcess+0x10c>
 80055a0:	4b60      	ldr	r3, [pc, #384]	; (8005724 <RadioIrqProcess+0x2ac>)
 80055a2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80055a6:	629a      	str	r2, [r3, #40]	; 0x28
        TimerStop( &RxTimeoutTimer );
 80055a8:	485f      	ldr	r0, [pc, #380]	; (8005728 <RadioIrqProcess+0x2b0>)
 80055aa:	f002 fa9b 	bl	8007ae4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 80055ae:	4b5b      	ldr	r3, [pc, #364]	; (800571c <RadioIrqProcess+0x2a4>)
 80055b0:	785b      	ldrb	r3, [r3, #1]
 80055b2:	b303      	cbz	r3, 80055f6 <RadioIrqProcess+0x17e>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 80055b4:	22ff      	movs	r2, #255	; 0xff
 80055b6:	f10d 0107 	add.w	r1, sp, #7
 80055ba:	485e      	ldr	r0, [pc, #376]	; (8005734 <RadioIrqProcess+0x2bc>)
 80055bc:	f001 fdb4 	bl	8007128 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 80055c0:	485d      	ldr	r0, [pc, #372]	; (8005738 <RadioIrqProcess+0x2c0>)
 80055c2:	f001 fdcb 	bl	800715c <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 80055c6:	4b59      	ldr	r3, [pc, #356]	; (800572c <RadioIrqProcess+0x2b4>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 80a3 	beq.w	8005716 <RadioIrqProcess+0x29e>
 80055d0:	689c      	ldr	r4, [r3, #8]
 80055d2:	2c00      	cmp	r4, #0
 80055d4:	f000 809f 	beq.w	8005716 <RadioIrqProcess+0x29e>
            switch( SubgRf.PacketStatus.packetType )
 80055d8:	4b50      	ldr	r3, [pc, #320]	; (800571c <RadioIrqProcess+0x2a4>)
 80055da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d11d      	bne.n	800561e <RadioIrqProcess+0x1a6>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 80055e2:	4a4e      	ldr	r2, [pc, #312]	; (800571c <RadioIrqProcess+0x2a4>)
 80055e4:	f992 3031 	ldrsb.w	r3, [r2, #49]	; 0x31
 80055e8:	f992 2030 	ldrsb.w	r2, [r2, #48]	; 0x30
 80055ec:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80055f0:	4850      	ldr	r0, [pc, #320]	; (8005734 <RadioIrqProcess+0x2bc>)
 80055f2:	47a0      	blx	r4
                break;
 80055f4:	e08f      	b.n	8005716 <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 80055f6:	2000      	movs	r0, #0
 80055f8:	f001 f95a 	bl	80068b0 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 80055fc:	2100      	movs	r1, #0
 80055fe:	f640 1002 	movw	r0, #2306	; 0x902
 8005602:	f001 f85f 	bl	80066c4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8005606:	f640 1044 	movw	r0, #2372	; 0x944
 800560a:	f001 f86b 	bl	80066e4 <SUBGRF_ReadRegister>
 800560e:	f040 0102 	orr.w	r1, r0, #2
 8005612:	b2c9      	uxtb	r1, r1
 8005614:	f640 1044 	movw	r0, #2372	; 0x944
 8005618:	f001 f854 	bl	80066c4 <SUBGRF_WriteRegister>
 800561c:	e7ca      	b.n	80055b4 <RadioIrqProcess+0x13c>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 800561e:	4c3f      	ldr	r4, [pc, #252]	; (800571c <RadioIrqProcess+0x2a4>)
 8005620:	4669      	mov	r1, sp
 8005622:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005624:	f001 fe7a 	bl	800731c <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8005628:	4b40      	ldr	r3, [pc, #256]	; (800572c <RadioIrqProcess+0x2b4>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689d      	ldr	r5, [r3, #8]
 800562e:	9b00      	ldr	r3, [sp, #0]
 8005630:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8005634:	4a41      	ldr	r2, [pc, #260]	; (800573c <RadioIrqProcess+0x2c4>)
 8005636:	fb82 1203 	smull	r1, r2, r2, r3
 800563a:	17db      	asrs	r3, r3, #31
 800563c:	ebc3 13a2 	rsb	r3, r3, r2, asr #6
 8005640:	b25b      	sxtb	r3, r3
 8005642:	f994 2029 	ldrsb.w	r2, [r4, #41]	; 0x29
 8005646:	f89d 1007 	ldrb.w	r1, [sp, #7]
 800564a:	483a      	ldr	r0, [pc, #232]	; (8005734 <RadioIrqProcess+0x2bc>)
 800564c:	47a8      	blx	r5
                break;
 800564e:	e062      	b.n	8005716 <RadioIrqProcess+0x29e>
        SUBGRF_SetStandby( STDBY_RC );
 8005650:	2000      	movs	r0, #0
 8005652:	f001 f92d 	bl	80068b0 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8005656:	4b35      	ldr	r3, [pc, #212]	; (800572c <RadioIrqProcess+0x2b4>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2b00      	cmp	r3, #0
 800565c:	d05b      	beq.n	8005716 <RadioIrqProcess+0x29e>
 800565e:	699b      	ldr	r3, [r3, #24]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d058      	beq.n	8005716 <RadioIrqProcess+0x29e>
            RadioEvents->CadDone( true );
 8005664:	2001      	movs	r0, #1
 8005666:	4798      	blx	r3
 8005668:	e055      	b.n	8005716 <RadioIrqProcess+0x29e>
 800566a:	4b2e      	ldr	r3, [pc, #184]	; (8005724 <RadioIrqProcess+0x2ac>)
 800566c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005670:	629a      	str	r2, [r3, #40]	; 0x28
            TimerStop( &TxTimeoutTimer );
 8005672:	482f      	ldr	r0, [pc, #188]	; (8005730 <RadioIrqProcess+0x2b8>)
 8005674:	f002 fa36 	bl	8007ae4 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8005678:	2000      	movs	r0, #0
 800567a:	f001 f919 	bl	80068b0 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800567e:	4b2b      	ldr	r3, [pc, #172]	; (800572c <RadioIrqProcess+0x2b4>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d047      	beq.n	8005716 <RadioIrqProcess+0x29e>
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d044      	beq.n	8005716 <RadioIrqProcess+0x29e>
                RadioEvents->TxTimeout( );
 800568c:	4798      	blx	r3
 800568e:	e042      	b.n	8005716 <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8005690:	4b2b      	ldr	r3, [pc, #172]	; (8005740 <RadioIrqProcess+0x2c8>)
 8005692:	2201      	movs	r2, #1
 8005694:	2100      	movs	r1, #0
 8005696:	2002      	movs	r0, #2
 8005698:	f001 ff74 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 800569c:	4b1f      	ldr	r3, [pc, #124]	; (800571c <RadioIrqProcess+0x2a4>)
 800569e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80056a0:	b3c9      	cbz	r1, 8005716 <RadioIrqProcess+0x29e>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 80056a2:	f3c1 4107 	ubfx	r1, r1, #16, #8
 80056a6:	f640 1003 	movw	r0, #2307	; 0x903
 80056aa:	f7ff fe53 	bl	8005354 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 80056ae:	4c1b      	ldr	r4, [pc, #108]	; (800571c <RadioIrqProcess+0x2a4>)
 80056b0:	f894 1059 	ldrb.w	r1, [r4, #89]	; 0x59
 80056b4:	f640 1004 	movw	r0, #2308	; 0x904
 80056b8:	f7ff fe4c 	bl	8005354 <RadioWrite>
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 80056bc:	f894 1058 	ldrb.w	r1, [r4, #88]	; 0x58
 80056c0:	f640 1005 	movw	r0, #2309	; 0x905
 80056c4:	f7ff fe46 	bl	8005354 <RadioWrite>
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 80056c8:	f640 1002 	movw	r0, #2306	; 0x902
 80056cc:	f7ff fe3e 	bl	800534c <RadioRead>
 80056d0:	f040 0101 	orr.w	r1, r0, #1
 80056d4:	b2c9      	uxtb	r1, r1
 80056d6:	f640 1002 	movw	r0, #2306	; 0x902
 80056da:	f7ff fe3b 	bl	8005354 <RadioWrite>
            SubgRf.RxDcPreambleDetectTimeout = 0;
 80056de:	2200      	movs	r2, #0
 80056e0:	65a2      	str	r2, [r4, #88]	; 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80056e2:	4613      	mov	r3, r2
 80056e4:	f240 2162 	movw	r1, #610	; 0x262
 80056e8:	4608      	mov	r0, r1
 80056ea:	f001 fa8e 	bl	8006c0a <SUBGRF_SetDioIrqParams>
 80056ee:	e012      	b.n	8005716 <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 80056f0:	4b14      	ldr	r3, [pc, #80]	; (8005744 <RadioIrqProcess+0x2cc>)
 80056f2:	2201      	movs	r2, #1
 80056f4:	2100      	movs	r1, #0
 80056f6:	2002      	movs	r0, #2
 80056f8:	f001 ff44 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 80056fc:	f001 fe5c 	bl	80073b8 <RFW_Is_Init>
 8005700:	2801      	cmp	r0, #1
 8005702:	d108      	bne.n	8005716 <RadioIrqProcess+0x29e>
            RFW_ReceivePayload( );
 8005704:	f001 fe64 	bl	80073d0 <RFW_ReceivePayload>
 8005708:	e005      	b.n	8005716 <RadioIrqProcess+0x29e>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 800570a:	4b0f      	ldr	r3, [pc, #60]	; (8005748 <RadioIrqProcess+0x2d0>)
 800570c:	2201      	movs	r2, #1
 800570e:	2100      	movs	r1, #0
 8005710:	2002      	movs	r0, #2
 8005712:	f001 ff37 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
}
 8005716:	b003      	add	sp, #12
 8005718:	bd30      	pop	{r4, r5, pc}
 800571a:	bf00      	nop
 800571c:	200005f0 	.word	0x200005f0
 8005720:	0800973c 	.word	0x0800973c
 8005724:	48000400 	.word	0x48000400
 8005728:	200005d8 	.word	0x200005d8
 800572c:	200005d4 	.word	0x200005d4
 8005730:	2000064c 	.word	0x2000064c
 8005734:	200004d4 	.word	0x200004d4
 8005738:	20000614 	.word	0x20000614
 800573c:	10624dd3 	.word	0x10624dd3
 8005740:	08009750 	.word	0x08009750
 8005744:	0800975c 	.word	0x0800975c
 8005748:	08009768 	.word	0x08009768
        TimerStop( &RxTimeoutTimer );
 800574c:	4817      	ldr	r0, [pc, #92]	; (80057ac <RadioIrqProcess+0x334>)
 800574e:	f002 f9c9 	bl	8007ae4 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8005752:	4b17      	ldr	r3, [pc, #92]	; (80057b0 <RadioIrqProcess+0x338>)
 8005754:	785b      	ldrb	r3, [r3, #1]
 8005756:	b173      	cbz	r3, 8005776 <RadioIrqProcess+0x2fe>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8005758:	4b16      	ldr	r3, [pc, #88]	; (80057b4 <RadioIrqProcess+0x33c>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0da      	beq.n	8005716 <RadioIrqProcess+0x29e>
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d0d7      	beq.n	8005716 <RadioIrqProcess+0x29e>
            RadioEvents->RxTimeout( );
 8005766:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8005768:	4b13      	ldr	r3, [pc, #76]	; (80057b8 <RadioIrqProcess+0x340>)
 800576a:	2201      	movs	r2, #1
 800576c:	2100      	movs	r1, #0
 800576e:	2002      	movs	r0, #2
 8005770:	f001 ff08 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
 8005774:	e7cf      	b.n	8005716 <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 8005776:	2000      	movs	r0, #0
 8005778:	f001 f89a 	bl	80068b0 <SUBGRF_SetStandby>
 800577c:	e7ec      	b.n	8005758 <RadioIrqProcess+0x2e0>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 800577e:	4b0f      	ldr	r3, [pc, #60]	; (80057bc <RadioIrqProcess+0x344>)
 8005780:	2201      	movs	r2, #1
 8005782:	2100      	movs	r1, #0
 8005784:	2002      	movs	r0, #2
 8005786:	f001 fefd 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 800578a:	4b09      	ldr	r3, [pc, #36]	; (80057b0 <RadioIrqProcess+0x338>)
 800578c:	785b      	ldrb	r3, [r3, #1]
 800578e:	b143      	cbz	r3, 80057a2 <RadioIrqProcess+0x32a>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8005790:	4b08      	ldr	r3, [pc, #32]	; (80057b4 <RadioIrqProcess+0x33c>)
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	2b00      	cmp	r3, #0
 8005796:	d0be      	beq.n	8005716 <RadioIrqProcess+0x29e>
 8005798:	691b      	ldr	r3, [r3, #16]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0bb      	beq.n	8005716 <RadioIrqProcess+0x29e>
            RadioEvents->RxError( );
 800579e:	4798      	blx	r3
}
 80057a0:	e7b9      	b.n	8005716 <RadioIrqProcess+0x29e>
            SUBGRF_SetStandby( STDBY_RC );
 80057a2:	2000      	movs	r0, #0
 80057a4:	f001 f884 	bl	80068b0 <SUBGRF_SetStandby>
 80057a8:	e7f2      	b.n	8005790 <RadioIrqProcess+0x318>
 80057aa:	bf00      	nop
 80057ac:	200005d8 	.word	0x200005d8
 80057b0:	200005f0 	.word	0x200005f0
 80057b4:	200005d4 	.word	0x200005d4
 80057b8:	08009774 	.word	0x08009774
 80057bc:	08009780 	.word	0x08009780

080057c0 <RadioOnDioIrq>:
{
 80057c0:	b508      	push	{r3, lr}
    SubgRf.RadioIrq = radioIrq;
 80057c2:	4b03      	ldr	r3, [pc, #12]	; (80057d0 <RadioOnDioIrq+0x10>)
 80057c4:	f8a3 0054 	strh.w	r0, [r3, #84]	; 0x54
    RADIO_IRQ_PROCESS();
 80057c8:	f7ff fe56 	bl	8005478 <RadioIrqProcess>
}
 80057cc:	bd08      	pop	{r3, pc}
 80057ce:	bf00      	nop
 80057d0:	200005f0 	.word	0x200005f0

080057d4 <RadioGetWakeupTime>:
{
 80057d4:	b508      	push	{r3, lr}
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 80057d6:	f001 fd28 	bl	800722a <SUBGRF_GetRadioWakeUpTime>
}
 80057da:	3003      	adds	r0, #3
 80057dc:	bd08      	pop	{r3, pc}

080057de <RadioReadRegisters>:
{
 80057de:	b508      	push	{r3, lr}
    SUBGRF_ReadRegisters( addr, buffer, size );
 80057e0:	f000 fffe 	bl	80067e0 <SUBGRF_ReadRegisters>
}
 80057e4:	bd08      	pop	{r3, pc}

080057e6 <RadioWriteRegisters>:
{
 80057e6:	b508      	push	{r3, lr}
    SUBGRF_WriteRegisters( addr, buffer, size );
 80057e8:	f000 ffb8 	bl	800675c <SUBGRF_WriteRegisters>
}
 80057ec:	bd08      	pop	{r3, pc}

080057ee <RadioRssi>:
{
 80057ee:	b508      	push	{r3, lr}
    return SUBGRF_GetRssiInst( );
 80057f0:	f001 fc6a 	bl	80070c8 <SUBGRF_GetRssiInst>
}
 80057f4:	b200      	sxth	r0, r0
 80057f6:	bd08      	pop	{r3, pc}

080057f8 <RadioSetTxContinuousWave>:
{
 80057f8:	b538      	push	{r3, r4, r5, lr}
 80057fa:	460d      	mov	r5, r1
    uint32_t timeout = ( uint32_t )time * 1000;
 80057fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005800:	fb03 f402 	mul.w	r4, r3, r2
    SUBGRF_SetRfFrequency( freq );
 8005804:	f001 fa74 	bl	8006cf0 <SUBGRF_SetRfFrequency>
    antswitchpow = SUBGRF_SetRfTxPower( power );
 8005808:	4628      	mov	r0, r5
 800580a:	f001 fcf7 	bl	80071fc <SUBGRF_SetRfTxPower>
 800580e:	4605      	mov	r5, r0
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8005810:	210e      	movs	r1, #14
 8005812:	f640 101f 	movw	r0, #2335	; 0x91f
 8005816:	f000 ff55 	bl	80066c4 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 800581a:	2101      	movs	r1, #1
 800581c:	4628      	mov	r0, r5
 800581e:	f001 fcd9 	bl	80071d4 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 8005822:	f001 f91f 	bl	8006a64 <SUBGRF_SetTxContinuousWave>
    TimerSetValue( &TxTimeoutTimer, timeout );
 8005826:	4d04      	ldr	r5, [pc, #16]	; (8005838 <RadioSetTxContinuousWave+0x40>)
 8005828:	4621      	mov	r1, r4
 800582a:	4628      	mov	r0, r5
 800582c:	f002 f9fa 	bl	8007c24 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8005830:	4628      	mov	r0, r5
 8005832:	f002 f9b1 	bl	8007b98 <UTIL_TIMER_Start>
}
 8005836:	bd38      	pop	{r3, r4, r5, pc}
 8005838:	2000064c 	.word	0x2000064c

0800583c <RadioSetChannel>:
{
 800583c:	b508      	push	{r3, lr}
    SUBGRF_SetRfFrequency( freq );
 800583e:	f001 fa57 	bl	8006cf0 <SUBGRF_SetRfFrequency>
}
 8005842:	bd08      	pop	{r3, pc}

08005844 <RadioStartCad>:
{
 8005844:	b508      	push	{r3, lr}
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8005846:	2100      	movs	r1, #0
 8005848:	4b07      	ldr	r3, [pc, #28]	; (8005868 <RadioStartCad+0x24>)
 800584a:	f893 0056 	ldrb.w	r0, [r3, #86]	; 0x56
 800584e:	f001 fcc1 	bl	80071d4 <SUBGRF_SetSwitch>
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8005852:	2300      	movs	r3, #0
 8005854:	461a      	mov	r2, r3
 8005856:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800585a:	4608      	mov	r0, r1
 800585c:	f001 f9d5 	bl	8006c0a <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8005860:	f001 f8f4 	bl	8006a4c <SUBGRF_SetCad>
}
 8005864:	bd08      	pop	{r3, pc}
 8005866:	bf00      	nop
 8005868:	200005f0 	.word	0x200005f0

0800586c <RadioRx>:
{
 800586c:	b538      	push	{r3, r4, r5, lr}
 800586e:	4604      	mov	r4, r0
    if( 1UL == RFW_Is_Init( ) )
 8005870:	f001 fda2 	bl	80073b8 <RFW_Is_Init>
 8005874:	2801      	cmp	r0, #1
 8005876:	d019      	beq.n	80058ac <RadioRx+0x40>
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8005878:	2300      	movs	r3, #0
 800587a:	461a      	mov	r2, r3
 800587c:	f240 2162 	movw	r1, #610	; 0x262
 8005880:	4608      	mov	r0, r1
 8005882:	f001 f9c2 	bl	8006c0a <SUBGRF_SetDioIrqParams>
    if( timeout != 0 )
 8005886:	b9a4      	cbnz	r4, 80058b2 <RadioRx+0x46>
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8005888:	4c11      	ldr	r4, [pc, #68]	; (80058d0 <RadioRx+0x64>)
 800588a:	2100      	movs	r1, #0
 800588c:	65a1      	str	r1, [r4, #88]	; 0x58
  WRITE_REG(GPIOx->BSRR, PinMask);
 800588e:	4b11      	ldr	r3, [pc, #68]	; (80058d4 <RadioRx+0x68>)
 8005890:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005894:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8005896:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 800589a:	f001 fc9b 	bl	80071d4 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 800589e:	7863      	ldrb	r3, [r4, #1]
 80058a0:	b183      	cbz	r3, 80058c4 <RadioRx+0x58>
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80058a2:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80058a6:	f001 f83f 	bl	8006928 <SUBGRF_SetRx>
}
 80058aa:	bd38      	pop	{r3, r4, r5, pc}
        RFW_ReceiveInit( );
 80058ac:	f001 fd8c 	bl	80073c8 <RFW_ReceiveInit>
 80058b0:	e7e9      	b.n	8005886 <RadioRx+0x1a>
        TimerSetValue( &RxTimeoutTimer, timeout );
 80058b2:	4d09      	ldr	r5, [pc, #36]	; (80058d8 <RadioRx+0x6c>)
 80058b4:	4621      	mov	r1, r4
 80058b6:	4628      	mov	r0, r5
 80058b8:	f002 f9b4 	bl	8007c24 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 80058bc:	4628      	mov	r0, r5
 80058be:	f002 f96b 	bl	8007b98 <UTIL_TIMER_Start>
 80058c2:	e7e1      	b.n	8005888 <RadioRx+0x1c>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 80058c4:	4b02      	ldr	r3, [pc, #8]	; (80058d0 <RadioRx+0x64>)
 80058c6:	6898      	ldr	r0, [r3, #8]
 80058c8:	0180      	lsls	r0, r0, #6
 80058ca:	f001 f82d 	bl	8006928 <SUBGRF_SetRx>
}
 80058ce:	e7ec      	b.n	80058aa <RadioRx+0x3e>
 80058d0:	200005f0 	.word	0x200005f0
 80058d4:	48000400 	.word	0x48000400
 80058d8:	200005d8 	.word	0x200005d8

080058dc <RadioSleep>:
{
 80058dc:	b508      	push	{r3, lr}
    SUBGRF_SetSleep( params );
 80058de:	f04f 0004 	mov.w	r0, #4
 80058e2:	f000 ffc5 	bl	8006870 <SUBGRF_SetSleep>
    RADIO_DELAY_MS( 2 );
 80058e6:	2002      	movs	r0, #2
 80058e8:	f7fb f864 	bl	80009b4 <HAL_Delay>
}
 80058ec:	bd08      	pop	{r3, pc}
	...

080058f0 <RadioSend>:
{
 80058f0:	b570      	push	{r4, r5, r6, lr}
 80058f2:	b082      	sub	sp, #8
 80058f4:	4605      	mov	r5, r0
 80058f6:	460c      	mov	r4, r1
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80058f8:	2300      	movs	r3, #0
 80058fa:	461a      	mov	r2, r3
 80058fc:	f240 2101 	movw	r1, #513	; 0x201
 8005900:	4608      	mov	r0, r1
 8005902:	f001 f982 	bl	8006c0a <SUBGRF_SetDioIrqParams>
 8005906:	4b5e      	ldr	r3, [pc, #376]	; (8005a80 <RadioSend+0x190>)
 8005908:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800590c:	619a      	str	r2, [r3, #24]
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 800590e:	4e5d      	ldr	r6, [pc, #372]	; (8005a84 <RadioSend+0x194>)
 8005910:	2101      	movs	r1, #1
 8005912:	f896 0056 	ldrb.w	r0, [r6, #86]	; 0x56
 8005916:	f001 fc5d 	bl	80071d4 <SUBGRF_SetSwitch>
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 800591a:	7833      	ldrb	r3, [r6, #0]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d103      	bne.n	8005928 <RadioSend+0x38>
 8005920:	f896 3051 	ldrb.w	r3, [r6, #81]	; 0x51
 8005924:	2b06      	cmp	r3, #6
 8005926:	d013      	beq.n	8005950 <RadioSend+0x60>
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8005928:	f640 0089 	movw	r0, #2185	; 0x889
 800592c:	f000 feda 	bl	80066e4 <SUBGRF_ReadRegister>
 8005930:	f040 0104 	orr.w	r1, r0, #4
 8005934:	b2c9      	uxtb	r1, r1
 8005936:	f640 0089 	movw	r0, #2185	; 0x889
 800593a:	f000 fec3 	bl	80066c4 <SUBGRF_WriteRegister>
        switch( SubgRf.Modem )
 800593e:	4b51      	ldr	r3, [pc, #324]	; (8005a84 <RadioSend+0x194>)
 8005940:	781b      	ldrb	r3, [r3, #0]
 8005942:	2b04      	cmp	r3, #4
 8005944:	d819      	bhi.n	800597a <RadioSend+0x8a>
 8005946:	e8df f003 	tbb	[pc, r3]
 800594a:	0e24      	.short	0x0e24
 800594c:	5024      	.short	0x5024
 800594e:	5d          	.byte	0x5d
 800594f:	00          	.byte	0x00
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8005950:	f640 0089 	movw	r0, #2185	; 0x889
 8005954:	f000 fec6 	bl	80066e4 <SUBGRF_ReadRegister>
 8005958:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 800595c:	f640 0089 	movw	r0, #2185	; 0x889
 8005960:	f000 feb0 	bl	80066c4 <SUBGRF_WriteRegister>
 8005964:	e7eb      	b.n	800593e <RadioSend+0x4e>
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8005966:	4847      	ldr	r0, [pc, #284]	; (8005a84 <RadioSend+0x194>)
 8005968:	77c4      	strb	r4, [r0, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800596a:	300e      	adds	r0, #14
 800596c:	f001 fb1c 	bl	8006fa8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8005970:	2200      	movs	r2, #0
 8005972:	4621      	mov	r1, r4
 8005974:	4628      	mov	r0, r5
 8005976:	f000 ffcf 	bl	8006918 <SUBGRF_SendPayload>
        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 800597a:	4c43      	ldr	r4, [pc, #268]	; (8005a88 <RadioSend+0x198>)
 800597c:	4b41      	ldr	r3, [pc, #260]	; (8005a84 <RadioSend+0x194>)
 800597e:	6859      	ldr	r1, [r3, #4]
 8005980:	4620      	mov	r0, r4
 8005982:	f002 f94f 	bl	8007c24 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 8005986:	4620      	mov	r0, r4
 8005988:	f002 f906 	bl	8007b98 <UTIL_TIMER_Start>
    return RADIO_STATUS_OK;
 800598c:	2000      	movs	r0, #0
}
 800598e:	b002      	add	sp, #8
 8005990:	bd70      	pop	{r4, r5, r6, pc}
            if ( 1UL == RFW_Is_Init( ) )
 8005992:	f001 fd11 	bl	80073b8 <RFW_Is_Init>
 8005996:	2801      	cmp	r0, #1
 8005998:	d00a      	beq.n	80059b0 <RadioSend+0xc0>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 800599a:	483a      	ldr	r0, [pc, #232]	; (8005a84 <RadioSend+0x194>)
 800599c:	7584      	strb	r4, [r0, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800599e:	300e      	adds	r0, #14
 80059a0:	f001 fb02 	bl	8006fa8 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 80059a4:	2200      	movs	r2, #0
 80059a6:	4621      	mov	r1, r4
 80059a8:	4628      	mov	r0, r5
 80059aa:	f000 ffb5 	bl	8006918 <SUBGRF_SendPayload>
 80059ae:	e7e4      	b.n	800597a <RadioSend+0x8a>
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 80059b0:	f10d 0207 	add.w	r2, sp, #7
 80059b4:	4621      	mov	r1, r4
 80059b6:	4628      	mov	r0, r5
 80059b8:	f001 fd03 	bl	80073c2 <RFW_TransmitInit>
 80059bc:	b968      	cbnz	r0, 80059da <RadioSend+0xea>
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 80059be:	4831      	ldr	r0, [pc, #196]	; (8005a84 <RadioSend+0x194>)
 80059c0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80059c4:	7583      	strb	r3, [r0, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80059c6:	300e      	adds	r0, #14
 80059c8:	f001 faee 	bl	8006fa8 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 80059cc:	2200      	movs	r2, #0
 80059ce:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80059d2:	4628      	mov	r0, r5
 80059d4:	f000 ffa0 	bl	8006918 <SUBGRF_SendPayload>
 80059d8:	e7cf      	b.n	800597a <RadioSend+0x8a>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 80059da:	4b2c      	ldr	r3, [pc, #176]	; (8005a8c <RadioSend+0x19c>)
 80059dc:	2201      	movs	r2, #1
 80059de:	2100      	movs	r1, #0
 80059e0:	2002      	movs	r0, #2
 80059e2:	f001 fdcf 	bl	8007584 <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 80059e6:	2003      	movs	r0, #3
 80059e8:	e7d1      	b.n	800598e <RadioSend+0x9e>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80059ea:	4826      	ldr	r0, [pc, #152]	; (8005a84 <RadioSend+0x194>)
 80059ec:	2302      	movs	r3, #2
 80059ee:	7383      	strb	r3, [r0, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80059f0:	7684      	strb	r4, [r0, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80059f2:	300e      	adds	r0, #14
 80059f4:	f001 fad8 	bl	8006fa8 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80059f8:	2200      	movs	r2, #0
 80059fa:	4621      	mov	r1, r4
 80059fc:	4628      	mov	r0, r5
 80059fe:	f000 ff8b 	bl	8006918 <SUBGRF_SendPayload>
            break;
 8005a02:	e7ba      	b.n	800597a <RadioSend+0x8a>
            payload_integration( RadioBuffer, buffer, size );
 8005a04:	4622      	mov	r2, r4
 8005a06:	4629      	mov	r1, r5
 8005a08:	4821      	ldr	r0, [pc, #132]	; (8005a90 <RadioSend+0x1a0>)
 8005a0a:	f7ff fc29 	bl	8005260 <payload_integration>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8005a0e:	4e1d      	ldr	r6, [pc, #116]	; (8005a84 <RadioSend+0x194>)
 8005a10:	2302      	movs	r3, #2
 8005a12:	73b3      	strb	r3, [r6, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8005a14:	1c65      	adds	r5, r4, #1
 8005a16:	b2ed      	uxtb	r5, r5
 8005a18:	76b5      	strb	r5, [r6, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005a1a:	f106 000e 	add.w	r0, r6, #14
 8005a1e:	f001 fac3 	bl	8006fa8 <SUBGRF_SetPacketParams>
            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 8005a22:	2100      	movs	r1, #0
 8005a24:	20f1      	movs	r0, #241	; 0xf1
 8005a26:	f7ff fc95 	bl	8005354 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8005a2a:	2100      	movs	r1, #0
 8005a2c:	20f0      	movs	r0, #240	; 0xf0
 8005a2e:	f7ff fc91 	bl	8005354 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8005a32:	6cb3      	ldr	r3, [r6, #72]	; 0x48
 8005a34:	2b64      	cmp	r3, #100	; 0x64
 8005a36:	d019      	beq.n	8005a6c <RadioSend+0x17c>
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8005a38:	21e1      	movs	r1, #225	; 0xe1
 8005a3a:	20f3      	movs	r0, #243	; 0xf3
 8005a3c:	f7ff fc8a 	bl	8005354 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8005a40:	2104      	movs	r1, #4
 8005a42:	20f2      	movs	r0, #242	; 0xf2
 8005a44:	f7ff fc86 	bl	8005354 <RadioWrite>
            uint16_t bitNum = ( size * 8 ) + 2;
 8005a48:	00e1      	lsls	r1, r4, #3
 8005a4a:	1c8c      	adds	r4, r1, #2
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8005a4c:	0a09      	lsrs	r1, r1, #8
 8005a4e:	20f4      	movs	r0, #244	; 0xf4
 8005a50:	f7ff fc80 	bl	8005354 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8005a54:	f004 01fe 	and.w	r1, r4, #254	; 0xfe
 8005a58:	20f5      	movs	r0, #245	; 0xf5
 8005a5a:	f7ff fc7b 	bl	8005354 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8005a5e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8005a62:	4629      	mov	r1, r5
 8005a64:	480a      	ldr	r0, [pc, #40]	; (8005a90 <RadioSend+0x1a0>)
 8005a66:	f000 ff57 	bl	8006918 <SUBGRF_SendPayload>
            break;
 8005a6a:	e786      	b.n	800597a <RadioSend+0x8a>
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8005a6c:	2170      	movs	r1, #112	; 0x70
 8005a6e:	20f3      	movs	r0, #243	; 0xf3
 8005a70:	f7ff fc70 	bl	8005354 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 8005a74:	211d      	movs	r1, #29
 8005a76:	20f2      	movs	r0, #242	; 0xf2
 8005a78:	f7ff fc6c 	bl	8005354 <RadioWrite>
 8005a7c:	e7e4      	b.n	8005a48 <RadioSend+0x158>
 8005a7e:	bf00      	nop
 8005a80:	48000400 	.word	0x48000400
 8005a84:	200005f0 	.word	0x200005f0
 8005a88:	2000064c 	.word	0x2000064c
 8005a8c:	08009790 	.word	0x08009790
 8005a90:	200004d4 	.word	0x200004d4

08005a94 <RadioRandom>:
{
 8005a94:	b508      	push	{r3, lr}
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8005a96:	2300      	movs	r3, #0
 8005a98:	461a      	mov	r2, r3
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f001 f8b4 	bl	8006c0a <SUBGRF_SetDioIrqParams>
    rnd = SUBGRF_GetRandom();
 8005aa2:	f000 ff5b 	bl	800695c <SUBGRF_GetRandom>
}
 8005aa6:	bd08      	pop	{r3, pc}

08005aa8 <RadioSetModem>:
{
 8005aa8:	b510      	push	{r4, lr}
 8005aaa:	4604      	mov	r4, r0
    SubgRf.Modem = modem;
 8005aac:	4b1c      	ldr	r3, [pc, #112]	; (8005b20 <RadioSetModem+0x78>)
 8005aae:	7018      	strb	r0, [r3, #0]
    RFW_SetRadioModem( modem );
 8005ab0:	f001 fc8f 	bl	80073d2 <RFW_SetRadioModem>
    switch( modem )
 8005ab4:	2c05      	cmp	r4, #5
 8005ab6:	d804      	bhi.n	8005ac2 <RadioSetModem+0x1a>
 8005ab8:	e8df f004 	tbb	[pc, r4]
 8005abc:	1d03110a 	.word	0x1d03110a
 8005ac0:	2b24      	.short	0x2b24
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8005ac2:	2003      	movs	r0, #3
 8005ac4:	f001 f940 	bl	8006d48 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005ac8:	4b15      	ldr	r3, [pc, #84]	; (8005b20 <RadioSetModem+0x78>)
 8005aca:	2200      	movs	r2, #0
 8005acc:	735a      	strb	r2, [r3, #13]
}
 8005ace:	bd10      	pop	{r4, pc}
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8005ad0:	2000      	movs	r0, #0
 8005ad2:	f001 f939 	bl	8006d48 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005ad6:	4b12      	ldr	r3, [pc, #72]	; (8005b20 <RadioSetModem+0x78>)
 8005ad8:	2200      	movs	r2, #0
 8005ada:	735a      	strb	r2, [r3, #13]
        break;
 8005adc:	e7f7      	b.n	8005ace <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8005ade:	2001      	movs	r0, #1
 8005ae0:	f001 f932 	bl	8006d48 <SUBGRF_SetPacketType>
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8005ae4:	4b0e      	ldr	r3, [pc, #56]	; (8005b20 <RadioSetModem+0x78>)
 8005ae6:	7b5a      	ldrb	r2, [r3, #13]
 8005ae8:	7b18      	ldrb	r0, [r3, #12]
 8005aea:	4282      	cmp	r2, r0
 8005aec:	d0ef      	beq.n	8005ace <RadioSetModem+0x26>
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8005aee:	7358      	strb	r0, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8005af0:	f000 fade 	bl	80060b0 <RadioSetPublicNetwork>
 8005af4:	e7eb      	b.n	8005ace <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8005af6:	2002      	movs	r0, #2
 8005af8:	f001 f926 	bl	8006d48 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005afc:	4b08      	ldr	r3, [pc, #32]	; (8005b20 <RadioSetModem+0x78>)
 8005afe:	2200      	movs	r2, #0
 8005b00:	735a      	strb	r2, [r3, #13]
        break;
 8005b02:	e7e4      	b.n	8005ace <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8005b04:	2002      	movs	r0, #2
 8005b06:	f001 f91f 	bl	8006d48 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005b0a:	4b05      	ldr	r3, [pc, #20]	; (8005b20 <RadioSetModem+0x78>)
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	735a      	strb	r2, [r3, #13]
        break;
 8005b10:	e7dd      	b.n	8005ace <RadioSetModem+0x26>
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8005b12:	2000      	movs	r0, #0
 8005b14:	f001 f918 	bl	8006d48 <SUBGRF_SetPacketType>
        SubgRf.PublicNetwork.Current = false;
 8005b18:	4b01      	ldr	r3, [pc, #4]	; (8005b20 <RadioSetModem+0x78>)
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	735a      	strb	r2, [r3, #13]
}
 8005b1e:	e7d6      	b.n	8005ace <RadioSetModem+0x26>
 8005b20:	200005f0 	.word	0x200005f0

08005b24 <RadioSetTxGenericConfig>:
{
 8005b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b28:	b086      	sub	sp, #24
 8005b2a:	4605      	mov	r5, r0
 8005b2c:	460c      	mov	r4, r1
 8005b2e:	4617      	mov	r7, r2
 8005b30:	461e      	mov	r6, r3
    uint8_t syncword[8] = {0};
 8005b32:	2100      	movs	r1, #0
 8005b34:	9104      	str	r1, [sp, #16]
 8005b36:	9105      	str	r1, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8005b38:	f001 fc3d 	bl	80073b6 <RFW_DeInit>
    switch( modem )
 8005b3c:	2d03      	cmp	r5, #3
 8005b3e:	f200 8156 	bhi.w	8005dee <RadioSetTxGenericConfig+0x2ca>
 8005b42:	e8df f015 	tbh	[pc, r5, lsl #1]
 8005b46:	007a      	.short	0x007a
 8005b48:	014000dd 	.word	0x014000dd
 8005b4c:	0004      	.short	0x0004
        if( config->msk.SyncWordLength > 8 )
 8005b4e:	7ca2      	ldrb	r2, [r4, #18]
 8005b50:	2a08      	cmp	r2, #8
 8005b52:	f200 8159 	bhi.w	8005e08 <RadioSetTxGenericConfig+0x2e4>
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 8005b56:	68a1      	ldr	r1, [r4, #8]
 8005b58:	a804      	add	r0, sp, #16
 8005b5a:	f001 fe29 	bl	80077b0 <UTIL_MEM_cpy_8>
        if( ( config->msk.BitRate == 0 ) )
 8005b5e:	6823      	ldr	r3, [r4, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	f000 8154 	beq.w	8005e0e <RadioSetTxGenericConfig+0x2ea>
        else if( config->msk.BitRate <= 10000 )
 8005b66:	f242 7210 	movw	r2, #10000	; 0x2710
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d823      	bhi.n	8005bb6 <RadioSetTxGenericConfig+0x92>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 8005b6e:	4bae      	ldr	r3, [pc, #696]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005b70:	2203      	movs	r2, #3
 8005b72:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 8005b74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8005b78:	6822      	ldr	r2, [r4, #0]
 8005b7a:	63da      	str	r2, [r3, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8005b7c:	7ce2      	ldrb	r2, [r4, #19]
 8005b7e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            radio_modem = MODEM_MSK;
 8005b82:	2502      	movs	r5, #2
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8005b84:	6863      	ldr	r3, [r4, #4]
 8005b86:	00da      	lsls	r2, r3, #3
 8005b88:	4ba7      	ldr	r3, [pc, #668]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005b8a:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8005b8c:	2204      	movs	r2, #4
 8005b8e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8005b90:	7ca2      	ldrb	r2, [r4, #18]
 8005b92:	00d2      	lsls	r2, r2, #3
 8005b94:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8005b96:	2200      	movs	r2, #0
 8005b98:	751a      	strb	r2, [r3, #20]
        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8005b9a:	7da3      	ldrb	r3, [r4, #22]
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d018      	beq.n	8005bd2 <RadioSetTxGenericConfig+0xae>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8005ba0:	7d23      	ldrb	r3, [r4, #20]
 8005ba2:	2b02      	cmp	r3, #2
 8005ba4:	d015      	beq.n	8005bd2 <RadioSetTxGenericConfig+0xae>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 8005ba6:	7d62      	ldrb	r2, [r4, #21]
 8005ba8:	4b9f      	ldr	r3, [pc, #636]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005baa:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 8005bac:	7da2      	ldrb	r2, [r4, #22]
 8005bae:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 8005bb0:	7d22      	ldrb	r2, [r4, #20]
 8005bb2:	755a      	strb	r2, [r3, #21]
 8005bb4:	e026      	b.n	8005c04 <RadioSetTxGenericConfig+0xe0>
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8005bb6:	4b9c      	ldr	r3, [pc, #624]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005bb8:	2500      	movs	r5, #0
 8005bba:	739d      	strb	r5, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8005bbc:	f883 5038 	strb.w	r5, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8005bc0:	6822      	ldr	r2, [r4, #0]
 8005bc2:	63da      	str	r2, [r3, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 8005bc4:	7ce2      	ldrb	r2, [r4, #19]
 8005bc6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8005bca:	6822      	ldr	r2, [r4, #0]
 8005bcc:	0892      	lsrs	r2, r2, #2
 8005bce:	641a      	str	r2, [r3, #64]	; 0x40
 8005bd0:	e7d8      	b.n	8005b84 <RadioSetTxGenericConfig+0x60>
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8005bd2:	7d62      	ldrb	r2, [r4, #21]
 8005bd4:	f102 030f 	add.w	r3, r2, #15
 8005bd8:	b2db      	uxtb	r3, r3
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d901      	bls.n	8005be2 <RadioSetTxGenericConfig+0xbe>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8005bde:	2a01      	cmp	r2, #1
 8005be0:	d128      	bne.n	8005c34 <RadioSetTxGenericConfig+0x110>
            ConfigGeneric.TxConfig = config;
 8005be2:	9401      	str	r4, [sp, #4]
            ConfigGeneric.rtx = CONFIG_TX;
 8005be4:	2301      	movs	r3, #1
 8005be6:	f88d 300c 	strb.w	r3, [sp, #12]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8005bea:	4a90      	ldr	r2, [pc, #576]	; (8005e2c <RadioSetTxGenericConfig+0x308>)
 8005bec:	4b90      	ldr	r3, [pc, #576]	; (8005e30 <RadioSetTxGenericConfig+0x30c>)
 8005bee:	6819      	ldr	r1, [r3, #0]
 8005bf0:	a801      	add	r0, sp, #4
 8005bf2:	f001 fbdd 	bl	80073b0 <RFW_Init>
 8005bf6:	b9e8      	cbnz	r0, 8005c34 <RadioSetTxGenericConfig+0x110>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8005bf8:	4b8b      	ldr	r3, [pc, #556]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8005bfe:	2101      	movs	r1, #1
 8005c00:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8005c02:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8005c04:	f7ff fc22 	bl	800544c <RadioStandby>
        RadioSetModem( radio_modem );
 8005c08:	4628      	mov	r0, r5
 8005c0a:	f7ff ff4d 	bl	8005aa8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8005c0e:	4d86      	ldr	r5, [pc, #536]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005c10:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8005c14:	f001 f940 	bl	8006e98 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005c18:	f105 000e 	add.w	r0, r5, #14
 8005c1c:	f001 f9c4 	bl	8006fa8 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8005c20:	a804      	add	r0, sp, #16
 8005c22:	f000 fdab 	bl	800677c <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 8005c26:	8a20      	ldrh	r0, [r4, #16]
 8005c28:	f000 fd7f 	bl	800672a <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 8005c2c:	89a0      	ldrh	r0, [r4, #12]
 8005c2e:	f000 fdc2 	bl	80067b6 <SUBGRF_SetCrcPolynomial>
        break;
 8005c32:	e0dc      	b.n	8005dee <RadioSetTxGenericConfig+0x2ca>
                return -1;
 8005c34:	f04f 30ff 	mov.w	r0, #4294967295
 8005c38:	e0e3      	b.n	8005e02 <RadioSetTxGenericConfig+0x2de>
        if( config->fsk.BitRate == 0 )
 8005c3a:	6823      	ldr	r3, [r4, #0]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	f000 80e9 	beq.w	8005e14 <RadioSetTxGenericConfig+0x2f0>
        if( config->fsk.SyncWordLength > 8 )
 8005c42:	7ca2      	ldrb	r2, [r4, #18]
 8005c44:	2a08      	cmp	r2, #8
 8005c46:	f200 80e8 	bhi.w	8005e1a <RadioSetTxGenericConfig+0x2f6>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8005c4a:	68a1      	ldr	r1, [r4, #8]
 8005c4c:	a804      	add	r0, sp, #16
 8005c4e:	f001 fdaf 	bl	80077b0 <UTIL_MEM_cpy_8>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8005c52:	4b75      	ldr	r3, [pc, #468]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8005c5a:	6821      	ldr	r1, [r4, #0]
 8005c5c:	63d9      	str	r1, [r3, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8005c5e:	7ce1      	ldrb	r1, [r4, #19]
 8005c60:	f883 1044 	strb.w	r1, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8005c64:	69a1      	ldr	r1, [r4, #24]
 8005c66:	6419      	str	r1, [r3, #64]	; 0x40
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8005c68:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8005c6a:	6861      	ldr	r1, [r4, #4]
 8005c6c:	00c9      	lsls	r1, r1, #3
 8005c6e:	8219      	strh	r1, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8005c70:	2104      	movs	r1, #4
 8005c72:	7499      	strb	r1, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8005c74:	7ca1      	ldrb	r1, [r4, #18]
 8005c76:	00c9      	lsls	r1, r1, #3
 8005c78:	74d9      	strb	r1, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8005c7a:	751a      	strb	r2, [r3, #20]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8005c7c:	7da3      	ldrb	r3, [r4, #22]
 8005c7e:	2b02      	cmp	r3, #2
 8005c80:	d00a      	beq.n	8005c98 <RadioSetTxGenericConfig+0x174>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8005c82:	7d23      	ldrb	r3, [r4, #20]
 8005c84:	2b02      	cmp	r3, #2
 8005c86:	d007      	beq.n	8005c98 <RadioSetTxGenericConfig+0x174>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8005c88:	7d62      	ldrb	r2, [r4, #21]
 8005c8a:	4b67      	ldr	r3, [pc, #412]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005c8c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8005c8e:	7da2      	ldrb	r2, [r4, #22]
 8005c90:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8005c92:	7d22      	ldrb	r2, [r4, #20]
 8005c94:	755a      	strb	r2, [r3, #21]
 8005c96:	e018      	b.n	8005cca <RadioSetTxGenericConfig+0x1a6>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8005c98:	7d62      	ldrb	r2, [r4, #21]
 8005c9a:	f102 030f 	add.w	r3, r2, #15
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d901      	bls.n	8005ca8 <RadioSetTxGenericConfig+0x184>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8005ca4:	2a01      	cmp	r2, #1
 8005ca6:	d128      	bne.n	8005cfa <RadioSetTxGenericConfig+0x1d6>
            ConfigGeneric.rtx = CONFIG_TX;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.TxConfig = config;
 8005cae:	9401      	str	r4, [sp, #4]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 8005cb0:	4a5e      	ldr	r2, [pc, #376]	; (8005e2c <RadioSetTxGenericConfig+0x308>)
 8005cb2:	4b5f      	ldr	r3, [pc, #380]	; (8005e30 <RadioSetTxGenericConfig+0x30c>)
 8005cb4:	6819      	ldr	r1, [r3, #0]
 8005cb6:	a801      	add	r0, sp, #4
 8005cb8:	f001 fb7a 	bl	80073b0 <RFW_Init>
 8005cbc:	b9e8      	cbnz	r0, 8005cfa <RadioSetTxGenericConfig+0x1d6>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8005cbe:	4b5a      	ldr	r3, [pc, #360]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8005cc4:	2101      	movs	r1, #1
 8005cc6:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8005cc8:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8005cca:	f7ff fbbf 	bl	800544c <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8005cce:	2000      	movs	r0, #0
 8005cd0:	f7ff feea 	bl	8005aa8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8005cd4:	4d54      	ldr	r5, [pc, #336]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005cd6:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8005cda:	f001 f8dd 	bl	8006e98 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005cde:	f105 000e 	add.w	r0, r5, #14
 8005ce2:	f001 f961 	bl	8006fa8 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8005ce6:	a804      	add	r0, sp, #16
 8005ce8:	f000 fd48 	bl	800677c <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8005cec:	8a20      	ldrh	r0, [r4, #16]
 8005cee:	f000 fd1c 	bl	800672a <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8005cf2:	89a0      	ldrh	r0, [r4, #12]
 8005cf4:	f000 fd5f 	bl	80067b6 <SUBGRF_SetCrcPolynomial>
        break;
 8005cf8:	e079      	b.n	8005dee <RadioSetTxGenericConfig+0x2ca>
                return -1;
 8005cfa:	f04f 30ff 	mov.w	r0, #4294967295
 8005cfe:	e080      	b.n	8005e02 <RadioSetTxGenericConfig+0x2de>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8005d00:	4b49      	ldr	r3, [pc, #292]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005d02:	2201      	movs	r2, #1
 8005d04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8005d08:	7822      	ldrb	r2, [r4, #0]
 8005d0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8005d0e:	7862      	ldrb	r2, [r4, #1]
 8005d10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8005d14:	78a2      	ldrb	r2, [r4, #2]
 8005d16:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 8005d1a:	78e3      	ldrb	r3, [r4, #3]
 8005d1c:	2b01      	cmp	r3, #1
 8005d1e:	d033      	beq.n	8005d88 <RadioSetTxGenericConfig+0x264>
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d036      	beq.n	8005d92 <RadioSetTxGenericConfig+0x26e>
 8005d24:	b35b      	cbz	r3, 8005d7e <RadioSetTxGenericConfig+0x25a>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8005d26:	4d40      	ldr	r5, [pc, #256]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005d28:	f04f 0801 	mov.w	r8, #1
 8005d2c:	f885 800e 	strb.w	r8, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8005d30:	88a3      	ldrh	r3, [r4, #4]
 8005d32:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8005d34:	79a3      	ldrb	r3, [r4, #6]
 8005d36:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8005d38:	79e3      	ldrb	r3, [r4, #7]
 8005d3a:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8005d3e:	7a23      	ldrb	r3, [r4, #8]
 8005d40:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        RadioStandby( );
 8005d44:	f7ff fb82 	bl	800544c <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8005d48:	4640      	mov	r0, r8
 8005d4a:	f7ff fead 	bl	8005aa8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8005d4e:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8005d52:	f001 f8a1 	bl	8006e98 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005d56:	f105 000e 	add.w	r0, r5, #14
 8005d5a:	f001 f925 	bl	8006fa8 <SUBGRF_SetPacketParams>
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8005d5e:	f895 3051 	ldrb.w	r3, [r5, #81]	; 0x51
 8005d62:	2b06      	cmp	r3, #6
 8005d64:	d024      	beq.n	8005db0 <RadioSetTxGenericConfig+0x28c>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8005d66:	f640 0089 	movw	r0, #2185	; 0x889
 8005d6a:	f000 fcbb 	bl	80066e4 <SUBGRF_ReadRegister>
 8005d6e:	f040 0104 	orr.w	r1, r0, #4
 8005d72:	b2c9      	uxtb	r1, r1
 8005d74:	f640 0089 	movw	r0, #2185	; 0x889
 8005d78:	f000 fca4 	bl	80066c4 <SUBGRF_WriteRegister>
 8005d7c:	e037      	b.n	8005dee <RadioSetTxGenericConfig+0x2ca>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8005d7e:	4b2a      	ldr	r3, [pc, #168]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005d80:	2200      	movs	r2, #0
 8005d82:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8005d86:	e7ce      	b.n	8005d26 <RadioSetTxGenericConfig+0x202>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8005d88:	4b27      	ldr	r3, [pc, #156]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8005d90:	e7c9      	b.n	8005d26 <RadioSetTxGenericConfig+0x202>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8005d92:	7823      	ldrb	r3, [r4, #0]
 8005d94:	3b0b      	subs	r3, #11
 8005d96:	b2db      	uxtb	r3, r3
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d904      	bls.n	8005da6 <RadioSetTxGenericConfig+0x282>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8005d9c:	4b22      	ldr	r3, [pc, #136]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8005da4:	e7bf      	b.n	8005d26 <RadioSetTxGenericConfig+0x202>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8005da6:	4b20      	ldr	r3, [pc, #128]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005da8:	2201      	movs	r2, #1
 8005daa:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8005dae:	e7ba      	b.n	8005d26 <RadioSetTxGenericConfig+0x202>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8005db0:	f640 0089 	movw	r0, #2185	; 0x889
 8005db4:	f000 fc96 	bl	80066e4 <SUBGRF_ReadRegister>
 8005db8:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8005dbc:	f640 0089 	movw	r0, #2185	; 0x889
 8005dc0:	f000 fc80 	bl	80066c4 <SUBGRF_WriteRegister>
 8005dc4:	e013      	b.n	8005dee <RadioSetTxGenericConfig+0x2ca>
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8005dc6:	6823      	ldr	r3, [r4, #0]
 8005dc8:	3b01      	subs	r3, #1
 8005dca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005dce:	d227      	bcs.n	8005e20 <RadioSetTxGenericConfig+0x2fc>
        RadioSetModem( MODEM_BPSK );
 8005dd0:	2003      	movs	r0, #3
 8005dd2:	f7ff fe69 	bl	8005aa8 <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8005dd6:	4814      	ldr	r0, [pc, #80]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005dd8:	2302      	movs	r3, #2
 8005dda:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8005dde:	6823      	ldr	r3, [r4, #0]
 8005de0:	6483      	str	r3, [r0, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8005de2:	2316      	movs	r3, #22
 8005de4:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8005de8:	3038      	adds	r0, #56	; 0x38
 8005dea:	f001 f855 	bl	8006e98 <SUBGRF_SetModulationParams>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8005dee:	4638      	mov	r0, r7
 8005df0:	f001 fa04 	bl	80071fc <SUBGRF_SetRfTxPower>
 8005df4:	4c0c      	ldr	r4, [pc, #48]	; (8005e28 <RadioSetTxGenericConfig+0x304>)
 8005df6:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8005dfa:	f001 fae1 	bl	80073c0 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8005dfe:	6066      	str	r6, [r4, #4]
    return 0;
 8005e00:	2000      	movs	r0, #0
}
 8005e02:	b006      	add	sp, #24
 8005e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
            return -1;
 8005e08:	f04f 30ff 	mov.w	r0, #4294967295
 8005e0c:	e7f9      	b.n	8005e02 <RadioSetTxGenericConfig+0x2de>
            return -1;
 8005e0e:	f04f 30ff 	mov.w	r0, #4294967295
 8005e12:	e7f6      	b.n	8005e02 <RadioSetTxGenericConfig+0x2de>
            return -1;
 8005e14:	f04f 30ff 	mov.w	r0, #4294967295
 8005e18:	e7f3      	b.n	8005e02 <RadioSetTxGenericConfig+0x2de>
            return -1;
 8005e1a:	f04f 30ff 	mov.w	r0, #4294967295
 8005e1e:	e7f0      	b.n	8005e02 <RadioSetTxGenericConfig+0x2de>
            return -1;
 8005e20:	f04f 30ff 	mov.w	r0, #4294967295
 8005e24:	e7ed      	b.n	8005e02 <RadioSetTxGenericConfig+0x2de>
 8005e26:	bf00      	nop
 8005e28:	200005f0 	.word	0x200005f0
 8005e2c:	2000064c 	.word	0x2000064c
 8005e30:	200005d4 	.word	0x200005d4

08005e34 <RadioSetRxGenericConfig>:
{
 8005e34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e38:	b086      	sub	sp, #24
 8005e3a:	4606      	mov	r6, r0
 8005e3c:	460c      	mov	r4, r1
 8005e3e:	4615      	mov	r5, r2
 8005e40:	461f      	mov	r7, r3
    uint8_t syncword[8] = {0};
 8005e42:	2300      	movs	r3, #0
 8005e44:	9304      	str	r3, [sp, #16]
 8005e46:	9305      	str	r3, [sp, #20]
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8005e48:	f001 fab5 	bl	80073b6 <RFW_DeInit>
    if( rxContinuous != 0 )
 8005e4c:	b105      	cbz	r5, 8005e50 <RadioSetRxGenericConfig+0x1c>
        symbTimeout = 0;
 8005e4e:	2700      	movs	r7, #0
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 8005e50:	3d00      	subs	r5, #0
 8005e52:	bf18      	it	ne
 8005e54:	2501      	movne	r5, #1
 8005e56:	4b93      	ldr	r3, [pc, #588]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8005e58:	705d      	strb	r5, [r3, #1]
    switch( modem )
 8005e5a:	b136      	cbz	r6, 8005e6a <RadioSetRxGenericConfig+0x36>
 8005e5c:	2e01      	cmp	r6, #1
 8005e5e:	f000 808f 	beq.w	8005f80 <RadioSetRxGenericConfig+0x14c>
 8005e62:	2000      	movs	r0, #0
}
 8005e64:	b006      	add	sp, #24
 8005e66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 8005e6a:	68a3      	ldr	r3, [r4, #8]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	f000 810d 	beq.w	800608c <RadioSetRxGenericConfig+0x258>
 8005e72:	68e3      	ldr	r3, [r4, #12]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	f000 810c 	beq.w	8006092 <RadioSetRxGenericConfig+0x25e>
        if( config->fsk.SyncWordLength > 8 )
 8005e7a:	7fa2      	ldrb	r2, [r4, #30]
 8005e7c:	2a08      	cmp	r2, #8
 8005e7e:	f200 810b 	bhi.w	8006098 <RadioSetRxGenericConfig+0x264>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 8005e82:	6921      	ldr	r1, [r4, #16]
 8005e84:	a804      	add	r0, sp, #16
 8005e86:	f001 fc93 	bl	80077b0 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8005e8a:	6820      	ldr	r0, [r4, #0]
 8005e8c:	3800      	subs	r0, #0
 8005e8e:	bf18      	it	ne
 8005e90:	2001      	movne	r0, #1
 8005e92:	f000 fdf5 	bl	8006a80 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8005e96:	4d83      	ldr	r5, [pc, #524]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8005e98:	2600      	movs	r6, #0
 8005e9a:	f885 6038 	strb.w	r6, [r5, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8005e9e:	68a3      	ldr	r3, [r4, #8]
 8005ea0:	63eb      	str	r3, [r5, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8005ea2:	f894 3020 	ldrb.w	r3, [r4, #32]
 8005ea6:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8005eaa:	6860      	ldr	r0, [r4, #4]
 8005eac:	f001 fa1e 	bl	80072ec <SUBGRF_GetFskBandwidthRegValue>
 8005eb0:	f885 0045 	strb.w	r0, [r5, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8005eb4:	73ae      	strb	r6, [r5, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 8005eb6:	68e3      	ldr	r3, [r4, #12]
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	822b      	strh	r3, [r5, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 8005ebc:	7fe3      	ldrb	r3, [r4, #31]
 8005ebe:	74ab      	strb	r3, [r5, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 8005ec0:	7fa3      	ldrb	r3, [r4, #30]
 8005ec2:	00db      	lsls	r3, r3, #3
 8005ec4:	74eb      	strb	r3, [r5, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 8005ec6:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8005eca:	752b      	strb	r3, [r5, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8005ecc:	f894 3022 	ldrb.w	r3, [r4, #34]	; 0x22
 8005ed0:	b973      	cbnz	r3, 8005ef0 <RadioSetRxGenericConfig+0xbc>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 8005ed2:	6961      	ldr	r1, [r4, #20]
 8005ed4:	75a9      	strb	r1, [r5, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8005ed6:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
 8005eda:	2a02      	cmp	r2, #2
 8005edc:	d012      	beq.n	8005f04 <RadioSetRxGenericConfig+0xd0>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d010      	beq.n	8005f04 <RadioSetRxGenericConfig+0xd0>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8005ee2:	f894 0023 	ldrb.w	r0, [r4, #35]	; 0x23
 8005ee6:	496f      	ldr	r1, [pc, #444]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8005ee8:	75c8      	strb	r0, [r1, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8005eea:	760a      	strb	r2, [r1, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 8005eec:	754b      	strb	r3, [r1, #21]
 8005eee:	e023      	b.n	8005f38 <RadioSetRxGenericConfig+0x104>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 8005ef0:	2b02      	cmp	r3, #2
 8005ef2:	d003      	beq.n	8005efc <RadioSetRxGenericConfig+0xc8>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8005ef4:	4a6b      	ldr	r2, [pc, #428]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8005ef6:	21ff      	movs	r1, #255	; 0xff
 8005ef8:	7591      	strb	r1, [r2, #22]
 8005efa:	e7ec      	b.n	8005ed6 <RadioSetRxGenericConfig+0xa2>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 8005efc:	4a69      	ldr	r2, [pc, #420]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8005efe:	21ff      	movs	r1, #255	; 0xff
 8005f00:	7591      	strb	r1, [r2, #22]
 8005f02:	e7e8      	b.n	8005ed6 <RadioSetRxGenericConfig+0xa2>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8005f04:	f894 2023 	ldrb.w	r2, [r4, #35]	; 0x23
 8005f08:	f102 030f 	add.w	r3, r2, #15
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d901      	bls.n	8005f16 <RadioSetRxGenericConfig+0xe2>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8005f12:	2a01      	cmp	r2, #1
 8005f14:	d131      	bne.n	8005f7a <RadioSetRxGenericConfig+0x146>
            ConfigGeneric.rtx = CONFIG_RX;
 8005f16:	2300      	movs	r3, #0
 8005f18:	f88d 300c 	strb.w	r3, [sp, #12]
            ConfigGeneric.RxConfig = config;
 8005f1c:	9402      	str	r4, [sp, #8]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8005f1e:	4a62      	ldr	r2, [pc, #392]	; (80060a8 <RadioSetRxGenericConfig+0x274>)
 8005f20:	4b62      	ldr	r3, [pc, #392]	; (80060ac <RadioSetRxGenericConfig+0x278>)
 8005f22:	6819      	ldr	r1, [r3, #0]
 8005f24:	a801      	add	r0, sp, #4
 8005f26:	f001 fa43 	bl	80073b0 <RFW_Init>
 8005f2a:	bb30      	cbnz	r0, 8005f7a <RadioSetRxGenericConfig+0x146>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8005f2c:	4b5d      	ldr	r3, [pc, #372]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8005f2e:	2200      	movs	r2, #0
 8005f30:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8005f32:	2101      	movs	r1, #1
 8005f34:	75d9      	strb	r1, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 8005f36:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8005f38:	f7ff fa88 	bl	800544c <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8005f3c:	2000      	movs	r0, #0
 8005f3e:	f7ff fdb3 	bl	8005aa8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8005f42:	4d58      	ldr	r5, [pc, #352]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8005f44:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8005f48:	f000 ffa6 	bl	8006e98 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8005f4c:	f105 000e 	add.w	r0, r5, #14
 8005f50:	f001 f82a 	bl	8006fa8 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8005f54:	a804      	add	r0, sp, #16
 8005f56:	f000 fc11 	bl	800677c <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8005f5a:	8ba0      	ldrh	r0, [r4, #28]
 8005f5c:	f000 fbe5 	bl	800672a <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8005f60:	8b20      	ldrh	r0, [r4, #24]
 8005f62:	f000 fc28 	bl	80067b6 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 8005f66:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8005f6a:	fb07 f303 	mul.w	r3, r7, r3
 8005f6e:	68a2      	ldr	r2, [r4, #8]
 8005f70:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f74:	60ab      	str	r3, [r5, #8]
    return status;
 8005f76:	2000      	movs	r0, #0
        break;
 8005f78:	e774      	b.n	8005e64 <RadioSetRxGenericConfig+0x30>
                return -1;
 8005f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8005f7e:	e771      	b.n	8005e64 <RadioSetRxGenericConfig+0x30>
        if( config->lora.PreambleLen == 0 )
 8005f80:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	f000 808b 	beq.w	800609e <RadioSetRxGenericConfig+0x26a>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8005f88:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8005f8c:	2b01      	cmp	r3, #1
 8005f8e:	d055      	beq.n	800603c <RadioSetRxGenericConfig+0x208>
            MaxPayloadLength = 0xFF;
 8005f90:	f04f 08ff 	mov.w	r8, #255	; 0xff
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8005f94:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005f96:	3800      	subs	r0, #0
 8005f98:	bf18      	it	ne
 8005f9a:	2001      	movne	r0, #1
 8005f9c:	f000 fd70 	bl	8006a80 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8005fa0:	b2f8      	uxtb	r0, r7
 8005fa2:	f000 fd7a 	bl	8006a9a <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8005fa6:	4b3f      	ldr	r3, [pc, #252]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8005fa8:	2201      	movs	r2, #1
 8005faa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8005fae:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8005fb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 8005fb6:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8005fba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8005fbe:	f894 202e 	ldrb.w	r2, [r4, #46]	; 0x2e
 8005fc2:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 8005fc6:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d03e      	beq.n	800604c <RadioSetRxGenericConfig+0x218>
 8005fce:	2b02      	cmp	r3, #2
 8005fd0:	d041      	beq.n	8006056 <RadioSetRxGenericConfig+0x222>
 8005fd2:	b3b3      	cbz	r3, 8006042 <RadioSetRxGenericConfig+0x20e>
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8005fd4:	4d33      	ldr	r5, [pc, #204]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8005fd6:	2601      	movs	r6, #1
 8005fd8:	73ae      	strb	r6, [r5, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8005fda:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 8005fdc:	83ab      	strh	r3, [r5, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 8005fde:	f894 3032 	ldrb.w	r3, [r4, #50]	; 0x32
 8005fe2:	77ab      	strb	r3, [r5, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8005fe4:	f885 801f 	strb.w	r8, [r5, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 8005fe8:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8005fec:	f885 3020 	strb.w	r3, [r5, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 8005ff0:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8005ff4:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        RadioStandby( );
 8005ff8:	f7ff fa28 	bl	800544c <RadioStandby>
        RadioSetModem( MODEM_LORA );
 8005ffc:	4630      	mov	r0, r6
 8005ffe:	f7ff fd53 	bl	8005aa8 <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006002:	f105 0038 	add.w	r0, r5, #56	; 0x38
 8006006:	f000 ff47 	bl	8006e98 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 800600a:	f105 000e 	add.w	r0, r5, #14
 800600e:	f000 ffcb 	bl	8006fa8 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8006012:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 8006016:	42b3      	cmp	r3, r6
 8006018:	d02d      	beq.n	8006076 <RadioSetRxGenericConfig+0x242>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800601a:	f240 7036 	movw	r0, #1846	; 0x736
 800601e:	f000 fb61 	bl	80066e4 <SUBGRF_ReadRegister>
 8006022:	f040 0104 	orr.w	r1, r0, #4
 8006026:	b2c9      	uxtb	r1, r1
 8006028:	f240 7036 	movw	r0, #1846	; 0x736
 800602c:	f000 fb4a 	bl	80066c4 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 8006030:	4b1c      	ldr	r3, [pc, #112]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8006032:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006036:	609a      	str	r2, [r3, #8]
    return status;
 8006038:	2000      	movs	r0, #0
        break;
 800603a:	e713      	b.n	8005e64 <RadioSetRxGenericConfig+0x30>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 800603c:	f894 8014 	ldrb.w	r8, [r4, #20]
 8006040:	e7a8      	b.n	8005f94 <RadioSetRxGenericConfig+0x160>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006042:	4b18      	ldr	r3, [pc, #96]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8006044:	2200      	movs	r2, #0
 8006046:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 800604a:	e7c3      	b.n	8005fd4 <RadioSetRxGenericConfig+0x1a0>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800604c:	4b15      	ldr	r3, [pc, #84]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 800604e:	2201      	movs	r2, #1
 8006050:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 8006054:	e7be      	b.n	8005fd4 <RadioSetRxGenericConfig+0x1a0>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8006056:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 800605a:	3b0b      	subs	r3, #11
 800605c:	b2db      	uxtb	r3, r3
 800605e:	2b01      	cmp	r3, #1
 8006060:	d904      	bls.n	800606c <RadioSetRxGenericConfig+0x238>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8006062:	4b10      	ldr	r3, [pc, #64]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 800606a:	e7b3      	b.n	8005fd4 <RadioSetRxGenericConfig+0x1a0>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 800606c:	4b0d      	ldr	r3, [pc, #52]	; (80060a4 <RadioSetRxGenericConfig+0x270>)
 800606e:	2201      	movs	r2, #1
 8006070:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8006074:	e7ae      	b.n	8005fd4 <RadioSetRxGenericConfig+0x1a0>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8006076:	f240 7036 	movw	r0, #1846	; 0x736
 800607a:	f000 fb33 	bl	80066e4 <SUBGRF_ReadRegister>
 800607e:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 8006082:	f240 7036 	movw	r0, #1846	; 0x736
 8006086:	f000 fb1d 	bl	80066c4 <SUBGRF_WriteRegister>
 800608a:	e7d1      	b.n	8006030 <RadioSetRxGenericConfig+0x1fc>
            return -1;
 800608c:	f04f 30ff 	mov.w	r0, #4294967295
 8006090:	e6e8      	b.n	8005e64 <RadioSetRxGenericConfig+0x30>
 8006092:	f04f 30ff 	mov.w	r0, #4294967295
 8006096:	e6e5      	b.n	8005e64 <RadioSetRxGenericConfig+0x30>
            return -1;
 8006098:	f04f 30ff 	mov.w	r0, #4294967295
 800609c:	e6e2      	b.n	8005e64 <RadioSetRxGenericConfig+0x30>
            return -1;
 800609e:	f04f 30ff 	mov.w	r0, #4294967295
 80060a2:	e6df      	b.n	8005e64 <RadioSetRxGenericConfig+0x30>
 80060a4:	200005f0 	.word	0x200005f0
 80060a8:	200005d8 	.word	0x200005d8
 80060ac:	200005d4 	.word	0x200005d4

080060b0 <RadioSetPublicNetwork>:
{
 80060b0:	b510      	push	{r4, lr}
 80060b2:	4604      	mov	r4, r0
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 80060b4:	4b0e      	ldr	r3, [pc, #56]	; (80060f0 <RadioSetPublicNetwork+0x40>)
 80060b6:	7318      	strb	r0, [r3, #12]
 80060b8:	7358      	strb	r0, [r3, #13]
    RadioSetModem( MODEM_LORA );
 80060ba:	2001      	movs	r0, #1
 80060bc:	f7ff fcf4 	bl	8005aa8 <RadioSetModem>
    if( enable == true )
 80060c0:	b154      	cbz	r4, 80060d8 <RadioSetPublicNetwork+0x28>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 80060c2:	2134      	movs	r1, #52	; 0x34
 80060c4:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80060c8:	f000 fafc 	bl	80066c4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 80060cc:	2144      	movs	r1, #68	; 0x44
 80060ce:	f240 7041 	movw	r0, #1857	; 0x741
 80060d2:	f000 faf7 	bl	80066c4 <SUBGRF_WriteRegister>
}
 80060d6:	bd10      	pop	{r4, pc}
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80060d8:	2114      	movs	r1, #20
 80060da:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80060de:	f000 faf1 	bl	80066c4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 80060e2:	2124      	movs	r1, #36	; 0x24
 80060e4:	f240 7041 	movw	r0, #1857	; 0x741
 80060e8:	f000 faec 	bl	80066c4 <SUBGRF_WriteRegister>
}
 80060ec:	e7f3      	b.n	80060d6 <RadioSetPublicNetwork+0x26>
 80060ee:	bf00      	nop
 80060f0:	200005f0 	.word	0x200005f0

080060f4 <RadioSetTxConfig>:
{
 80060f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060f8:	b083      	sub	sp, #12
 80060fa:	4604      	mov	r4, r0
 80060fc:	460d      	mov	r5, r1
 80060fe:	4691      	mov	r9, r2
 8006100:	461f      	mov	r7, r3
 8006102:	f8bd 6038 	ldrh.w	r6, [sp, #56]	; 0x38
 8006106:	f89d 803c 	ldrb.w	r8, [sp, #60]	; 0x3c
 800610a:	f89d a040 	ldrb.w	sl, [sp, #64]	; 0x40
    RFW_DeInit();
 800610e:	f001 f952 	bl	80073b6 <RFW_DeInit>
    switch( modem )
 8006112:	2c01      	cmp	r4, #1
 8006114:	d05d      	beq.n	80061d2 <RadioSetTxConfig+0xde>
 8006116:	2c04      	cmp	r4, #4
 8006118:	f000 80aa 	beq.w	8006270 <RadioSetTxConfig+0x17c>
 800611c:	b19c      	cbz	r4, 8006146 <RadioSetTxConfig+0x52>
    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 800611e:	4628      	mov	r0, r5
 8006120:	f001 f86c 	bl	80071fc <SUBGRF_SetRfTxPower>
 8006124:	4c5a      	ldr	r4, [pc, #360]	; (8006290 <RadioSetTxConfig+0x19c>)
 8006126:	f884 0056 	strb.w	r0, [r4, #86]	; 0x56
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 800612a:	210e      	movs	r1, #14
 800612c:	f640 101f 	movw	r0, #2335	; 0x91f
 8006130:	f000 fac8 	bl	80066c4 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8006134:	f894 0056 	ldrb.w	r0, [r4, #86]	; 0x56
 8006138:	f001 f942 	bl	80073c0 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 800613c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800613e:	6063      	str	r3, [r4, #4]
}
 8006140:	b003      	add	sp, #12
 8006142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006146:	4c52      	ldr	r4, [pc, #328]	; (8006290 <RadioSetTxConfig+0x19c>)
 8006148:	f04f 0b00 	mov.w	fp, #0
 800614c:	f884 b038 	strb.w	fp, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8006150:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006152:	63e3      	str	r3, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8006154:	230b      	movs	r3, #11
 8006156:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 800615a:	4638      	mov	r0, r7
 800615c:	f001 f8c6 	bl	80072ec <SUBGRF_GetFskBandwidthRegValue>
 8006160:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8006164:	f8c4 9040 	str.w	r9, [r4, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006168:	f884 b00e 	strb.w	fp, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800616c:	00f6      	lsls	r6, r6, #3
 800616e:	8226      	strh	r6, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8006170:	2304      	movs	r3, #4
 8006172:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 8006174:	2318      	movs	r3, #24
 8006176:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8006178:	f884 b014 	strb.w	fp, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 800617c:	f088 0801 	eor.w	r8, r8, #1
 8006180:	f884 8015 	strb.w	r8, [r4, #21]
            if( crcOn == true )
 8006184:	f1ba 0f00 	cmp.w	sl, #0
 8006188:	d01f      	beq.n	80061ca <RadioSetTxConfig+0xd6>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 800618a:	22f2      	movs	r2, #242	; 0xf2
 800618c:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 800618e:	4c40      	ldr	r4, [pc, #256]	; (8006290 <RadioSetTxConfig+0x19c>)
 8006190:	2301      	movs	r3, #1
 8006192:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 8006194:	f7ff f95a 	bl	800544c <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8006198:	2000      	movs	r0, #0
 800619a:	f7ff fc85 	bl	8005aa8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800619e:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80061a2:	f000 fe79 	bl	8006e98 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80061a6:	f104 000e 	add.w	r0, r4, #14
 80061aa:	f000 fefd 	bl	8006fa8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80061ae:	4a39      	ldr	r2, [pc, #228]	; (8006294 <RadioSetTxConfig+0x1a0>)
 80061b0:	466b      	mov	r3, sp
 80061b2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80061b6:	e883 0003 	stmia.w	r3, {r0, r1}
 80061ba:	4618      	mov	r0, r3
 80061bc:	f000 fade 	bl	800677c <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80061c0:	f240 10ff 	movw	r0, #511	; 0x1ff
 80061c4:	f000 fab1 	bl	800672a <SUBGRF_SetWhiteningSeed>
            break;
 80061c8:	e7a9      	b.n	800611e <RadioSetTxConfig+0x2a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80061ca:	4b31      	ldr	r3, [pc, #196]	; (8006290 <RadioSetTxConfig+0x19c>)
 80061cc:	2201      	movs	r2, #1
 80061ce:	75da      	strb	r2, [r3, #23]
 80061d0:	e7dd      	b.n	800618e <RadioSetTxConfig+0x9a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80061d2:	4a2f      	ldr	r2, [pc, #188]	; (8006290 <RadioSetTxConfig+0x19c>)
 80061d4:	2301      	movs	r3, #1
 80061d6:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80061da:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80061dc:	b2db      	uxtb	r3, r3
 80061de:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80061e2:	492d      	ldr	r1, [pc, #180]	; (8006298 <RadioSetTxConfig+0x1a4>)
 80061e4:	5dc9      	ldrb	r1, [r1, r7]
 80061e6:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80061ea:	f89d 1034 	ldrb.w	r1, [sp, #52]	; 0x34
 80061ee:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80061f2:	b91f      	cbnz	r7, 80061fc <RadioSetTxConfig+0x108>
 80061f4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80061f6:	3a0b      	subs	r2, #11
 80061f8:	2a01      	cmp	r2, #1
 80061fa:	d92b      	bls.n	8006254 <RadioSetTxConfig+0x160>
 80061fc:	2f01      	cmp	r7, #1
 80061fe:	d026      	beq.n	800624e <RadioSetTxConfig+0x15a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8006200:	4a23      	ldr	r2, [pc, #140]	; (8006290 <RadioSetTxConfig+0x19c>)
 8006202:	2100      	movs	r1, #0
 8006204:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8006208:	4a21      	ldr	r2, [pc, #132]	; (8006290 <RadioSetTxConfig+0x19c>)
 800620a:	2101      	movs	r1, #1
 800620c:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 800620e:	3b05      	subs	r3, #5
 8006210:	b2db      	uxtb	r3, r3
 8006212:	428b      	cmp	r3, r1
 8006214:	d923      	bls.n	800625e <RadioSetTxConfig+0x16a>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8006216:	4b1e      	ldr	r3, [pc, #120]	; (8006290 <RadioSetTxConfig+0x19c>)
 8006218:	839e      	strh	r6, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 800621a:	4c1d      	ldr	r4, [pc, #116]	; (8006290 <RadioSetTxConfig+0x19c>)
 800621c:	f884 801e 	strb.w	r8, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8006220:	4b1e      	ldr	r3, [pc, #120]	; (800629c <RadioSetTxConfig+0x1a8>)
 8006222:	781b      	ldrb	r3, [r3, #0]
 8006224:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8006226:	f884 a020 	strb.w	sl, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 800622a:	f89d 304c 	ldrb.w	r3, [sp, #76]	; 0x4c
 800622e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 8006232:	f7ff f90b 	bl	800544c <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8006236:	2001      	movs	r0, #1
 8006238:	f7ff fc36 	bl	8005aa8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 800623c:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8006240:	f000 fe2a 	bl	8006e98 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006244:	f104 000e 	add.w	r0, r4, #14
 8006248:	f000 feae 	bl	8006fa8 <SUBGRF_SetPacketParams>
            break;
 800624c:	e767      	b.n	800611e <RadioSetTxConfig+0x2a>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800624e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006250:	2a0c      	cmp	r2, #12
 8006252:	d1d5      	bne.n	8006200 <RadioSetTxConfig+0x10c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8006254:	4a0e      	ldr	r2, [pc, #56]	; (8006290 <RadioSetTxConfig+0x19c>)
 8006256:	2101      	movs	r1, #1
 8006258:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 800625c:	e7d4      	b.n	8006208 <RadioSetTxConfig+0x114>
                if( preambleLen < 12 )
 800625e:	2e0b      	cmp	r6, #11
 8006260:	d803      	bhi.n	800626a <RadioSetTxConfig+0x176>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8006262:	4613      	mov	r3, r2
 8006264:	220c      	movs	r2, #12
 8006266:	839a      	strh	r2, [r3, #28]
 8006268:	e7d7      	b.n	800621a <RadioSetTxConfig+0x126>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 800626a:	4b09      	ldr	r3, [pc, #36]	; (8006290 <RadioSetTxConfig+0x19c>)
 800626c:	839e      	strh	r6, [r3, #28]
 800626e:	e7d4      	b.n	800621a <RadioSetTxConfig+0x126>
            RadioSetModem(MODEM_SIGFOX_TX);
 8006270:	2004      	movs	r0, #4
 8006272:	f7ff fc19 	bl	8005aa8 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8006276:	4806      	ldr	r0, [pc, #24]	; (8006290 <RadioSetTxConfig+0x19c>)
 8006278:	2302      	movs	r3, #2
 800627a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 800627e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006280:	6483      	str	r3, [r0, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8006282:	2316      	movs	r3, #22
 8006284:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006288:	3038      	adds	r0, #56	; 0x38
 800628a:	f000 fe05 	bl	8006e98 <SUBGRF_SetModulationParams>
            break;
 800628e:	e746      	b.n	800611e <RadioSetTxConfig+0x2a>
 8006290:	200005f0 	.word	0x200005f0
 8006294:	0800938c 	.word	0x0800938c
 8006298:	080097a8 	.word	0x080097a8
 800629c:	20000030 	.word	0x20000030

080062a0 <RadioSetRxConfig>:
{
 80062a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a4:	b087      	sub	sp, #28
 80062a6:	4604      	mov	r4, r0
 80062a8:	460e      	mov	r6, r1
 80062aa:	4615      	mov	r5, r2
 80062ac:	9301      	str	r3, [sp, #4]
 80062ae:	f8bd 9044 	ldrh.w	r9, [sp, #68]	; 0x44
 80062b2:	f8bd a048 	ldrh.w	sl, [sp, #72]	; 0x48
 80062b6:	f89d 704c 	ldrb.w	r7, [sp, #76]	; 0x4c
 80062ba:	f89d b054 	ldrb.w	fp, [sp, #84]	; 0x54
 80062be:	f89d 8064 	ldrb.w	r8, [sp, #100]	; 0x64
    SubgRf.RxContinuous = rxContinuous;
 80062c2:	4bb0      	ldr	r3, [pc, #704]	; (8006584 <RadioSetRxConfig+0x2e4>)
 80062c4:	f883 8001 	strb.w	r8, [r3, #1]
    RFW_DeInit();
 80062c8:	f001 f875 	bl	80073b6 <RFW_DeInit>
    if( rxContinuous == true )
 80062cc:	f1b8 0f00 	cmp.w	r8, #0
 80062d0:	d001      	beq.n	80062d6 <RadioSetRxConfig+0x36>
        symbTimeout = 0;
 80062d2:	f04f 0a00 	mov.w	sl, #0
    if( fixLen == true )
 80062d6:	b16f      	cbz	r7, 80062f4 <RadioSetRxConfig+0x54>
        MaxPayloadLength = payloadLen;
 80062d8:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 80062dc:	4baa      	ldr	r3, [pc, #680]	; (8006588 <RadioSetRxConfig+0x2e8>)
 80062de:	701a      	strb	r2, [r3, #0]
    switch( modem )
 80062e0:	2c01      	cmp	r4, #1
 80062e2:	f000 80d2 	beq.w	800648a <RadioSetRxConfig+0x1ea>
 80062e6:	2c05      	cmp	r4, #5
 80062e8:	d008      	beq.n	80062fc <RadioSetRxConfig+0x5c>
 80062ea:	2c00      	cmp	r4, #0
 80062ec:	d07c      	beq.n	80063e8 <RadioSetRxConfig+0x148>
}
 80062ee:	b007      	add	sp, #28
 80062f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        MaxPayloadLength = 0xFF;
 80062f4:	4ba4      	ldr	r3, [pc, #656]	; (8006588 <RadioSetRxConfig+0x2e8>)
 80062f6:	22ff      	movs	r2, #255	; 0xff
 80062f8:	701a      	strb	r2, [r3, #0]
 80062fa:	e7f1      	b.n	80062e0 <RadioSetRxConfig+0x40>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 80062fc:	2001      	movs	r0, #1
 80062fe:	f000 fbbf 	bl	8006a80 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8006302:	4ca0      	ldr	r4, [pc, #640]	; (8006584 <RadioSetRxConfig+0x2e4>)
 8006304:	2700      	movs	r7, #0
 8006306:	f884 7038 	strb.w	r7, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 800630a:	63e5      	str	r5, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 800630c:	2309      	movs	r3, #9
 800630e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8006312:	f44f 7348 	mov.w	r3, #800	; 0x320
 8006316:	6423      	str	r3, [r4, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8006318:	4630      	mov	r0, r6
 800631a:	f000 ffe7 	bl	80072ec <SUBGRF_GetFskBandwidthRegValue>
 800631e:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8006322:	73a7      	strb	r7, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8006324:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 8006328:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 800632c:	74a7      	strb	r7, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 800632e:	2310      	movs	r3, #16
 8006330:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8006332:	7527      	strb	r7, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8006334:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8006336:	4b94      	ldr	r3, [pc, #592]	; (8006588 <RadioSetRxConfig+0x2e8>)
 8006338:	781b      	ldrb	r3, [r3, #0]
 800633a:	75a3      	strb	r3, [r4, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 800633c:	2301      	movs	r3, #1
 800633e:	75e3      	strb	r3, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8006340:	7627      	strb	r7, [r4, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8006342:	2005      	movs	r0, #5
 8006344:	f7ff fbb0 	bl	8005aa8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006348:	f104 0038 	add.w	r0, r4, #56	; 0x38
 800634c:	f000 fda4 	bl	8006e98 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006350:	f104 000e 	add.w	r0, r4, #14
 8006354:	f000 fe28 	bl	8006fa8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8006358:	ab02      	add	r3, sp, #8
 800635a:	4a8c      	ldr	r2, [pc, #560]	; (800658c <RadioSetRxConfig+0x2ec>)
 800635c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006360:	e883 0003 	stmia.w	r3, {r0, r1}
 8006364:	4618      	mov	r0, r3
 8006366:	f000 fa09 	bl	800677c <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800636a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800636e:	f000 f9dc 	bl	800672a <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8006372:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8006376:	f7fe ffe9 	bl	800534c <RadioRead>
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 800637a:	f000 01ef 	and.w	r1, r0, #239	; 0xef
 800637e:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8006382:	f7fe ffe7 	bl	8005354 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8006386:	2104      	movs	r1, #4
 8006388:	f640 00b9 	movw	r0, #2233	; 0x8b9
 800638c:	f7fe ffe2 	bl	8005354 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8006390:	f640 009b 	movw	r0, #2203	; 0x89b
 8006394:	f7fe ffda 	bl	800534c <RadioRead>
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8006398:	f000 01e3 	and.w	r1, r0, #227	; 0xe3
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 800639c:	f041 0108 	orr.w	r1, r1, #8
 80063a0:	f640 009b 	movw	r0, #2203	; 0x89b
 80063a4:	f7fe ffd6 	bl	8005354 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 80063a8:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80063ac:	f7fe ffce 	bl	800534c <RadioRead>
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 80063b0:	f000 01e7 	and.w	r1, r0, #231	; 0xe7
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 80063b4:	f041 0118 	orr.w	r1, r1, #24
 80063b8:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80063bc:	f7fe ffca 	bl	8005354 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 80063c0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80063c4:	f7fe ffc2 	bl	800534c <RadioRead>
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80063c8:	f000 018f 	and.w	r1, r0, #143	; 0x8f
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 80063cc:	f041 0150 	orr.w	r1, r1, #80	; 0x50
 80063d0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80063d4:	f7fe ffbe 	bl	8005354 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80063d8:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80063dc:	fb03 f30a 	mul.w	r3, r3, sl
 80063e0:	fbb3 f3f5 	udiv	r3, r3, r5
 80063e4:	60a3      	str	r3, [r4, #8]
            break;
 80063e6:	e782      	b.n	80062ee <RadioSetRxConfig+0x4e>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80063e8:	2000      	movs	r0, #0
 80063ea:	f000 fb49 	bl	8006a80 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80063ee:	4c65      	ldr	r4, [pc, #404]	; (8006584 <RadioSetRxConfig+0x2e4>)
 80063f0:	f04f 0800 	mov.w	r8, #0
 80063f4:	f884 8038 	strb.w	r8, [r4, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80063f8:	63e5      	str	r5, [r4, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 80063fa:	230b      	movs	r3, #11
 80063fc:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8006400:	4630      	mov	r0, r6
 8006402:	f000 ff73 	bl	80072ec <SUBGRF_GetFskBandwidthRegValue>
 8006406:	f884 0045 	strb.w	r0, [r4, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 800640a:	f884 800e 	strb.w	r8, [r4, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 800640e:	ea4f 09c9 	mov.w	r9, r9, lsl #3
 8006412:	f8a4 9010 	strh.w	r9, [r4, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8006416:	2304      	movs	r3, #4
 8006418:	74a3      	strb	r3, [r4, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 800641a:	2318      	movs	r3, #24
 800641c:	74e3      	strb	r3, [r4, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 800641e:	f884 8014 	strb.w	r8, [r4, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8006422:	f087 0701 	eor.w	r7, r7, #1
 8006426:	7567      	strb	r7, [r4, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8006428:	4b57      	ldr	r3, [pc, #348]	; (8006588 <RadioSetRxConfig+0x2e8>)
 800642a:	781b      	ldrb	r3, [r3, #0]
 800642c:	75a3      	strb	r3, [r4, #22]
            if( crcOn == true )
 800642e:	f1bb 0f00 	cmp.w	fp, #0
 8006432:	d026      	beq.n	8006482 <RadioSetRxConfig+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8006434:	22f2      	movs	r2, #242	; 0xf2
 8006436:	75e2      	strb	r2, [r4, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8006438:	4c52      	ldr	r4, [pc, #328]	; (8006584 <RadioSetRxConfig+0x2e4>)
 800643a:	2301      	movs	r3, #1
 800643c:	7623      	strb	r3, [r4, #24]
            RadioStandby( );
 800643e:	f7ff f805 	bl	800544c <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8006442:	2000      	movs	r0, #0
 8006444:	f7ff fb30 	bl	8005aa8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8006448:	f104 0038 	add.w	r0, r4, #56	; 0x38
 800644c:	f000 fd24 	bl	8006e98 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8006450:	f104 000e 	add.w	r0, r4, #14
 8006454:	f000 fda8 	bl	8006fa8 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8006458:	4a4d      	ldr	r2, [pc, #308]	; (8006590 <RadioSetRxConfig+0x2f0>)
 800645a:	ab04      	add	r3, sp, #16
 800645c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006460:	e883 0003 	stmia.w	r3, {r0, r1}
 8006464:	4618      	mov	r0, r3
 8006466:	f000 f989 	bl	800677c <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 800646a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800646e:	f000 f95c 	bl	800672a <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8006472:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 8006476:	fb03 f30a 	mul.w	r3, r3, sl
 800647a:	fbb3 f3f5 	udiv	r3, r3, r5
 800647e:	60a3      	str	r3, [r4, #8]
            break;
 8006480:	e735      	b.n	80062ee <RadioSetRxConfig+0x4e>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8006482:	4b40      	ldr	r3, [pc, #256]	; (8006584 <RadioSetRxConfig+0x2e4>)
 8006484:	2201      	movs	r2, #1
 8006486:	75da      	strb	r2, [r3, #23]
 8006488:	e7d6      	b.n	8006438 <RadioSetRxConfig+0x198>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 800648a:	2000      	movs	r0, #0
 800648c:	f000 faf8 	bl	8006a80 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8006490:	4a3c      	ldr	r2, [pc, #240]	; (8006584 <RadioSetRxConfig+0x2e4>)
 8006492:	2301      	movs	r3, #1
 8006494:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8006498:	b2eb      	uxtb	r3, r5
 800649a:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 800649e:	493d      	ldr	r1, [pc, #244]	; (8006594 <RadioSetRxConfig+0x2f4>)
 80064a0:	5d89      	ldrb	r1, [r1, r6]
 80064a2:	f882 1051 	strb.w	r1, [r2, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 80064a6:	9901      	ldr	r1, [sp, #4]
 80064a8:	f882 1052 	strb.w	r1, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80064ac:	b91e      	cbnz	r6, 80064b6 <RadioSetRxConfig+0x216>
 80064ae:	f1a5 020b 	sub.w	r2, r5, #11
 80064b2:	2a01      	cmp	r2, #1
 80064b4:	d94b      	bls.n	800654e <RadioSetRxConfig+0x2ae>
 80064b6:	2e01      	cmp	r6, #1
 80064b8:	d047      	beq.n	800654a <RadioSetRxConfig+0x2aa>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80064ba:	4a32      	ldr	r2, [pc, #200]	; (8006584 <RadioSetRxConfig+0x2e4>)
 80064bc:	2100      	movs	r1, #0
 80064be:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80064c2:	4a30      	ldr	r2, [pc, #192]	; (8006584 <RadioSetRxConfig+0x2e4>)
 80064c4:	2101      	movs	r1, #1
 80064c6:	7391      	strb	r1, [r2, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80064c8:	3b05      	subs	r3, #5
 80064ca:	b2db      	uxtb	r3, r3
 80064cc:	428b      	cmp	r3, r1
 80064ce:	d943      	bls.n	8006558 <RadioSetRxConfig+0x2b8>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80064d0:	4b2c      	ldr	r3, [pc, #176]	; (8006584 <RadioSetRxConfig+0x2e4>)
 80064d2:	f8a3 901c 	strh.w	r9, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80064d6:	4c2b      	ldr	r4, [pc, #172]	; (8006584 <RadioSetRxConfig+0x2e4>)
 80064d8:	77a7      	strb	r7, [r4, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80064da:	4b2b      	ldr	r3, [pc, #172]	; (8006588 <RadioSetRxConfig+0x2e8>)
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	77e3      	strb	r3, [r4, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80064e0:	f884 b020 	strb.w	fp, [r4, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80064e4:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 80064e8:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
            RadioStandby( );
 80064ec:	f7fe ffae 	bl	800544c <RadioStandby>
            RadioSetModem( MODEM_LORA );
 80064f0:	2001      	movs	r0, #1
 80064f2:	f7ff fad9 	bl	8005aa8 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80064f6:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80064fa:	f000 fccd 	bl	8006e98 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80064fe:	f104 000e 	add.w	r0, r4, #14
 8006502:	f000 fd51 	bl	8006fa8 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8006506:	fa5f f08a 	uxtb.w	r0, sl
 800650a:	f000 fac6 	bl	8006a9a <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 800650e:	f640 00a3 	movw	r0, #2211	; 0x8a3
 8006512:	f000 f8e7 	bl	80066e4 <SUBGRF_ReadRegister>
 8006516:	f000 0101 	and.w	r1, r0, #1
 800651a:	f640 00a3 	movw	r0, #2211	; 0x8a3
 800651e:	f000 f8d1 	bl	80066c4 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8006522:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8006526:	2b01      	cmp	r3, #1
 8006528:	d021      	beq.n	800656e <RadioSetRxConfig+0x2ce>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 800652a:	f240 7036 	movw	r0, #1846	; 0x736
 800652e:	f000 f8d9 	bl	80066e4 <SUBGRF_ReadRegister>
 8006532:	f040 0104 	orr.w	r1, r0, #4
 8006536:	b2c9      	uxtb	r1, r1
 8006538:	f240 7036 	movw	r0, #1846	; 0x736
 800653c:	f000 f8c2 	bl	80066c4 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8006540:	4b10      	ldr	r3, [pc, #64]	; (8006584 <RadioSetRxConfig+0x2e4>)
 8006542:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8006546:	609a      	str	r2, [r3, #8]
}
 8006548:	e6d1      	b.n	80062ee <RadioSetRxConfig+0x4e>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800654a:	2d0c      	cmp	r5, #12
 800654c:	d1b5      	bne.n	80064ba <RadioSetRxConfig+0x21a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 800654e:	4a0d      	ldr	r2, [pc, #52]	; (8006584 <RadioSetRxConfig+0x2e4>)
 8006550:	2101      	movs	r1, #1
 8006552:	f882 1053 	strb.w	r1, [r2, #83]	; 0x53
 8006556:	e7b4      	b.n	80064c2 <RadioSetRxConfig+0x222>
                if( preambleLen < 12 )
 8006558:	f1b9 0f0b 	cmp.w	r9, #11
 800655c:	d803      	bhi.n	8006566 <RadioSetRxConfig+0x2c6>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 800655e:	4613      	mov	r3, r2
 8006560:	220c      	movs	r2, #12
 8006562:	839a      	strh	r2, [r3, #28]
 8006564:	e7b7      	b.n	80064d6 <RadioSetRxConfig+0x236>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8006566:	4b07      	ldr	r3, [pc, #28]	; (8006584 <RadioSetRxConfig+0x2e4>)
 8006568:	f8a3 901c 	strh.w	r9, [r3, #28]
 800656c:	e7b3      	b.n	80064d6 <RadioSetRxConfig+0x236>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 800656e:	f240 7036 	movw	r0, #1846	; 0x736
 8006572:	f000 f8b7 	bl	80066e4 <SUBGRF_ReadRegister>
 8006576:	f000 01fb 	and.w	r1, r0, #251	; 0xfb
 800657a:	f240 7036 	movw	r0, #1846	; 0x736
 800657e:	f000 f8a1 	bl	80066c4 <SUBGRF_WriteRegister>
 8006582:	e7dd      	b.n	8006540 <RadioSetRxConfig+0x2a0>
 8006584:	200005f0 	.word	0x200005f0
 8006588:	20000030 	.word	0x20000030
 800658c:	08009394 	.word	0x08009394
 8006590:	0800938c 	.word	0x0800938c
 8006594:	080097a8 	.word	0x080097a8

08006598 <RadioIsChannelFree>:
{
 8006598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800659a:	b08b      	sub	sp, #44	; 0x2c
 800659c:	4604      	mov	r4, r0
 800659e:	460f      	mov	r7, r1
 80065a0:	4616      	mov	r6, r2
 80065a2:	461d      	mov	r5, r3
    RadioStandby( );
 80065a4:	f7fe ff52 	bl	800544c <RadioStandby>
    RadioSetModem( MODEM_FSK );
 80065a8:	2000      	movs	r0, #0
 80065aa:	f7ff fa7d 	bl	8005aa8 <RadioSetModem>
    RadioSetChannel( freq );
 80065ae:	4620      	mov	r0, r4
 80065b0:	f7ff f944 	bl	800583c <RadioSetChannel>
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 80065b4:	2301      	movs	r3, #1
 80065b6:	9309      	str	r3, [sp, #36]	; 0x24
 80065b8:	2400      	movs	r4, #0
 80065ba:	9408      	str	r4, [sp, #32]
 80065bc:	9407      	str	r4, [sp, #28]
 80065be:	9406      	str	r4, [sp, #24]
 80065c0:	9405      	str	r4, [sp, #20]
 80065c2:	9404      	str	r4, [sp, #16]
 80065c4:	9403      	str	r4, [sp, #12]
 80065c6:	9402      	str	r4, [sp, #8]
 80065c8:	2303      	movs	r3, #3
 80065ca:	9301      	str	r3, [sp, #4]
 80065cc:	9700      	str	r7, [sp, #0]
 80065ce:	4623      	mov	r3, r4
 80065d0:	f44f 7216 	mov.w	r2, #600	; 0x258
 80065d4:	4639      	mov	r1, r7
 80065d6:	4620      	mov	r0, r4
 80065d8:	f7ff fe62 	bl	80062a0 <RadioSetRxConfig>
    RadioRx( 0 );
 80065dc:	4620      	mov	r0, r4
 80065de:	f7ff f945 	bl	800586c <RadioRx>
    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80065e2:	f7ff f8f7 	bl	80057d4 <RadioGetWakeupTime>
 80065e6:	f7fa f9e5 	bl	80009b4 <HAL_Delay>
    carrierSenseTime = TimerGetCurrentTime( );
 80065ea:	f001 fa3b 	bl	8007a64 <UTIL_TIMER_GetCurrentTime>
 80065ee:	4604      	mov	r4, r0
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80065f0:	4620      	mov	r0, r4
 80065f2:	f001 fa41 	bl	8007a78 <UTIL_TIMER_GetElapsedTime>
 80065f6:	42a8      	cmp	r0, r5
 80065f8:	d206      	bcs.n	8006608 <RadioIsChannelFree+0x70>
        rssi = RadioRssi( MODEM_FSK );
 80065fa:	2000      	movs	r0, #0
 80065fc:	f7ff f8f7 	bl	80057ee <RadioRssi>
        if( rssi > rssiThresh )
 8006600:	42b0      	cmp	r0, r6
 8006602:	ddf5      	ble.n	80065f0 <RadioIsChannelFree+0x58>
            status = false;
 8006604:	2400      	movs	r4, #0
 8006606:	e000      	b.n	800660a <RadioIsChannelFree+0x72>
    bool status = true;
 8006608:	2401      	movs	r4, #1
    RadioStandby( );
 800660a:	f7fe ff1f 	bl	800544c <RadioStandby>
}
 800660e:	4620      	mov	r0, r4
 8006610:	b00b      	add	sp, #44	; 0x2c
 8006612:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006614 <RadioInit>:
{
 8006614:	b570      	push	{r4, r5, r6, lr}
 8006616:	b082      	sub	sp, #8
    RadioEvents = events;
 8006618:	4b1d      	ldr	r3, [pc, #116]	; (8006690 <RadioInit+0x7c>)
 800661a:	6018      	str	r0, [r3, #0]
    SubgRf.RxContinuous = false;
 800661c:	4d1d      	ldr	r5, [pc, #116]	; (8006694 <RadioInit+0x80>)
 800661e:	2400      	movs	r4, #0
 8006620:	706c      	strb	r4, [r5, #1]
    SubgRf.TxTimeout = 0;
 8006622:	606c      	str	r4, [r5, #4]
    SubgRf.RxTimeout = 0;
 8006624:	60ac      	str	r4, [r5, #8]
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8006626:	65ac      	str	r4, [r5, #88]	; 0x58
    SUBGRF_Init( RadioOnDioIrq );
 8006628:	481b      	ldr	r0, [pc, #108]	; (8006698 <RadioInit+0x84>)
 800662a:	f000 fb27 	bl	8006c7c <SUBGRF_Init>
    SubgRf.PublicNetwork.Current = false;
 800662e:	736c      	strb	r4, [r5, #13]
    SubgRf.PublicNetwork.Previous = false;
 8006630:	732c      	strb	r4, [r5, #12]
    SUBGRF_SetRegulatorMode( );
 8006632:	f000 fa53 	bl	8006adc <SUBGRF_SetRegulatorMode>
    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8006636:	4621      	mov	r1, r4
 8006638:	4620      	mov	r0, r4
 800663a:	f000 fd27 	bl	800708c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 800663e:	2204      	movs	r2, #4
 8006640:	4621      	mov	r1, r4
 8006642:	2001      	movs	r0, #1
 8006644:	f000 fb9a 	bl	8006d7c <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8006648:	4623      	mov	r3, r4
 800664a:	4622      	mov	r2, r4
 800664c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8006650:	4608      	mov	r0, r1
 8006652:	f000 fada 	bl	8006c0a <SUBGRF_SetDioIrqParams>
    RadioSleep();
 8006656:	f7ff f941 	bl	80058dc <RadioSleep>
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 800665a:	4e10      	ldr	r6, [pc, #64]	; (800669c <RadioInit+0x88>)
 800665c:	9400      	str	r4, [sp, #0]
 800665e:	4b10      	ldr	r3, [pc, #64]	; (80066a0 <RadioInit+0x8c>)
 8006660:	4622      	mov	r2, r4
 8006662:	f04f 31ff 	mov.w	r1, #4294967295
 8006666:	4630      	mov	r0, r6
 8006668:	f001 f9de 	bl	8007a28 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 800666c:	4d0d      	ldr	r5, [pc, #52]	; (80066a4 <RadioInit+0x90>)
 800666e:	9400      	str	r4, [sp, #0]
 8006670:	4b0d      	ldr	r3, [pc, #52]	; (80066a8 <RadioInit+0x94>)
 8006672:	4622      	mov	r2, r4
 8006674:	f04f 31ff 	mov.w	r1, #4294967295
 8006678:	4628      	mov	r0, r5
 800667a:	f001 f9d5 	bl	8007a28 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 800667e:	4630      	mov	r0, r6
 8006680:	f001 fa30 	bl	8007ae4 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8006684:	4628      	mov	r0, r5
 8006686:	f001 fa2d 	bl	8007ae4 <UTIL_TIMER_Stop>
}
 800668a:	b002      	add	sp, #8
 800668c:	bd70      	pop	{r4, r5, r6, pc}
 800668e:	bf00      	nop
 8006690:	200005d4 	.word	0x200005d4
 8006694:	200005f0 	.word	0x200005f0
 8006698:	080057c1 	.word	0x080057c1
 800669c:	2000064c 	.word	0x2000064c
 80066a0:	08005231 	.word	0x08005231
 80066a4:	200005d8 	.word	0x200005d8
 80066a8:	08005259 	.word	0x08005259

080066ac <SUBGRF_GetOperatingMode>:
}

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
    return OperatingMode;
}
 80066ac:	4b01      	ldr	r3, [pc, #4]	; (80066b4 <SUBGRF_GetOperatingMode+0x8>)
 80066ae:	7818      	ldrb	r0, [r3, #0]
 80066b0:	4770      	bx	lr
 80066b2:	bf00      	nop
 80066b4:	2000066a 	.word	0x2000066a

080066b8 <SUBGRF_GetPacketType>:
}

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
    return PacketType;
}
 80066b8:	4b01      	ldr	r3, [pc, #4]	; (80066c0 <SUBGRF_GetPacketType+0x8>)
 80066ba:	7818      	ldrb	r0, [r3, #0]
 80066bc:	4770      	bx	lr
 80066be:	bf00      	nop
 80066c0:	2000066b 	.word	0x2000066b

080066c4 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 80066c4:	b500      	push	{lr}
 80066c6:	b083      	sub	sp, #12
 80066c8:	f88d 1007 	strb.w	r1, [sp, #7]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 80066cc:	2301      	movs	r3, #1
 80066ce:	f10d 0207 	add.w	r2, sp, #7
 80066d2:	4601      	mov	r1, r0
 80066d4:	4802      	ldr	r0, [pc, #8]	; (80066e0 <SUBGRF_WriteRegister+0x1c>)
 80066d6:	f7fd f8c3 	bl	8003860 <HAL_SUBGHZ_WriteRegisters>
}
 80066da:	b003      	add	sp, #12
 80066dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80066e0:	200000ec 	.word	0x200000ec

080066e4 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 80066e4:	b500      	push	{lr}
 80066e6:	b083      	sub	sp, #12
 80066e8:	4601      	mov	r1, r0
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 80066ea:	2301      	movs	r3, #1
 80066ec:	f10d 0207 	add.w	r2, sp, #7
 80066f0:	4803      	ldr	r0, [pc, #12]	; (8006700 <SUBGRF_ReadRegister+0x1c>)
 80066f2:	f7fd f905 	bl	8003900 <HAL_SUBGHZ_ReadRegisters>
    return data;
}
 80066f6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80066fa:	b003      	add	sp, #12
 80066fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8006700:	200000ec 	.word	0x200000ec

08006704 <Radio_SMPS_Set>:
{
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
}

static void Radio_SMPS_Set(uint8_t level)
{
 8006704:	b510      	push	{r4, lr}
 8006706:	4604      	mov	r4, r0
  if ( 1U == RBI_IsDCDC() )
 8006708:	f7fb f850 	bl	80017ac <RBI_IsDCDC>
 800670c:	2801      	cmp	r0, #1
 800670e:	d000      	beq.n	8006712 <Radio_SMPS_Set+0xe>
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
    modReg&= (~SMPS_DRV_MASK);
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
  }
}
 8006710:	bd10      	pop	{r4, pc}
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8006712:	f640 1023 	movw	r0, #2339	; 0x923
 8006716:	f7ff ffe5 	bl	80066e4 <SUBGRF_ReadRegister>
    modReg&= (~SMPS_DRV_MASK);
 800671a:	f000 01f9 	and.w	r1, r0, #249	; 0xf9
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 800671e:	4321      	orrs	r1, r4
 8006720:	f640 1023 	movw	r0, #2339	; 0x923
 8006724:	f7ff ffce 	bl	80066c4 <SUBGRF_WriteRegister>
}
 8006728:	e7f2      	b.n	8006710 <Radio_SMPS_Set+0xc>

0800672a <SUBGRF_SetWhiteningSeed>:
{
 800672a:	b510      	push	{r4, lr}
 800672c:	4604      	mov	r4, r0
    switch( SUBGRF_GetPacketType( ) )
 800672e:	f7ff ffc3 	bl	80066b8 <SUBGRF_GetPacketType>
 8006732:	b100      	cbz	r0, 8006736 <SUBGRF_SetWhiteningSeed+0xc>
}
 8006734:	bd10      	pop	{r4, pc}
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8006736:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800673a:	f7ff ffd3 	bl	80066e4 <SUBGRF_ReadRegister>
 800673e:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8006742:	f3c4 2100 	ubfx	r1, r4, #8, #1
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8006746:	4301      	orrs	r1, r0
 8006748:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 800674c:	f7ff ffba 	bl	80066c4 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8006750:	b2e1      	uxtb	r1, r4
 8006752:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8006756:	f7ff ffb5 	bl	80066c4 <SUBGRF_WriteRegister>
}
 800675a:	e7eb      	b.n	8006734 <SUBGRF_SetWhiteningSeed+0xa>

0800675c <SUBGRF_WriteRegisters>:
{
 800675c:	b510      	push	{r4, lr}
 800675e:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006760:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006764:	b672      	cpsid	i
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8006766:	460a      	mov	r2, r1
 8006768:	4601      	mov	r1, r0
 800676a:	4803      	ldr	r0, [pc, #12]	; (8006778 <SUBGRF_WriteRegisters+0x1c>)
 800676c:	f7fd f878 	bl	8003860 <HAL_SUBGHZ_WriteRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006770:	f384 8810 	msr	PRIMASK, r4
}
 8006774:	bd10      	pop	{r4, pc}
 8006776:	bf00      	nop
 8006778:	200000ec 	.word	0x200000ec

0800677c <SUBGRF_SetSyncWord>:
{
 800677c:	b508      	push	{r3, lr}
 800677e:	4601      	mov	r1, r0
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8006780:	2208      	movs	r2, #8
 8006782:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8006786:	f7ff ffe9 	bl	800675c <SUBGRF_WriteRegisters>
}
 800678a:	2000      	movs	r0, #0
 800678c:	bd08      	pop	{r3, pc}

0800678e <SUBGRF_SetCrcSeed>:
{
 800678e:	b500      	push	{lr}
 8006790:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8006792:	0a03      	lsrs	r3, r0, #8
 8006794:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8006798:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 800679c:	f7ff ff8c 	bl	80066b8 <SUBGRF_GetPacketType>
 80067a0:	b110      	cbz	r0, 80067a8 <SUBGRF_SetCrcSeed+0x1a>
}
 80067a2:	b003      	add	sp, #12
 80067a4:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 80067a8:	2202      	movs	r2, #2
 80067aa:	a901      	add	r1, sp, #4
 80067ac:	f240 60bc 	movw	r0, #1724	; 0x6bc
 80067b0:	f7ff ffd4 	bl	800675c <SUBGRF_WriteRegisters>
}
 80067b4:	e7f5      	b.n	80067a2 <SUBGRF_SetCrcSeed+0x14>

080067b6 <SUBGRF_SetCrcPolynomial>:
{
 80067b6:	b500      	push	{lr}
 80067b8:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80067ba:	0a03      	lsrs	r3, r0, #8
 80067bc:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80067c0:	f88d 0005 	strb.w	r0, [sp, #5]
    switch( SUBGRF_GetPacketType( ) )
 80067c4:	f7ff ff78 	bl	80066b8 <SUBGRF_GetPacketType>
 80067c8:	b110      	cbz	r0, 80067d0 <SUBGRF_SetCrcPolynomial+0x1a>
}
 80067ca:	b003      	add	sp, #12
 80067cc:	f85d fb04 	ldr.w	pc, [sp], #4
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80067d0:	2202      	movs	r2, #2
 80067d2:	a901      	add	r1, sp, #4
 80067d4:	f240 60be 	movw	r0, #1726	; 0x6be
 80067d8:	f7ff ffc0 	bl	800675c <SUBGRF_WriteRegisters>
}
 80067dc:	e7f5      	b.n	80067ca <SUBGRF_SetCrcPolynomial+0x14>
	...

080067e0 <SUBGRF_ReadRegisters>:
{
 80067e0:	b510      	push	{r4, lr}
 80067e2:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80067e4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80067e8:	b672      	cpsid	i
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 80067ea:	460a      	mov	r2, r1
 80067ec:	4601      	mov	r1, r0
 80067ee:	4803      	ldr	r0, [pc, #12]	; (80067fc <SUBGRF_ReadRegisters+0x1c>)
 80067f0:	f7fd f886 	bl	8003900 <HAL_SUBGHZ_ReadRegisters>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80067f4:	f384 8810 	msr	PRIMASK, r4
}
 80067f8:	bd10      	pop	{r4, pc}
 80067fa:	bf00      	nop
 80067fc:	200000ec 	.word	0x200000ec

08006800 <SUBGRF_WriteBuffer>:
{
 8006800:	b510      	push	{r4, lr}
 8006802:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006804:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006808:	b672      	cpsid	i
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 800680a:	460a      	mov	r2, r1
 800680c:	4601      	mov	r1, r0
 800680e:	4803      	ldr	r0, [pc, #12]	; (800681c <SUBGRF_WriteBuffer+0x1c>)
 8006810:	f7fd f9d4 	bl	8003bbc <HAL_SUBGHZ_WriteBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006814:	f384 8810 	msr	PRIMASK, r4
}
 8006818:	bd10      	pop	{r4, pc}
 800681a:	bf00      	nop
 800681c:	200000ec 	.word	0x200000ec

08006820 <SUBGRF_SetPayload>:
{
 8006820:	b508      	push	{r3, lr}
 8006822:	460a      	mov	r2, r1
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8006824:	4601      	mov	r1, r0
 8006826:	2000      	movs	r0, #0
 8006828:	f7ff ffea 	bl	8006800 <SUBGRF_WriteBuffer>
}
 800682c:	bd08      	pop	{r3, pc}
	...

08006830 <SUBGRF_ReadBuffer>:
{
 8006830:	b510      	push	{r4, lr}
 8006832:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006834:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006838:	b672      	cpsid	i
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 800683a:	460a      	mov	r2, r1
 800683c:	4601      	mov	r1, r0
 800683e:	4803      	ldr	r0, [pc, #12]	; (800684c <SUBGRF_ReadBuffer+0x1c>)
 8006840:	f7fd fa06 	bl	8003c50 <HAL_SUBGHZ_ReadBuffer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006844:	f384 8810 	msr	PRIMASK, r4
}
 8006848:	bd10      	pop	{r4, pc}
 800684a:	bf00      	nop
 800684c:	200000ec 	.word	0x200000ec

08006850 <SUBGRF_WriteCommand>:
{
 8006850:	b510      	push	{r4, lr}
 8006852:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006854:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8006858:	b672      	cpsid	i
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800685a:	460a      	mov	r2, r1
 800685c:	4601      	mov	r1, r0
 800685e:	4803      	ldr	r0, [pc, #12]	; (800686c <SUBGRF_WriteCommand+0x1c>)
 8006860:	f7fd f8a2 	bl	80039a8 <HAL_SUBGHZ_ExecSetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006864:	f384 8810 	msr	PRIMASK, r4
}
 8006868:	bd10      	pop	{r4, pc}
 800686a:	bf00      	nop
 800686c:	200000ec 	.word	0x200000ec

08006870 <SUBGRF_SetSleep>:
{
 8006870:	b510      	push	{r4, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	4604      	mov	r4, r0
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8006876:	2000      	movs	r0, #0
 8006878:	f7fa ff8c 	bl	8001794 <RBI_ConfigRFSwitch>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 800687c:	2002      	movs	r0, #2
 800687e:	f7ff ff41 	bl	8006704 <Radio_SMPS_Set>
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8006882:	f004 0304 	and.w	r3, r4, #4
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8006886:	f004 0202 	and.w	r2, r4, #2
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 800688a:	4313      	orrs	r3, r2
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 800688c:	f004 0401 	and.w	r4, r4, #1
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8006890:	4323      	orrs	r3, r4
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8006892:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8006896:	2201      	movs	r2, #1
 8006898:	f10d 0107 	add.w	r1, sp, #7
 800689c:	2084      	movs	r0, #132	; 0x84
 800689e:	f7ff ffd7 	bl	8006850 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 80068a2:	4b02      	ldr	r3, [pc, #8]	; (80068ac <SUBGRF_SetSleep+0x3c>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	701a      	strb	r2, [r3, #0]
}
 80068a8:	b002      	add	sp, #8
 80068aa:	bd10      	pop	{r4, pc}
 80068ac:	2000066a 	.word	0x2000066a

080068b0 <SUBGRF_SetStandby>:
{
 80068b0:	b500      	push	{lr}
 80068b2:	b083      	sub	sp, #12
 80068b4:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80068b8:	2201      	movs	r2, #1
 80068ba:	f10d 0107 	add.w	r1, sp, #7
 80068be:	2080      	movs	r0, #128	; 0x80
 80068c0:	f7ff ffc6 	bl	8006850 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 80068c4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80068c8:	b92b      	cbnz	r3, 80068d6 <SUBGRF_SetStandby+0x26>
        OperatingMode = MODE_STDBY_RC;
 80068ca:	4b05      	ldr	r3, [pc, #20]	; (80068e0 <SUBGRF_SetStandby+0x30>)
 80068cc:	2201      	movs	r2, #1
 80068ce:	701a      	strb	r2, [r3, #0]
}
 80068d0:	b003      	add	sp, #12
 80068d2:	f85d fb04 	ldr.w	pc, [sp], #4
        OperatingMode = MODE_STDBY_XOSC;
 80068d6:	4b02      	ldr	r3, [pc, #8]	; (80068e0 <SUBGRF_SetStandby+0x30>)
 80068d8:	2202      	movs	r2, #2
 80068da:	701a      	strb	r2, [r3, #0]
}
 80068dc:	e7f8      	b.n	80068d0 <SUBGRF_SetStandby+0x20>
 80068de:	bf00      	nop
 80068e0:	2000066a 	.word	0x2000066a

080068e4 <SUBGRF_SetTx>:
{
 80068e4:	b500      	push	{lr}
 80068e6:	b083      	sub	sp, #12
    OperatingMode = MODE_TX;
 80068e8:	4b0a      	ldr	r3, [pc, #40]	; (8006914 <SUBGRF_SetTx+0x30>)
 80068ea:	2204      	movs	r2, #4
 80068ec:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80068ee:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80068f2:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80068f6:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80068fa:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80068fe:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8006902:	2203      	movs	r2, #3
 8006904:	a901      	add	r1, sp, #4
 8006906:	2083      	movs	r0, #131	; 0x83
 8006908:	f7ff ffa2 	bl	8006850 <SUBGRF_WriteCommand>
}
 800690c:	b003      	add	sp, #12
 800690e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006912:	bf00      	nop
 8006914:	2000066a 	.word	0x2000066a

08006918 <SUBGRF_SendPayload>:
{
 8006918:	b510      	push	{r4, lr}
 800691a:	4614      	mov	r4, r2
    SUBGRF_SetPayload( payload, size );
 800691c:	f7ff ff80 	bl	8006820 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8006920:	4620      	mov	r0, r4
 8006922:	f7ff ffdf 	bl	80068e4 <SUBGRF_SetTx>
}
 8006926:	bd10      	pop	{r4, pc}

08006928 <SUBGRF_SetRx>:
{
 8006928:	b500      	push	{lr}
 800692a:	b083      	sub	sp, #12
    OperatingMode = MODE_RX;
 800692c:	4b0a      	ldr	r3, [pc, #40]	; (8006958 <SUBGRF_SetRx+0x30>)
 800692e:	2205      	movs	r2, #5
 8006930:	701a      	strb	r2, [r3, #0]
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006932:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8006936:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 800693a:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800693e:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8006942:	f88d 0006 	strb.w	r0, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8006946:	2203      	movs	r2, #3
 8006948:	a901      	add	r1, sp, #4
 800694a:	2082      	movs	r0, #130	; 0x82
 800694c:	f7ff ff80 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006950:	b003      	add	sp, #12
 8006952:	f85d fb04 	ldr.w	pc, [sp], #4
 8006956:	bf00      	nop
 8006958:	2000066a 	.word	0x2000066a

0800695c <SUBGRF_GetRandom>:
{
 800695c:	b570      	push	{r4, r5, r6, lr}
 800695e:	b082      	sub	sp, #8
    uint32_t number = 0;
 8006960:	2600      	movs	r6, #0
 8006962:	9601      	str	r6, [sp, #4]
    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8006964:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006968:	f7ff febc 	bl	80066e4 <SUBGRF_ReadRegister>
 800696c:	4605      	mov	r5, r0
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 800696e:	f000 01fe 	and.w	r1, r0, #254	; 0xfe
 8006972:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8006976:	f7ff fea5 	bl	80066c4 <SUBGRF_WriteRegister>
    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 800697a:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800697e:	f7ff feb1 	bl	80066e4 <SUBGRF_ReadRegister>
 8006982:	4604      	mov	r4, r0
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8006984:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 8006988:	f640 00e5 	movw	r0, #2277	; 0x8e5
 800698c:	f7ff fe9a 	bl	80066c4 <SUBGRF_WriteRegister>
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8006990:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8006994:	f7ff ffc8 	bl	8006928 <SUBGRF_SetRx>
    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8006998:	2204      	movs	r2, #4
 800699a:	eb0d 0102 	add.w	r1, sp, r2
 800699e:	f640 0019 	movw	r0, #2073	; 0x819
 80069a2:	f7ff ff1d 	bl	80067e0 <SUBGRF_ReadRegisters>
    SUBGRF_SetStandby( STDBY_RC );
 80069a6:	4630      	mov	r0, r6
 80069a8:	f7ff ff82 	bl	80068b0 <SUBGRF_SetStandby>
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 80069ac:	4629      	mov	r1, r5
 80069ae:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80069b2:	f7ff fe87 	bl	80066c4 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 80069b6:	4621      	mov	r1, r4
 80069b8:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80069bc:	f7ff fe82 	bl	80066c4 <SUBGRF_WriteRegister>
}
 80069c0:	9801      	ldr	r0, [sp, #4]
 80069c2:	b002      	add	sp, #8
 80069c4:	bd70      	pop	{r4, r5, r6, pc}
	...

080069c8 <SUBGRF_SetRxBoosted>:
{
 80069c8:	b510      	push	{r4, lr}
 80069ca:	b082      	sub	sp, #8
 80069cc:	4604      	mov	r4, r0
    OperatingMode = MODE_RX;
 80069ce:	4b0c      	ldr	r3, [pc, #48]	; (8006a00 <SUBGRF_SetRxBoosted+0x38>)
 80069d0:	2205      	movs	r2, #5
 80069d2:	701a      	strb	r2, [r3, #0]
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 80069d4:	2197      	movs	r1, #151	; 0x97
 80069d6:	f640 00ac 	movw	r0, #2220	; 0x8ac
 80069da:	f7ff fe73 	bl	80066c4 <SUBGRF_WriteRegister>
    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80069de:	f3c4 4307 	ubfx	r3, r4, #16, #8
 80069e2:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80069e6:	f3c4 2307 	ubfx	r3, r4, #8, #8
 80069ea:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80069ee:	f88d 4006 	strb.w	r4, [sp, #6]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80069f2:	2203      	movs	r2, #3
 80069f4:	a901      	add	r1, sp, #4
 80069f6:	2082      	movs	r0, #130	; 0x82
 80069f8:	f7ff ff2a 	bl	8006850 <SUBGRF_WriteCommand>
}
 80069fc:	b002      	add	sp, #8
 80069fe:	bd10      	pop	{r4, pc}
 8006a00:	2000066a 	.word	0x2000066a

08006a04 <SUBGRF_SetRxDutyCycle>:
{
 8006a04:	b500      	push	{lr}
 8006a06:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8006a08:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8006a0c:	f88d 3000 	strb.w	r3, [sp]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8006a10:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8006a14:	f88d 3001 	strb.w	r3, [sp, #1]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8006a18:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8006a1c:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8006a20:	f88d 3003 	strb.w	r3, [sp, #3]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8006a24:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8006a28:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8006a2c:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8006a30:	2206      	movs	r2, #6
 8006a32:	4669      	mov	r1, sp
 8006a34:	2094      	movs	r0, #148	; 0x94
 8006a36:	f7ff ff0b 	bl	8006850 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8006a3a:	4b03      	ldr	r3, [pc, #12]	; (8006a48 <SUBGRF_SetRxDutyCycle+0x44>)
 8006a3c:	2206      	movs	r2, #6
 8006a3e:	701a      	strb	r2, [r3, #0]
}
 8006a40:	b003      	add	sp, #12
 8006a42:	f85d fb04 	ldr.w	pc, [sp], #4
 8006a46:	bf00      	nop
 8006a48:	2000066a 	.word	0x2000066a

08006a4c <SUBGRF_SetCad>:
{
 8006a4c:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8006a4e:	2200      	movs	r2, #0
 8006a50:	4611      	mov	r1, r2
 8006a52:	20c5      	movs	r0, #197	; 0xc5
 8006a54:	f7ff fefc 	bl	8006850 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8006a58:	4b01      	ldr	r3, [pc, #4]	; (8006a60 <SUBGRF_SetCad+0x14>)
 8006a5a:	2207      	movs	r2, #7
 8006a5c:	701a      	strb	r2, [r3, #0]
}
 8006a5e:	bd08      	pop	{r3, pc}
 8006a60:	2000066a 	.word	0x2000066a

08006a64 <SUBGRF_SetTxContinuousWave>:
{
 8006a64:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8006a66:	2200      	movs	r2, #0
 8006a68:	4611      	mov	r1, r2
 8006a6a:	20d1      	movs	r0, #209	; 0xd1
 8006a6c:	f7ff fef0 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006a70:	bd08      	pop	{r3, pc}

08006a72 <SUBGRF_SetTxInfinitePreamble>:
{
 8006a72:	b508      	push	{r3, lr}
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8006a74:	2200      	movs	r2, #0
 8006a76:	4611      	mov	r1, r2
 8006a78:	20d2      	movs	r0, #210	; 0xd2
 8006a7a:	f7ff fee9 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006a7e:	bd08      	pop	{r3, pc}

08006a80 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
 8006a80:	b500      	push	{lr}
 8006a82:	b083      	sub	sp, #12
 8006a84:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8006a88:	2201      	movs	r2, #1
 8006a8a:	f10d 0107 	add.w	r1, sp, #7
 8006a8e:	209f      	movs	r0, #159	; 0x9f
 8006a90:	f7ff fede 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006a94:	b003      	add	sp, #12
 8006a96:	f85d fb04 	ldr.w	pc, [sp], #4

08006a9a <SUBGRF_SetLoRaSymbNumTimeout>:
{
 8006a9a:	b500      	push	{lr}
 8006a9c:	b083      	sub	sp, #12
 8006a9e:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8006aa2:	2201      	movs	r2, #1
 8006aa4:	f10d 0107 	add.w	r1, sp, #7
 8006aa8:	20a0      	movs	r0, #160	; 0xa0
 8006aaa:	f7ff fed1 	bl	8006850 <SUBGRF_WriteCommand>
    if( symbNum >= 64 )
 8006aae:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8006ab2:	2b3f      	cmp	r3, #63	; 0x3f
 8006ab4:	d90f      	bls.n	8006ad6 <SUBGRF_SetLoRaSymbNumTimeout+0x3c>
        uint8_t mant = symbNum >> 1;
 8006ab6:	085b      	lsrs	r3, r3, #1
        uint8_t exp  = 0;
 8006ab8:	2200      	movs	r2, #0
        while( mant > 31 )
 8006aba:	e002      	b.n	8006ac2 <SUBGRF_SetLoRaSymbNumTimeout+0x28>
            mant >>= 2;
 8006abc:	089b      	lsrs	r3, r3, #2
            exp++;
 8006abe:	3201      	adds	r2, #1
 8006ac0:	b2d2      	uxtb	r2, r2
        while( mant > 31 )
 8006ac2:	2b1f      	cmp	r3, #31
 8006ac4:	d8fa      	bhi.n	8006abc <SUBGRF_SetLoRaSymbNumTimeout+0x22>
        reg = exp + ( mant << 3 );
 8006ac6:	00d9      	lsls	r1, r3, #3
 8006ac8:	b2c9      	uxtb	r1, r1
 8006aca:	4411      	add	r1, r2
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8006acc:	b2c9      	uxtb	r1, r1
 8006ace:	f240 7006 	movw	r0, #1798	; 0x706
 8006ad2:	f7ff fdf7 	bl	80066c4 <SUBGRF_WriteRegister>
}
 8006ad6:	b003      	add	sp, #12
 8006ad8:	f85d fb04 	ldr.w	pc, [sp], #4

08006adc <SUBGRF_SetRegulatorMode>:
{
 8006adc:	b500      	push	{lr}
 8006ade:	b083      	sub	sp, #12
    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8006ae0:	f7fa fe64 	bl	80017ac <RBI_IsDCDC>
 8006ae4:	2801      	cmp	r0, #1
 8006ae6:	d00b      	beq.n	8006b00 <SUBGRF_SetRegulatorMode+0x24>
        mode = USE_LDO ;
 8006ae8:	2300      	movs	r3, #0
 8006aea:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8006aee:	2201      	movs	r2, #1
 8006af0:	f10d 0107 	add.w	r1, sp, #7
 8006af4:	2096      	movs	r0, #150	; 0x96
 8006af6:	f7ff feab 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006afa:	b003      	add	sp, #12
 8006afc:	f85d fb04 	ldr.w	pc, [sp], #4
        mode = USE_DCDC ;
 8006b00:	2301      	movs	r3, #1
 8006b02:	f88d 3007 	strb.w	r3, [sp, #7]
 8006b06:	e7f2      	b.n	8006aee <SUBGRF_SetRegulatorMode+0x12>

08006b08 <SUBGRF_Calibrate>:
{
 8006b08:	b500      	push	{lr}
 8006b0a:	b083      	sub	sp, #12
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8006b0c:	f000 0340 	and.w	r3, r0, #64	; 0x40
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8006b10:	f000 0220 	and.w	r2, r0, #32
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8006b14:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8006b16:	f000 0210 	and.w	r2, r0, #16
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8006b1a:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8006b1c:	f000 0208 	and.w	r2, r0, #8
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8006b20:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8006b22:	f000 0204 	and.w	r2, r0, #4
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8006b26:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8006b28:	f000 0202 	and.w	r2, r0, #2
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8006b2c:	4313      	orrs	r3, r2
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8006b2e:	f000 0001 	and.w	r0, r0, #1
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8006b32:	4303      	orrs	r3, r0
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8006b34:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8006b38:	2201      	movs	r2, #1
 8006b3a:	f10d 0107 	add.w	r1, sp, #7
 8006b3e:	2089      	movs	r0, #137	; 0x89
 8006b40:	f7ff fe86 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006b44:	b003      	add	sp, #12
 8006b46:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08006b4c <SUBGRF_CalibrateImage>:
{
 8006b4c:	b500      	push	{lr}
 8006b4e:	b083      	sub	sp, #12
    if( freq > 900000000 )
 8006b50:	4b1f      	ldr	r3, [pc, #124]	; (8006bd0 <SUBGRF_CalibrateImage+0x84>)
 8006b52:	4298      	cmp	r0, r3
 8006b54:	d90d      	bls.n	8006b72 <SUBGRF_CalibrateImage+0x26>
        calFreq[0] = 0xE1;
 8006b56:	23e1      	movs	r3, #225	; 0xe1
 8006b58:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xE9;
 8006b5c:	23e9      	movs	r3, #233	; 0xe9
 8006b5e:	f88d 3005 	strb.w	r3, [sp, #5]
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8006b62:	2202      	movs	r2, #2
 8006b64:	a901      	add	r1, sp, #4
 8006b66:	2098      	movs	r0, #152	; 0x98
 8006b68:	f7ff fe72 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006b6c:	b003      	add	sp, #12
 8006b6e:	f85d fb04 	ldr.w	pc, [sp], #4
    else if( freq > 850000000 )
 8006b72:	4b18      	ldr	r3, [pc, #96]	; (8006bd4 <SUBGRF_CalibrateImage+0x88>)
 8006b74:	4298      	cmp	r0, r3
 8006b76:	d906      	bls.n	8006b86 <SUBGRF_CalibrateImage+0x3a>
        calFreq[0] = 0xD7;
 8006b78:	23d7      	movs	r3, #215	; 0xd7
 8006b7a:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xDB;
 8006b7e:	23db      	movs	r3, #219	; 0xdb
 8006b80:	f88d 3005 	strb.w	r3, [sp, #5]
 8006b84:	e7ed      	b.n	8006b62 <SUBGRF_CalibrateImage+0x16>
    else if( freq > 770000000 )
 8006b86:	4b14      	ldr	r3, [pc, #80]	; (8006bd8 <SUBGRF_CalibrateImage+0x8c>)
 8006b88:	4298      	cmp	r0, r3
 8006b8a:	d906      	bls.n	8006b9a <SUBGRF_CalibrateImage+0x4e>
        calFreq[0] = 0xC1;
 8006b8c:	23c1      	movs	r3, #193	; 0xc1
 8006b8e:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0xC5;
 8006b92:	23c5      	movs	r3, #197	; 0xc5
 8006b94:	f88d 3005 	strb.w	r3, [sp, #5]
 8006b98:	e7e3      	b.n	8006b62 <SUBGRF_CalibrateImage+0x16>
    else if( freq > 460000000 )
 8006b9a:	4b10      	ldr	r3, [pc, #64]	; (8006bdc <SUBGRF_CalibrateImage+0x90>)
 8006b9c:	4298      	cmp	r0, r3
 8006b9e:	d906      	bls.n	8006bae <SUBGRF_CalibrateImage+0x62>
        calFreq[0] = 0x75;
 8006ba0:	2375      	movs	r3, #117	; 0x75
 8006ba2:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x81;
 8006ba6:	2381      	movs	r3, #129	; 0x81
 8006ba8:	f88d 3005 	strb.w	r3, [sp, #5]
 8006bac:	e7d9      	b.n	8006b62 <SUBGRF_CalibrateImage+0x16>
    else if( freq > 425000000 )
 8006bae:	4b0c      	ldr	r3, [pc, #48]	; (8006be0 <SUBGRF_CalibrateImage+0x94>)
 8006bb0:	4298      	cmp	r0, r3
 8006bb2:	d906      	bls.n	8006bc2 <SUBGRF_CalibrateImage+0x76>
        calFreq[0] = 0x6B;
 8006bb4:	236b      	movs	r3, #107	; 0x6b
 8006bb6:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x6F;
 8006bba:	236f      	movs	r3, #111	; 0x6f
 8006bbc:	f88d 3005 	strb.w	r3, [sp, #5]
 8006bc0:	e7cf      	b.n	8006b62 <SUBGRF_CalibrateImage+0x16>
        calFreq[0] = 0x29;
 8006bc2:	2329      	movs	r3, #41	; 0x29
 8006bc4:	f88d 3004 	strb.w	r3, [sp, #4]
        calFreq[1] = 0x2B ;
 8006bc8:	232b      	movs	r3, #43	; 0x2b
 8006bca:	f88d 3005 	strb.w	r3, [sp, #5]
 8006bce:	e7c8      	b.n	8006b62 <SUBGRF_CalibrateImage+0x16>
 8006bd0:	35a4e900 	.word	0x35a4e900
 8006bd4:	32a9f880 	.word	0x32a9f880
 8006bd8:	2de54480 	.word	0x2de54480
 8006bdc:	1b6b0b00 	.word	0x1b6b0b00
 8006be0:	1954fc40 	.word	0x1954fc40

08006be4 <SUBGRF_SetPaConfig>:
{
 8006be4:	b500      	push	{lr}
 8006be6:	b083      	sub	sp, #12
    buf[0] = paDutyCycle;
 8006be8:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = hpMax;
 8006bec:	f88d 1005 	strb.w	r1, [sp, #5]
    buf[2] = deviceSel;
 8006bf0:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[3] = paLut;
 8006bf4:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8006bf8:	2204      	movs	r2, #4
 8006bfa:	eb0d 0102 	add.w	r1, sp, r2
 8006bfe:	2095      	movs	r0, #149	; 0x95
 8006c00:	f7ff fe26 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006c04:	b003      	add	sp, #12
 8006c06:	f85d fb04 	ldr.w	pc, [sp], #4

08006c0a <SUBGRF_SetDioIrqParams>:
{
 8006c0a:	b500      	push	{lr}
 8006c0c:	b083      	sub	sp, #12
    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8006c0e:	ea4f 2c10 	mov.w	ip, r0, lsr #8
 8006c12:	f88d c000 	strb.w	ip, [sp]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8006c16:	f88d 0001 	strb.w	r0, [sp, #1]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8006c1a:	0a08      	lsrs	r0, r1, #8
 8006c1c:	f88d 0002 	strb.w	r0, [sp, #2]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8006c20:	f88d 1003 	strb.w	r1, [sp, #3]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8006c24:	0a11      	lsrs	r1, r2, #8
 8006c26:	f88d 1004 	strb.w	r1, [sp, #4]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8006c2a:	f88d 2005 	strb.w	r2, [sp, #5]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8006c2e:	0a1a      	lsrs	r2, r3, #8
 8006c30:	f88d 2006 	strb.w	r2, [sp, #6]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8006c34:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8006c38:	2208      	movs	r2, #8
 8006c3a:	4669      	mov	r1, sp
 8006c3c:	4610      	mov	r0, r2
 8006c3e:	f7ff fe07 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006c42:	b003      	add	sp, #12
 8006c44:	f85d fb04 	ldr.w	pc, [sp], #4

08006c48 <SUBGRF_SetTcxoMode>:
{
 8006c48:	b500      	push	{lr}
 8006c4a:	b083      	sub	sp, #12
    buf[0] = tcxoVoltage & 0x07;
 8006c4c:	f000 0007 	and.w	r0, r0, #7
 8006c50:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8006c54:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8006c58:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8006c5c:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8006c60:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8006c64:	f88d 1007 	strb.w	r1, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8006c68:	2204      	movs	r2, #4
 8006c6a:	eb0d 0102 	add.w	r1, sp, r2
 8006c6e:	2097      	movs	r0, #151	; 0x97
 8006c70:	f7ff fdee 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006c74:	b003      	add	sp, #12
 8006c76:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08006c7c <SUBGRF_Init>:
{
 8006c7c:	b508      	push	{r3, lr}
    if ( dioIrq != NULL)
 8006c7e:	b108      	cbz	r0, 8006c84 <SUBGRF_Init+0x8>
        RadioOnDioIrqCb = dioIrq;
 8006c80:	4a18      	ldr	r2, [pc, #96]	; (8006ce4 <SUBGRF_Init+0x68>)
 8006c82:	6010      	str	r0, [r2, #0]
    RADIO_INIT();
 8006c84:	f7f9 fe0a 	bl	800089c <MX_SUBGHZ_Init>
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8006c88:	2002      	movs	r0, #2
 8006c8a:	f7ff fd3b 	bl	8006704 <Radio_SMPS_Set>
    ImageCalibrated = false;
 8006c8e:	2000      	movs	r0, #0
 8006c90:	4b15      	ldr	r3, [pc, #84]	; (8006ce8 <SUBGRF_Init+0x6c>)
 8006c92:	7018      	strb	r0, [r3, #0]
    SUBGRF_SetStandby( STDBY_RC );
 8006c94:	f7ff fe0c 	bl	80068b0 <SUBGRF_SetStandby>
    if (1U == RBI_IsTCXO() )
 8006c98:	f7fa fd84 	bl	80017a4 <RBI_IsTCXO>
 8006c9c:	2801      	cmp	r0, #1
 8006c9e:	d014      	beq.n	8006cca <SUBGRF_Init+0x4e>
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8006ca0:	2120      	movs	r1, #32
 8006ca2:	f640 1011 	movw	r0, #2321	; 0x911
 8006ca6:	f7ff fd0d 	bl	80066c4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8006caa:	2120      	movs	r1, #32
 8006cac:	f640 1012 	movw	r0, #2322	; 0x912
 8006cb0:	f7ff fd08 	bl	80066c4 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8006cb4:	210e      	movs	r1, #14
 8006cb6:	f640 101f 	movw	r0, #2335	; 0x91f
 8006cba:	f7ff fd03 	bl	80066c4 <SUBGRF_WriteRegister>
    RBI_Init();
 8006cbe:	f7fa fd65 	bl	800178c <RBI_Init>
    OperatingMode = MODE_STDBY_RC;
 8006cc2:	4b0a      	ldr	r3, [pc, #40]	; (8006cec <SUBGRF_Init+0x70>)
 8006cc4:	2201      	movs	r2, #1
 8006cc6:	701a      	strb	r2, [r3, #0]
}
 8006cc8:	bd08      	pop	{r3, pc}
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8006cca:	2140      	movs	r1, #64	; 0x40
 8006ccc:	f7ff ffbc 	bl	8006c48 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8006cd0:	2100      	movs	r1, #0
 8006cd2:	f640 1011 	movw	r0, #2321	; 0x911
 8006cd6:	f7ff fcf5 	bl	80066c4 <SUBGRF_WriteRegister>
        SUBGRF_Calibrate( calibParam );
 8006cda:	f04f 007f 	mov.w	r0, #127	; 0x7f
 8006cde:	f7ff ff13 	bl	8006b08 <SUBGRF_Calibrate>
 8006ce2:	e7e7      	b.n	8006cb4 <SUBGRF_Init+0x38>
 8006ce4:	2000066c 	.word	0x2000066c
 8006ce8:	20000668 	.word	0x20000668
 8006cec:	2000066a 	.word	0x2000066a

08006cf0 <SUBGRF_SetRfFrequency>:
{
 8006cf0:	b510      	push	{r4, lr}
 8006cf2:	b082      	sub	sp, #8
 8006cf4:	4604      	mov	r4, r0
    if( ImageCalibrated == false )
 8006cf6:	4b12      	ldr	r3, [pc, #72]	; (8006d40 <SUBGRF_SetRfFrequency+0x50>)
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	b1d3      	cbz	r3, 8006d32 <SUBGRF_SetRfFrequency+0x42>
    SX_FREQ_TO_CHANNEL(chan, frequency);
 8006cfc:	4a11      	ldr	r2, [pc, #68]	; (8006d44 <SUBGRF_SetRfFrequency+0x54>)
 8006cfe:	2300      	movs	r3, #0
 8006d00:	0660      	lsls	r0, r4, #25
 8006d02:	09e1      	lsrs	r1, r4, #7
 8006d04:	f7f9 fa94 	bl	8000230 <__aeabi_uldivmod>
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8006d08:	0e03      	lsrs	r3, r0, #24
 8006d0a:	f88d 3004 	strb.w	r3, [sp, #4]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8006d0e:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8006d12:	f88d 3005 	strb.w	r3, [sp, #5]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8006d16:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8006d1a:	f88d 3006 	strb.w	r3, [sp, #6]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8006d1e:	f88d 0007 	strb.w	r0, [sp, #7]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8006d22:	2204      	movs	r2, #4
 8006d24:	eb0d 0102 	add.w	r1, sp, r2
 8006d28:	2086      	movs	r0, #134	; 0x86
 8006d2a:	f7ff fd91 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006d2e:	b002      	add	sp, #8
 8006d30:	bd10      	pop	{r4, pc}
        SUBGRF_CalibrateImage( frequency );
 8006d32:	f7ff ff0b 	bl	8006b4c <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8006d36:	4b02      	ldr	r3, [pc, #8]	; (8006d40 <SUBGRF_SetRfFrequency+0x50>)
 8006d38:	2201      	movs	r2, #1
 8006d3a:	701a      	strb	r2, [r3, #0]
 8006d3c:	e7de      	b.n	8006cfc <SUBGRF_SetRfFrequency+0xc>
 8006d3e:	bf00      	nop
 8006d40:	20000668 	.word	0x20000668
 8006d44:	01e84800 	.word	0x01e84800

08006d48 <SUBGRF_SetPacketType>:
{
 8006d48:	b500      	push	{lr}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	f88d 0007 	strb.w	r0, [sp, #7]
    PacketType = packetType;
 8006d50:	b2c3      	uxtb	r3, r0
 8006d52:	4a09      	ldr	r2, [pc, #36]	; (8006d78 <SUBGRF_SetPacketType+0x30>)
 8006d54:	7013      	strb	r3, [r2, #0]
    if( packetType == PACKET_TYPE_GFSK )
 8006d56:	b143      	cbz	r3, 8006d6a <SUBGRF_SetPacketType+0x22>
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8006d58:	2201      	movs	r2, #1
 8006d5a:	f10d 0107 	add.w	r1, sp, #7
 8006d5e:	208a      	movs	r0, #138	; 0x8a
 8006d60:	f7ff fd76 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006d64:	b003      	add	sp, #12
 8006d66:	f85d fb04 	ldr.w	pc, [sp], #4
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8006d6a:	2100      	movs	r1, #0
 8006d6c:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8006d70:	f7ff fca8 	bl	80066c4 <SUBGRF_WriteRegister>
 8006d74:	e7f0      	b.n	8006d58 <SUBGRF_SetPacketType+0x10>
 8006d76:	bf00      	nop
 8006d78:	2000066b 	.word	0x2000066b

08006d7c <SUBGRF_SetTxParams>:
{
 8006d7c:	b570      	push	{r4, r5, r6, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	460c      	mov	r4, r1
 8006d82:	4616      	mov	r6, r2
    if (paSelect == RFO_LP)
 8006d84:	2801      	cmp	r0, #1
 8006d86:	d035      	beq.n	8006df4 <SUBGRF_SetTxParams+0x78>
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8006d88:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8006d8c:	f7ff fcaa 	bl	80066e4 <SUBGRF_ReadRegister>
 8006d90:	f040 011e 	orr.w	r1, r0, #30
 8006d94:	b2c9      	uxtb	r1, r1
 8006d96:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8006d9a:	f7ff fc93 	bl	80066c4 <SUBGRF_WriteRegister>
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 8006d9e:	2001      	movs	r0, #1
 8006da0:	f7fa fd08 	bl	80017b4 <RBI_GetRFOMaxPowerConfig>
 8006da4:	4605      	mov	r5, r0
        if (power > max_power)
 8006da6:	4284      	cmp	r4, r0
 8006da8:	dd00      	ble.n	8006dac <SUBGRF_SetTxParams+0x30>
            power = max_power;
 8006daa:	b244      	sxtb	r4, r0
        if (max_power == 20)
 8006dac:	2d14      	cmp	r5, #20
 8006dae:	d054      	beq.n	8006e5a <SUBGRF_SetTxParams+0xde>
        else if (max_power == 17)
 8006db0:	2d11      	cmp	r5, #17
 8006db2:	d05c      	beq.n	8006e6e <SUBGRF_SetTxParams+0xf2>
        else if (max_power == 14)
 8006db4:	2d0e      	cmp	r5, #14
 8006db6:	d064      	beq.n	8006e82 <SUBGRF_SetTxParams+0x106>
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8006db8:	2301      	movs	r3, #1
 8006dba:	2200      	movs	r2, #0
 8006dbc:	2107      	movs	r1, #7
 8006dbe:	2004      	movs	r0, #4
 8006dc0:	f7ff ff10 	bl	8006be4 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8006dc4:	1b64      	subs	r4, r4, r5
 8006dc6:	3416      	adds	r4, #22
 8006dc8:	b265      	sxtb	r5, r4
        if (power < -9)
 8006dca:	f115 0f09 	cmn.w	r5, #9
 8006dce:	da01      	bge.n	8006dd4 <SUBGRF_SetTxParams+0x58>
            power = -9;
 8006dd0:	f06f 0508 	mvn.w	r5, #8
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 8006dd4:	2138      	movs	r1, #56	; 0x38
 8006dd6:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8006dda:	f7ff fc73 	bl	80066c4 <SUBGRF_WriteRegister>
    buf[0] = power;
 8006dde:	f88d 5004 	strb.w	r5, [sp, #4]
    buf[1] = (uint8_t)rampTime;
 8006de2:	f88d 6005 	strb.w	r6, [sp, #5]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8006de6:	2202      	movs	r2, #2
 8006de8:	a901      	add	r1, sp, #4
 8006dea:	208e      	movs	r0, #142	; 0x8e
 8006dec:	f7ff fd30 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006df0:	b002      	add	sp, #8
 8006df2:	bd70      	pop	{r4, r5, r6, pc}
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 8006df4:	2000      	movs	r0, #0
 8006df6:	f7fa fcdd 	bl	80017b4 <RBI_GetRFOMaxPowerConfig>
 8006dfa:	4605      	mov	r5, r0
        if (power >  max_power)
 8006dfc:	4284      	cmp	r4, r0
 8006dfe:	dd00      	ble.n	8006e02 <SUBGRF_SetTxParams+0x86>
          power = max_power;
 8006e00:	b244      	sxtb	r4, r0
        if (max_power == 14)
 8006e02:	2d0e      	cmp	r5, #14
 8006e04:	d015      	beq.n	8006e32 <SUBGRF_SetTxParams+0xb6>
        else if (max_power == 10)
 8006e06:	2d0a      	cmp	r5, #10
 8006e08:	d01d      	beq.n	8006e46 <SUBGRF_SetTxParams+0xca>
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 8006e0a:	2301      	movs	r3, #1
 8006e0c:	461a      	mov	r2, r3
 8006e0e:	2100      	movs	r1, #0
 8006e10:	2007      	movs	r0, #7
 8006e12:	f7ff fee7 	bl	8006be4 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8006e16:	1b65      	subs	r5, r4, r5
 8006e18:	350e      	adds	r5, #14
 8006e1a:	b26d      	sxtb	r5, r5
        if (power < -17)
 8006e1c:	f115 0f11 	cmn.w	r5, #17
 8006e20:	da01      	bge.n	8006e26 <SUBGRF_SetTxParams+0xaa>
            power = -17;
 8006e22:	f06f 0510 	mvn.w	r5, #16
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 8006e26:	2118      	movs	r1, #24
 8006e28:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8006e2c:	f7ff fc4a 	bl	80066c4 <SUBGRF_WriteRegister>
 8006e30:	e7d5      	b.n	8006dde <SUBGRF_SetTxParams+0x62>
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8006e32:	2301      	movs	r3, #1
 8006e34:	461a      	mov	r2, r3
 8006e36:	2100      	movs	r1, #0
 8006e38:	2004      	movs	r0, #4
 8006e3a:	f7ff fed3 	bl	8006be4 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8006e3e:	1b65      	subs	r5, r4, r5
 8006e40:	350e      	adds	r5, #14
 8006e42:	b26d      	sxtb	r5, r5
 8006e44:	e7ea      	b.n	8006e1c <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8006e46:	2301      	movs	r3, #1
 8006e48:	461a      	mov	r2, r3
 8006e4a:	2100      	movs	r1, #0
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	f7ff fec9 	bl	8006be4 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8006e52:	1b65      	subs	r5, r4, r5
 8006e54:	350d      	adds	r5, #13
 8006e56:	b26d      	sxtb	r5, r5
 8006e58:	e7e0      	b.n	8006e1c <SUBGRF_SetTxParams+0xa0>
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 8006e5a:	2301      	movs	r3, #1
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	2105      	movs	r1, #5
 8006e60:	2003      	movs	r0, #3
 8006e62:	f7ff febf 	bl	8006be4 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8006e66:	1b65      	subs	r5, r4, r5
 8006e68:	3516      	adds	r5, #22
 8006e6a:	b26d      	sxtb	r5, r5
 8006e6c:	e7ad      	b.n	8006dca <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 8006e6e:	2301      	movs	r3, #1
 8006e70:	2200      	movs	r2, #0
 8006e72:	2103      	movs	r1, #3
 8006e74:	2002      	movs	r0, #2
 8006e76:	f7ff feb5 	bl	8006be4 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8006e7a:	1b65      	subs	r5, r4, r5
 8006e7c:	3516      	adds	r5, #22
 8006e7e:	b26d      	sxtb	r5, r5
 8006e80:	e7a3      	b.n	8006dca <SUBGRF_SetTxParams+0x4e>
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8006e82:	2301      	movs	r3, #1
 8006e84:	2200      	movs	r2, #0
 8006e86:	2102      	movs	r1, #2
 8006e88:	4608      	mov	r0, r1
 8006e8a:	f7ff feab 	bl	8006be4 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8006e8e:	1b65      	subs	r5, r4, r5
 8006e90:	350e      	adds	r5, #14
 8006e92:	b26d      	sxtb	r5, r5
 8006e94:	e799      	b.n	8006dca <SUBGRF_SetTxParams+0x4e>
	...

08006e98 <SUBGRF_SetModulationParams>:
{
 8006e98:	b510      	push	{r4, lr}
 8006e9a:	b082      	sub	sp, #8
 8006e9c:	4604      	mov	r4, r0
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8006e9e:	4b3e      	ldr	r3, [pc, #248]	; (8006f98 <SUBGRF_SetModulationParams+0x100>)
 8006ea0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8006ea4:	ab02      	add	r3, sp, #8
 8006ea6:	e903 0003 	stmdb	r3, {r0, r1}
    if( PacketType != modulationParams->PacketType )
 8006eaa:	7820      	ldrb	r0, [r4, #0]
 8006eac:	4b3b      	ldr	r3, [pc, #236]	; (8006f9c <SUBGRF_SetModulationParams+0x104>)
 8006eae:	781b      	ldrb	r3, [r3, #0]
 8006eb0:	4298      	cmp	r0, r3
 8006eb2:	d106      	bne.n	8006ec2 <SUBGRF_SetModulationParams+0x2a>
    switch( modulationParams->PacketType )
 8006eb4:	7823      	ldrb	r3, [r4, #0]
 8006eb6:	2b03      	cmp	r3, #3
 8006eb8:	d82c      	bhi.n	8006f14 <SUBGRF_SetModulationParams+0x7c>
 8006eba:	e8df f003 	tbb	[pc, r3]
 8006ebe:	4205      	.short	0x4205
 8006ec0:	542d      	.short	0x542d
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8006ec2:	f7ff ff41 	bl	8006d48 <SUBGRF_SetPacketType>
 8006ec6:	e7f5      	b.n	8006eb4 <SUBGRF_SetModulationParams+0x1c>
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8006ec8:	6862      	ldr	r2, [r4, #4]
 8006eca:	4b35      	ldr	r3, [pc, #212]	; (8006fa0 <SUBGRF_SetModulationParams+0x108>)
 8006ecc:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8006ed0:	0c1a      	lsrs	r2, r3, #16
 8006ed2:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8006ed6:	0a1a      	lsrs	r2, r3, #8
 8006ed8:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8006edc:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8006ee0:	7b23      	ldrb	r3, [r4, #12]
 8006ee2:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8006ee6:	7b63      	ldrb	r3, [r4, #13]
 8006ee8:	f88d 3004 	strb.w	r3, [sp, #4]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8006eec:	68a1      	ldr	r1, [r4, #8]
 8006eee:	4a2d      	ldr	r2, [pc, #180]	; (8006fa4 <SUBGRF_SetModulationParams+0x10c>)
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	0648      	lsls	r0, r1, #25
 8006ef4:	09c9      	lsrs	r1, r1, #7
 8006ef6:	f7f9 f99b 	bl	8000230 <__aeabi_uldivmod>
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8006efa:	0c03      	lsrs	r3, r0, #16
 8006efc:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8006f00:	0a03      	lsrs	r3, r0, #8
 8006f02:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[7] = ( tempVal& 0xFF );
 8006f06:	f88d 0007 	strb.w	r0, [sp, #7]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8006f0a:	2208      	movs	r2, #8
 8006f0c:	4669      	mov	r1, sp
 8006f0e:	208b      	movs	r0, #139	; 0x8b
 8006f10:	f7ff fc9e 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006f14:	b002      	add	sp, #8
 8006f16:	bd10      	pop	{r4, pc}
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8006f18:	6922      	ldr	r2, [r4, #16]
 8006f1a:	4b21      	ldr	r3, [pc, #132]	; (8006fa0 <SUBGRF_SetModulationParams+0x108>)
 8006f1c:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8006f20:	0c1a      	lsrs	r2, r3, #16
 8006f22:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8006f26:	0a1a      	lsrs	r2, r3, #8
 8006f28:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8006f2c:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8006f30:	7d23      	ldrb	r3, [r4, #20]
 8006f32:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8006f36:	2204      	movs	r2, #4
 8006f38:	4669      	mov	r1, sp
 8006f3a:	208b      	movs	r0, #139	; 0x8b
 8006f3c:	f7ff fc88 	bl	8006850 <SUBGRF_WriteCommand>
        break;
 8006f40:	e7e8      	b.n	8006f14 <SUBGRF_SetModulationParams+0x7c>
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8006f42:	7e23      	ldrb	r3, [r4, #24]
 8006f44:	f88d 3000 	strb.w	r3, [sp]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8006f48:	7e63      	ldrb	r3, [r4, #25]
 8006f4a:	f88d 3001 	strb.w	r3, [sp, #1]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8006f4e:	7ea3      	ldrb	r3, [r4, #26]
 8006f50:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8006f54:	7ee3      	ldrb	r3, [r4, #27]
 8006f56:	f88d 3003 	strb.w	r3, [sp, #3]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8006f5a:	2204      	movs	r2, #4
 8006f5c:	4669      	mov	r1, sp
 8006f5e:	208b      	movs	r0, #139	; 0x8b
 8006f60:	f7ff fc76 	bl	8006850 <SUBGRF_WriteCommand>
        break;
 8006f64:	e7d6      	b.n	8006f14 <SUBGRF_SetModulationParams+0x7c>
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8006f66:	6862      	ldr	r2, [r4, #4]
 8006f68:	4b0d      	ldr	r3, [pc, #52]	; (8006fa0 <SUBGRF_SetModulationParams+0x108>)
 8006f6a:	fbb3 f3f2 	udiv	r3, r3, r2
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8006f6e:	0c1a      	lsrs	r2, r3, #16
 8006f70:	f88d 2000 	strb.w	r2, [sp]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8006f74:	0a1a      	lsrs	r2, r3, #8
 8006f76:	f88d 2001 	strb.w	r2, [sp, #1]
        buf[2] = tempVal & 0xFF;
 8006f7a:	f88d 3002 	strb.w	r3, [sp, #2]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8006f7e:	7b23      	ldrb	r3, [r4, #12]
 8006f80:	f88d 3003 	strb.w	r3, [sp, #3]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8006f84:	7b63      	ldrb	r3, [r4, #13]
 8006f86:	f88d 3004 	strb.w	r3, [sp, #4]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8006f8a:	2205      	movs	r2, #5
 8006f8c:	4669      	mov	r1, sp
 8006f8e:	208b      	movs	r0, #139	; 0x8b
 8006f90:	f7ff fc5e 	bl	8006850 <SUBGRF_WriteCommand>
}
 8006f94:	e7be      	b.n	8006f14 <SUBGRF_SetModulationParams+0x7c>
 8006f96:	bf00      	nop
 8006f98:	0800939c 	.word	0x0800939c
 8006f9c:	2000066b 	.word	0x2000066b
 8006fa0:	3d090000 	.word	0x3d090000
 8006fa4:	01e84800 	.word	0x01e84800

08006fa8 <SUBGRF_SetPacketParams>:
{
 8006fa8:	b510      	push	{r4, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	4604      	mov	r4, r0
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8006fae:	ab01      	add	r3, sp, #4
 8006fb0:	4a33      	ldr	r2, [pc, #204]	; (8007080 <SUBGRF_SetPacketParams+0xd8>)
 8006fb2:	ca07      	ldmia	r2, {r0, r1, r2}
 8006fb4:	c303      	stmia	r3!, {r0, r1}
 8006fb6:	701a      	strb	r2, [r3, #0]
    if( PacketType != packetParams->PacketType )
 8006fb8:	7820      	ldrb	r0, [r4, #0]
 8006fba:	4b32      	ldr	r3, [pc, #200]	; (8007084 <SUBGRF_SetPacketParams+0xdc>)
 8006fbc:	781b      	ldrb	r3, [r3, #0]
 8006fbe:	4298      	cmp	r0, r3
 8006fc0:	d106      	bne.n	8006fd0 <SUBGRF_SetPacketParams+0x28>
    switch( packetParams->PacketType )
 8006fc2:	7823      	ldrb	r3, [r4, #0]
 8006fc4:	2b03      	cmp	r3, #3
 8006fc6:	d82a      	bhi.n	800701e <SUBGRF_SetPacketParams+0x76>
 8006fc8:	e8df f003 	tbb	[pc, r3]
 8006fcc:	053f4405 	.word	0x053f4405
        SUBGRF_SetPacketType( packetParams->PacketType );
 8006fd0:	f7ff feba 	bl	8006d48 <SUBGRF_SetPacketType>
 8006fd4:	e7f5      	b.n	8006fc2 <SUBGRF_SetPacketParams+0x1a>
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8006fd6:	7a63      	ldrb	r3, [r4, #9]
 8006fd8:	2bf1      	cmp	r3, #241	; 0xf1
 8006fda:	d022      	beq.n	8007022 <SUBGRF_SetPacketParams+0x7a>
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8006fdc:	2bf2      	cmp	r3, #242	; 0xf2
 8006fde:	d02a      	beq.n	8007036 <SUBGRF_SetPacketParams+0x8e>
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8006fe0:	8862      	ldrh	r2, [r4, #2]
 8006fe2:	0a11      	lsrs	r1, r2, #8
 8006fe4:	f88d 1004 	strb.w	r1, [sp, #4]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8006fe8:	f88d 2005 	strb.w	r2, [sp, #5]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8006fec:	7922      	ldrb	r2, [r4, #4]
 8006fee:	f88d 2006 	strb.w	r2, [sp, #6]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8006ff2:	7962      	ldrb	r2, [r4, #5]
 8006ff4:	f88d 2007 	strb.w	r2, [sp, #7]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8006ff8:	79a2      	ldrb	r2, [r4, #6]
 8006ffa:	f88d 2008 	strb.w	r2, [sp, #8]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8006ffe:	79e2      	ldrb	r2, [r4, #7]
 8007000:	f88d 2009 	strb.w	r2, [sp, #9]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8007004:	7a22      	ldrb	r2, [r4, #8]
 8007006:	f88d 200a 	strb.w	r2, [sp, #10]
        buf[7] = crcVal;
 800700a:	f88d 300b 	strb.w	r3, [sp, #11]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 800700e:	7aa3      	ldrb	r3, [r4, #10]
 8007010:	f88d 300c 	strb.w	r3, [sp, #12]
        n = 9;
 8007014:	2209      	movs	r2, #9
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8007016:	a901      	add	r1, sp, #4
 8007018:	208c      	movs	r0, #140	; 0x8c
 800701a:	f7ff fc19 	bl	8006850 <SUBGRF_WriteCommand>
}
 800701e:	b004      	add	sp, #16
 8007020:	bd10      	pop	{r4, pc}
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8007022:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8007026:	f7ff fbb2 	bl	800678e <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 800702a:	f248 0005 	movw	r0, #32773	; 0x8005
 800702e:	f7ff fbc2 	bl	80067b6 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8007032:	2302      	movs	r3, #2
 8007034:	e7d4      	b.n	8006fe0 <SUBGRF_SetPacketParams+0x38>
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8007036:	f641 500f 	movw	r0, #7439	; 0x1d0f
 800703a:	f7ff fba8 	bl	800678e <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800703e:	f241 0021 	movw	r0, #4129	; 0x1021
 8007042:	f7ff fbb8 	bl	80067b6 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8007046:	2306      	movs	r3, #6
 8007048:	e7ca      	b.n	8006fe0 <SUBGRF_SetPacketParams+0x38>
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 800704a:	7b23      	ldrb	r3, [r4, #12]
 800704c:	f88d 3004 	strb.w	r3, [sp, #4]
        n = 1;
 8007050:	2201      	movs	r2, #1
        break;
 8007052:	e7e0      	b.n	8007016 <SUBGRF_SetPacketParams+0x6e>
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8007054:	89e3      	ldrh	r3, [r4, #14]
 8007056:	0a1a      	lsrs	r2, r3, #8
 8007058:	f88d 2004 	strb.w	r2, [sp, #4]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 800705c:	f88d 3005 	strb.w	r3, [sp, #5]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8007060:	7c23      	ldrb	r3, [r4, #16]
 8007062:	4a09      	ldr	r2, [pc, #36]	; (8007088 <SUBGRF_SetPacketParams+0xe0>)
 8007064:	7013      	strb	r3, [r2, #0]
 8007066:	f88d 3006 	strb.w	r3, [sp, #6]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 800706a:	7c63      	ldrb	r3, [r4, #17]
 800706c:	f88d 3007 	strb.w	r3, [sp, #7]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8007070:	7ca3      	ldrb	r3, [r4, #18]
 8007072:	f88d 3008 	strb.w	r3, [sp, #8]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8007076:	7ce3      	ldrb	r3, [r4, #19]
 8007078:	f88d 3009 	strb.w	r3, [sp, #9]
        n = 6;
 800707c:	2206      	movs	r2, #6
        break;
 800707e:	e7ca      	b.n	8007016 <SUBGRF_SetPacketParams+0x6e>
 8007080:	080093a4 	.word	0x080093a4
 8007084:	2000066b 	.word	0x2000066b
 8007088:	20000669 	.word	0x20000669

0800708c <SUBGRF_SetBufferBaseAddress>:
{
 800708c:	b500      	push	{lr}
 800708e:	b083      	sub	sp, #12
    buf[0] = txBaseAddress;
 8007090:	f88d 0004 	strb.w	r0, [sp, #4]
    buf[1] = rxBaseAddress;
 8007094:	f88d 1005 	strb.w	r1, [sp, #5]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8007098:	2202      	movs	r2, #2
 800709a:	a901      	add	r1, sp, #4
 800709c:	208f      	movs	r0, #143	; 0x8f
 800709e:	f7ff fbd7 	bl	8006850 <SUBGRF_WriteCommand>
}
 80070a2:	b003      	add	sp, #12
 80070a4:	f85d fb04 	ldr.w	pc, [sp], #4

080070a8 <SUBGRF_ReadCommand>:
{
 80070a8:	b510      	push	{r4, lr}
 80070aa:	4613      	mov	r3, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80070ac:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80070b0:	b672      	cpsid	i
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 80070b2:	460a      	mov	r2, r1
 80070b4:	4601      	mov	r1, r0
 80070b6:	4803      	ldr	r0, [pc, #12]	; (80070c4 <SUBGRF_ReadCommand+0x1c>)
 80070b8:	f7fc fccc 	bl	8003a54 <HAL_SUBGHZ_ExecGetCmd>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80070bc:	f384 8810 	msr	PRIMASK, r4
}
 80070c0:	bd10      	pop	{r4, pc}
 80070c2:	bf00      	nop
 80070c4:	200000ec 	.word	0x200000ec

080070c8 <SUBGRF_GetRssiInst>:
{
 80070c8:	b500      	push	{lr}
 80070ca:	b083      	sub	sp, #12
    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 80070cc:	2201      	movs	r2, #1
 80070ce:	a901      	add	r1, sp, #4
 80070d0:	2015      	movs	r0, #21
 80070d2:	f7ff ffe9 	bl	80070a8 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 80070d6:	f89d 0004 	ldrb.w	r0, [sp, #4]
 80070da:	4240      	negs	r0, r0
}
 80070dc:	1040      	asrs	r0, r0, #1
 80070de:	b003      	add	sp, #12
 80070e0:	f85d fb04 	ldr.w	pc, [sp], #4

080070e4 <SUBGRF_GetRxBufferStatus>:
{
 80070e4:	b530      	push	{r4, r5, lr}
 80070e6:	b083      	sub	sp, #12
 80070e8:	4605      	mov	r5, r0
 80070ea:	460c      	mov	r4, r1
    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 80070ec:	2202      	movs	r2, #2
 80070ee:	a901      	add	r1, sp, #4
 80070f0:	2013      	movs	r0, #19
 80070f2:	f7ff ffd9 	bl	80070a8 <SUBGRF_ReadCommand>
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 80070f6:	f7ff fadf 	bl	80066b8 <SUBGRF_GetPacketType>
 80070fa:	2801      	cmp	r0, #1
 80070fc:	d007      	beq.n	800710e <SUBGRF_GetRxBufferStatus+0x2a>
        *payloadLength = status[0];
 80070fe:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8007102:	702b      	strb	r3, [r5, #0]
    *rxStartBufferPointer = status[1];
 8007104:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007108:	7023      	strb	r3, [r4, #0]
}
 800710a:	b003      	add	sp, #12
 800710c:	bd30      	pop	{r4, r5, pc}
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 800710e:	4b05      	ldr	r3, [pc, #20]	; (8007124 <SUBGRF_GetRxBufferStatus+0x40>)
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	b2db      	uxtb	r3, r3
 8007114:	2b01      	cmp	r3, #1
 8007116:	d1f2      	bne.n	80070fe <SUBGRF_GetRxBufferStatus+0x1a>
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8007118:	f240 7002 	movw	r0, #1794	; 0x702
 800711c:	f7ff fae2 	bl	80066e4 <SUBGRF_ReadRegister>
 8007120:	7028      	strb	r0, [r5, #0]
 8007122:	e7ef      	b.n	8007104 <SUBGRF_GetRxBufferStatus+0x20>
 8007124:	20000669 	.word	0x20000669

08007128 <SUBGRF_GetPayload>:
{
 8007128:	b570      	push	{r4, r5, r6, lr}
 800712a:	b082      	sub	sp, #8
 800712c:	4606      	mov	r6, r0
 800712e:	460c      	mov	r4, r1
 8007130:	4615      	mov	r5, r2
    uint8_t offset = 0;
 8007132:	2300      	movs	r3, #0
 8007134:	f88d 3007 	strb.w	r3, [sp, #7]
    SUBGRF_GetRxBufferStatus( size, &offset );
 8007138:	f10d 0107 	add.w	r1, sp, #7
 800713c:	4620      	mov	r0, r4
 800713e:	f7ff ffd1 	bl	80070e4 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8007142:	7822      	ldrb	r2, [r4, #0]
 8007144:	42aa      	cmp	r2, r5
 8007146:	d902      	bls.n	800714e <SUBGRF_GetPayload+0x26>
        return 1;
 8007148:	2001      	movs	r0, #1
}
 800714a:	b002      	add	sp, #8
 800714c:	bd70      	pop	{r4, r5, r6, pc}
    SUBGRF_ReadBuffer( offset, buffer, *size );
 800714e:	4631      	mov	r1, r6
 8007150:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8007154:	f7ff fb6c 	bl	8006830 <SUBGRF_ReadBuffer>
    return 0;
 8007158:	2000      	movs	r0, #0
 800715a:	e7f6      	b.n	800714a <SUBGRF_GetPayload+0x22>

0800715c <SUBGRF_GetPacketStatus>:
{
 800715c:	b510      	push	{r4, lr}
 800715e:	b082      	sub	sp, #8
 8007160:	4604      	mov	r4, r0
    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8007162:	2203      	movs	r2, #3
 8007164:	a901      	add	r1, sp, #4
 8007166:	2014      	movs	r0, #20
 8007168:	f7ff ff9e 	bl	80070a8 <SUBGRF_ReadCommand>
    pktStatus->packetType = SUBGRF_GetPacketType( );
 800716c:	f7ff faa4 	bl	80066b8 <SUBGRF_GetPacketType>
 8007170:	7020      	strb	r0, [r4, #0]
    switch( pktStatus->packetType )
 8007172:	b148      	cbz	r0, 8007188 <SUBGRF_GetPacketStatus+0x2c>
 8007174:	2801      	cmp	r0, #1
 8007176:	d018      	beq.n	80071aa <SUBGRF_GetPacketStatus+0x4e>
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8007178:	2214      	movs	r2, #20
 800717a:	2100      	movs	r1, #0
 800717c:	4620      	mov	r0, r4
 800717e:	f000 fb22 	bl	80077c6 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8007182:	230f      	movs	r3, #15
 8007184:	7023      	strb	r3, [r4, #0]
}
 8007186:	e00e      	b.n	80071a6 <SUBGRF_GetPacketStatus+0x4a>
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8007188:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800718c:	7123      	strb	r3, [r4, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 800718e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8007192:	425b      	negs	r3, r3
 8007194:	105b      	asrs	r3, r3, #1
 8007196:	71a3      	strb	r3, [r4, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8007198:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800719c:	425b      	negs	r3, r3
 800719e:	105b      	asrs	r3, r3, #1
 80071a0:	7163      	strb	r3, [r4, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 80071a2:	2300      	movs	r3, #0
 80071a4:	60a3      	str	r3, [r4, #8]
}
 80071a6:	b002      	add	sp, #8
 80071a8:	bd10      	pop	{r4, pc}
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 80071aa:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80071ae:	425b      	negs	r3, r3
 80071b0:	105b      	asrs	r3, r3, #1
 80071b2:	7323      	strb	r3, [r4, #12]
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 80071b4:	f99d 3005 	ldrsb.w	r3, [sp, #5]
 80071b8:	3302      	adds	r3, #2
 80071ba:	109b      	asrs	r3, r3, #2
 80071bc:	7363      	strb	r3, [r4, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 80071be:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80071c2:	425b      	negs	r3, r3
 80071c4:	105b      	asrs	r3, r3, #1
 80071c6:	73a3      	strb	r3, [r4, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 80071c8:	4b01      	ldr	r3, [pc, #4]	; (80071d0 <SUBGRF_GetPacketStatus+0x74>)
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	6123      	str	r3, [r4, #16]
            break;
 80071ce:	e7ea      	b.n	80071a6 <SUBGRF_GetPacketStatus+0x4a>
 80071d0:	20000664 	.word	0x20000664

080071d4 <SUBGRF_SetSwitch>:
{
 80071d4:	b510      	push	{r4, lr}
    if (rxtx == RFSWITCH_TX)
 80071d6:	2901      	cmp	r1, #1
 80071d8:	d003      	beq.n	80071e2 <SUBGRF_SetSwitch+0xe>
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 80071da:	2001      	movs	r0, #1
    RBI_ConfigRFSwitch(state);
 80071dc:	f7fa fada 	bl	8001794 <RBI_ConfigRFSwitch>
}
 80071e0:	bd10      	pop	{r4, pc}
 80071e2:	4604      	mov	r4, r0
 80071e4:	4608      	mov	r0, r1
        if (paSelect == RFO_LP)
 80071e6:	2c01      	cmp	r4, #1
 80071e8:	d003      	beq.n	80071f2 <SUBGRF_SetSwitch+0x1e>
        if (paSelect == RFO_HP)
 80071ea:	2c02      	cmp	r4, #2
 80071ec:	d1f6      	bne.n	80071dc <SUBGRF_SetSwitch+0x8>
            state = RBI_SWITCH_RFO_HP;
 80071ee:	2003      	movs	r0, #3
 80071f0:	e7f4      	b.n	80071dc <SUBGRF_SetSwitch+0x8>
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 80071f2:	2004      	movs	r0, #4
 80071f4:	f7ff fa86 	bl	8006704 <Radio_SMPS_Set>
            state = RBI_SWITCH_RFO_LP;
 80071f8:	2002      	movs	r0, #2
 80071fa:	e7f6      	b.n	80071ea <SUBGRF_SetSwitch+0x16>

080071fc <SUBGRF_SetRfTxPower>:
{
 80071fc:	b538      	push	{r3, r4, r5, lr}
 80071fe:	4604      	mov	r4, r0
    int32_t TxConfig = RBI_GetTxConfig();
 8007200:	f7fa facc 	bl	800179c <RBI_GetTxConfig>
    switch (TxConfig)
 8007204:	b148      	cbz	r0, 800721a <SUBGRF_SetRfTxPower+0x1e>
 8007206:	2802      	cmp	r0, #2
 8007208:	d10d      	bne.n	8007226 <SUBGRF_SetRfTxPower+0x2a>
            paSelect = RFO_HP;
 800720a:	2502      	movs	r5, #2
    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 800720c:	2202      	movs	r2, #2
 800720e:	4621      	mov	r1, r4
 8007210:	4628      	mov	r0, r5
 8007212:	f7ff fdb3 	bl	8006d7c <SUBGRF_SetTxParams>
}
 8007216:	4628      	mov	r0, r5
 8007218:	bd38      	pop	{r3, r4, r5, pc}
            if (power > 15)
 800721a:	2c0f      	cmp	r4, #15
 800721c:	dc01      	bgt.n	8007222 <SUBGRF_SetRfTxPower+0x26>
                paSelect = RFO_LP;
 800721e:	2501      	movs	r5, #1
 8007220:	e7f4      	b.n	800720c <SUBGRF_SetRfTxPower+0x10>
                paSelect = RFO_HP;
 8007222:	2502      	movs	r5, #2
 8007224:	e7f2      	b.n	800720c <SUBGRF_SetRfTxPower+0x10>
    switch (TxConfig)
 8007226:	2501      	movs	r5, #1
 8007228:	e7f0      	b.n	800720c <SUBGRF_SetRfTxPower+0x10>

0800722a <SUBGRF_GetRadioWakeUpTime>:
}
 800722a:	2001      	movs	r0, #1
 800722c:	4770      	bx	lr
	...

08007230 <HAL_SUBGHZ_TxCpltCallback>:
{
 8007230:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8007232:	4b02      	ldr	r3, [pc, #8]	; (800723c <HAL_SUBGHZ_TxCpltCallback+0xc>)
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2001      	movs	r0, #1
 8007238:	4798      	blx	r3
}
 800723a:	bd08      	pop	{r3, pc}
 800723c:	2000066c 	.word	0x2000066c

08007240 <HAL_SUBGHZ_RxCpltCallback>:
{
 8007240:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8007242:	4b02      	ldr	r3, [pc, #8]	; (800724c <HAL_SUBGHZ_RxCpltCallback+0xc>)
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	2002      	movs	r0, #2
 8007248:	4798      	blx	r3
}
 800724a:	bd08      	pop	{r3, pc}
 800724c:	2000066c 	.word	0x2000066c

08007250 <HAL_SUBGHZ_CRCErrorCallback>:
{
 8007250:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8007252:	4b02      	ldr	r3, [pc, #8]	; (800725c <HAL_SUBGHZ_CRCErrorCallback+0xc>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2040      	movs	r0, #64	; 0x40
 8007258:	4798      	blx	r3
}
 800725a:	bd08      	pop	{r3, pc}
 800725c:	2000066c 	.word	0x2000066c

08007260 <HAL_SUBGHZ_CADStatusCallback>:
{
 8007260:	b508      	push	{r3, lr}
    switch (cadstatus)
 8007262:	b111      	cbz	r1, 800726a <HAL_SUBGHZ_CADStatusCallback+0xa>
 8007264:	2901      	cmp	r1, #1
 8007266:	d005      	beq.n	8007274 <HAL_SUBGHZ_CADStatusCallback+0x14>
}
 8007268:	bd08      	pop	{r3, pc}
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 800726a:	4b05      	ldr	r3, [pc, #20]	; (8007280 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	2080      	movs	r0, #128	; 0x80
 8007270:	4798      	blx	r3
            break;
 8007272:	e7f9      	b.n	8007268 <HAL_SUBGHZ_CADStatusCallback+0x8>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8007274:	4b02      	ldr	r3, [pc, #8]	; (8007280 <HAL_SUBGHZ_CADStatusCallback+0x20>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f44f 7080 	mov.w	r0, #256	; 0x100
 800727c:	4798      	blx	r3
}
 800727e:	e7f3      	b.n	8007268 <HAL_SUBGHZ_CADStatusCallback+0x8>
 8007280:	2000066c 	.word	0x2000066c

08007284 <HAL_SUBGHZ_RxTxTimeoutCallback>:
{
 8007284:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8007286:	4b03      	ldr	r3, [pc, #12]	; (8007294 <HAL_SUBGHZ_RxTxTimeoutCallback+0x10>)
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800728e:	4798      	blx	r3
}
 8007290:	bd08      	pop	{r3, pc}
 8007292:	bf00      	nop
 8007294:	2000066c 	.word	0x2000066c

08007298 <HAL_SUBGHZ_HeaderErrorCallback>:
{
 8007298:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 800729a:	4b02      	ldr	r3, [pc, #8]	; (80072a4 <HAL_SUBGHZ_HeaderErrorCallback+0xc>)
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	2020      	movs	r0, #32
 80072a0:	4798      	blx	r3
}
 80072a2:	bd08      	pop	{r3, pc}
 80072a4:	2000066c 	.word	0x2000066c

080072a8 <HAL_SUBGHZ_PreambleDetectedCallback>:
{
 80072a8:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 80072aa:	4b02      	ldr	r3, [pc, #8]	; (80072b4 <HAL_SUBGHZ_PreambleDetectedCallback+0xc>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2004      	movs	r0, #4
 80072b0:	4798      	blx	r3
}
 80072b2:	bd08      	pop	{r3, pc}
 80072b4:	2000066c 	.word	0x2000066c

080072b8 <HAL_SUBGHZ_SyncWordValidCallback>:
{
 80072b8:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 80072ba:	4b02      	ldr	r3, [pc, #8]	; (80072c4 <HAL_SUBGHZ_SyncWordValidCallback+0xc>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	2008      	movs	r0, #8
 80072c0:	4798      	blx	r3
}
 80072c2:	bd08      	pop	{r3, pc}
 80072c4:	2000066c 	.word	0x2000066c

080072c8 <HAL_SUBGHZ_HeaderValidCallback>:
{
 80072c8:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 80072ca:	4b02      	ldr	r3, [pc, #8]	; (80072d4 <HAL_SUBGHZ_HeaderValidCallback+0xc>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	2010      	movs	r0, #16
 80072d0:	4798      	blx	r3
}
 80072d2:	bd08      	pop	{r3, pc}
 80072d4:	2000066c 	.word	0x2000066c

080072d8 <HAL_SUBGHZ_LrFhssHopCallback>:
{
 80072d8:	b508      	push	{r3, lr}
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 80072da:	4b03      	ldr	r3, [pc, #12]	; (80072e8 <HAL_SUBGHZ_LrFhssHopCallback+0x10>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80072e2:	4798      	blx	r3
}
 80072e4:	bd08      	pop	{r3, pc}
 80072e6:	bf00      	nop
 80072e8:	2000066c 	.word	0x2000066c

080072ec <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
    uint8_t i;

    if( bandwidth == 0 )
 80072ec:	4601      	mov	r1, r0
 80072ee:	b188      	cbz	r0, 8007314 <SUBGRF_GetFskBandwidthRegValue+0x28>
    {
        return( 0x1F );
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 80072f0:	2300      	movs	r3, #0
 80072f2:	2b15      	cmp	r3, #21
 80072f4:	d80d      	bhi.n	8007312 <SUBGRF_GetFskBandwidthRegValue+0x26>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 80072f6:	4618      	mov	r0, r3
 80072f8:	4a07      	ldr	r2, [pc, #28]	; (8007318 <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 80072fa:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80072fe:	428a      	cmp	r2, r1
 8007300:	d802      	bhi.n	8007308 <SUBGRF_GetFskBandwidthRegValue+0x1c>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8007302:	3301      	adds	r3, #1
 8007304:	b2db      	uxtb	r3, r3
 8007306:	e7f4      	b.n	80072f2 <SUBGRF_GetFskBandwidthRegValue+0x6>
        {
            return FskBandwidths[i].RegValue;
 8007308:	4b03      	ldr	r3, [pc, #12]	; (8007318 <SUBGRF_GetFskBandwidthRegValue+0x2c>)
 800730a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800730e:	7918      	ldrb	r0, [r3, #4]
 8007310:	4770      	bx	lr
        }
    }
    // ERROR: Value not found
    while( 1 );
 8007312:	e7fe      	b.n	8007312 <SUBGRF_GetFskBandwidthRegValue+0x26>
        return( 0x1F );
 8007314:	201f      	movs	r0, #31
}
 8007316:	4770      	bx	lr
 8007318:	08009838 	.word	0x08009838

0800731c <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 800731c:	b570      	push	{r4, r5, r6, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	4605      	mov	r5, r0
 8007322:	460c      	mov	r4, r1
  uint8_t BwMant[] = {4, 8, 10, 12};
 8007324:	4b1d      	ldr	r3, [pc, #116]	; (800739c <SUBGRF_GetCFO+0x80>)
 8007326:	9301      	str	r3, [sp, #4]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 8007328:	f640 0007 	movw	r0, #2055	; 0x807
 800732c:	f7ff f9da 	bl	80066e4 <SUBGRF_ReadRegister>
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 8007330:	f3c0 03c1 	ubfx	r3, r0, #3, #2
 8007334:	3308      	adds	r3, #8
 8007336:	446b      	add	r3, sp
 8007338:	f813 2c04 	ldrb.w	r2, [r3, #-4]
  uint8_t bandwidth_exp = reg & 0x7;
 800733c:	f000 0307 	and.w	r3, r0, #7
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 8007340:	3301      	adds	r3, #1
 8007342:	fa02 f303 	lsl.w	r3, r2, r3
 8007346:	4a16      	ldr	r2, [pc, #88]	; (80073a0 <SUBGRF_GetCFO+0x84>)
 8007348:	fbb2 f2f3 	udiv	r2, r2, r3
  uint32_t cf_osr = cf_fs / bitRate;
 800734c:	fbb2 f0f5 	udiv	r0, r2, r5
  uint8_t interp = 1;
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 8007350:	2807      	cmp	r0, #7
 8007352:	d921      	bls.n	8007398 <SUBGRF_GetCFO+0x7c>
  uint8_t interp = 1;
 8007354:	2301      	movs	r3, #1
  {
    interp = 2;
  }
  if (cf_osr * interp < 4)
 8007356:	fb03 f000 	mul.w	r0, r3, r0
 800735a:	2803      	cmp	r0, #3
 800735c:	d800      	bhi.n	8007360 <SUBGRF_GetCFO+0x44>
  {
    interp = 4;
 800735e:	2304      	movs	r3, #4
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 8007360:	fb02 f503 	mul.w	r5, r2, r3
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 8007364:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 8007368:	f7ff f9bc 	bl	80066e4 <SUBGRF_ReadRegister>
 800736c:	0206      	lsls	r6, r0, #8
 800736e:	f406 6670 	and.w	r6, r6, #3840	; 0xf00
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 8007372:	f240 60b1 	movw	r0, #1713	; 0x6b1
 8007376:	f7ff f9b5 	bl	80066e4 <SUBGRF_ReadRegister>
 800737a:	4330      	orrs	r0, r6
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 800737c:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8007380:	d003      	beq.n	800738a <SUBGRF_GetCFO+0x6e>
  {
    cfo_bin |= 0xFFFFF000;
 8007382:	ea6f 5000 	mvn.w	r0, r0, lsl #20
 8007386:	ea6f 5010 	mvn.w	r0, r0, lsr #20
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 800738a:	096b      	lsrs	r3, r5, #5
 800738c:	fb03 f000 	mul.w	r0, r3, r0
 8007390:	11c0      	asrs	r0, r0, #7
 8007392:	6020      	str	r0, [r4, #0]
}
 8007394:	b002      	add	sp, #8
 8007396:	bd70      	pop	{r4, r5, r6, pc}
    interp = 2;
 8007398:	2302      	movs	r3, #2
 800739a:	e7dc      	b.n	8007356 <SUBGRF_GetCFO+0x3a>
 800739c:	0c0a0804 	.word	0x0c0a0804
 80073a0:	01e84800 	.word	0x01e84800

080073a4 <RFW_TransmitLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 80073a4:	f04f 30ff 	mov.w	r0, #4294967295
 80073a8:	4770      	bx	lr

080073aa <RFW_ReceiveLongPacket>:
    }
#else
    status = -1;
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
}
 80073aa:	f04f 30ff 	mov.w	r0, #4294967295
 80073ae:	4770      	bx	lr

080073b0 <RFW_Init>:
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 80073b0:	f04f 30ff 	mov.w	r0, #4294967295
 80073b4:	4770      	bx	lr

080073b6 <RFW_DeInit>:
void RFW_DeInit( void )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 80073b6:	4770      	bx	lr

080073b8 <RFW_Is_Init>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 80073b8:	2000      	movs	r0, #0
 80073ba:	4770      	bx	lr

080073bc <RFW_Is_LongPacketModeEnabled>:
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
#endif /* RFW_ENABLE == 1 */
}
 80073bc:	2000      	movs	r0, #0
 80073be:	4770      	bx	lr

080073c0 <RFW_SetAntSwitch>:
void RFW_SetAntSwitch( uint8_t AntSwitch )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 80073c0:	4770      	bx	lr

080073c2 <RFW_TransmitInit>:

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
}
 80073c2:	f04f 30ff 	mov.w	r0, #4294967295
 80073c6:	4770      	bx	lr

080073c8 <RFW_ReceiveInit>:
    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
#endif /* RFW_ENABLE == 1 */
}
 80073c8:	f04f 30ff 	mov.w	r0, #4294967295
 80073cc:	4770      	bx	lr

080073ce <RFW_DeInit_TxLongPacket>:
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 80073ce:	4770      	bx	lr

080073d0 <RFW_ReceivePayload>:
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 80073d0:	4770      	bx	lr

080073d2 <RFW_SetRadioModem>:
void RFW_SetRadioModem( RadioModems_t Modem )
{
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 80073d2:	4770      	bx	lr

080073d4 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 80073d4:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80073d6:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80073da:	b672      	cpsid	i
  uint16_t freesize;
  int16_t ret = -1;

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 80073dc:	4b1e      	ldr	r3, [pc, #120]	; (8007458 <TRACE_AllocateBufer+0x84>)
 80073de:	f8b3 e012 	ldrh.w	lr, [r3, #18]
 80073e2:	8a1a      	ldrh	r2, [r3, #16]
 80073e4:	4596      	cmp	lr, r2
 80073e6:	d011      	beq.n	800740c <TRACE_AllocateBufer+0x38>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80073e8:	4596      	cmp	lr, r2
 80073ea:	d921      	bls.n	8007430 <TRACE_AllocateBufer+0x5c>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 80073ec:	f5ce 7300 	rsb	r3, lr, #512	; 0x200
 80073f0:	b29b      	uxth	r3, r3
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 80073f2:	4283      	cmp	r3, r0
 80073f4:	d81f      	bhi.n	8007436 <TRACE_AllocateBufer+0x62>
 80073f6:	4282      	cmp	r2, r0
 80073f8:	d91d      	bls.n	8007436 <TRACE_AllocateBufer+0x62>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80073fa:	4b17      	ldr	r3, [pc, #92]	; (8007458 <TRACE_AllocateBufer+0x84>)
 80073fc:	2401      	movs	r4, #1
 80073fe:	709c      	strb	r4, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8007400:	f8a3 e000 	strh.w	lr, [r3]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8007404:	2400      	movs	r4, #0
 8007406:	825c      	strh	r4, [r3, #18]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8007408:	4613      	mov	r3, r2
 800740a:	e014      	b.n	8007436 <TRACE_AllocateBufer+0x62>
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 800740c:	f5ce 7300 	rsb	r3, lr, #512	; 0x200
 8007410:	b29b      	uxth	r3, r3
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8007412:	4298      	cmp	r0, r3
 8007414:	d30f      	bcc.n	8007436 <TRACE_AllocateBufer+0x62>
 8007416:	4282      	cmp	r2, r0
 8007418:	d90d      	bls.n	8007436 <TRACE_AllocateBufer+0x62>
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 800741a:	4b0f      	ldr	r3, [pc, #60]	; (8007458 <TRACE_AllocateBufer+0x84>)
 800741c:	2401      	movs	r4, #1
 800741e:	709c      	strb	r4, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8007420:	f8a3 e000 	strh.w	lr, [r3]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8007424:	f04f 0e00 	mov.w	lr, #0
 8007428:	f8a3 e012 	strh.w	lr, [r3, #18]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 800742c:	4613      	mov	r3, r2
 800742e:	e002      	b.n	8007436 <TRACE_AllocateBufer+0x62>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8007430:	eba2 020e 	sub.w	r2, r2, lr
 8007434:	b293      	uxth	r3, r2
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 8007436:	4283      	cmp	r3, r0
 8007438:	d90a      	bls.n	8007450 <TRACE_AllocateBufer+0x7c>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 800743a:	4a07      	ldr	r2, [pc, #28]	; (8007458 <TRACE_AllocateBufer+0x84>)
 800743c:	8a53      	ldrh	r3, [r2, #18]
 800743e:	800b      	strh	r3, [r1, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8007440:	4403      	add	r3, r0
 8007442:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007446:	8253      	strh	r3, [r2, #18]
    ret = 0;
 8007448:	2000      	movs	r0, #0
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800744a:	f38c 8810 	msr	PRIMASK, ip
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
}
 800744e:	bd10      	pop	{r4, pc}
  int16_t ret = -1;
 8007450:	f04f 30ff 	mov.w	r0, #4294967295
 8007454:	e7f9      	b.n	800744a <TRACE_AllocateBufer+0x76>
 8007456:	bf00      	nop
 8007458:	20000870 	.word	0x20000870

0800745c <TRACE_Lock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800745c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007460:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_Lock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock++;
 8007462:	4a03      	ldr	r2, [pc, #12]	; (8007470 <TRACE_Lock+0x14>)
 8007464:	8ad3      	ldrh	r3, [r2, #22]
 8007466:	3301      	adds	r3, #1
 8007468:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800746a:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 800746e:	4770      	bx	lr
 8007470:	20000870 	.word	0x20000870

08007474 <TRACE_UnLock>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007474:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007478:	b672      	cpsid	i
 * @retval None.
 */
static void TRACE_UnLock(void)
{
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
  ADV_TRACE_Ctx.TraceLock--;
 800747a:	4a03      	ldr	r2, [pc, #12]	; (8007488 <TRACE_UnLock+0x14>)
 800747c:	8ad3      	ldrh	r3, [r2, #22]
 800747e:	3b01      	subs	r3, #1
 8007480:	82d3      	strh	r3, [r2, #22]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007482:	f381 8810 	msr	PRIMASK, r1
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8007486:	4770      	bx	lr
 8007488:	20000870 	.word	0x20000870

0800748c <TRACE_IsLocked>:
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 800748c:	4b02      	ldr	r3, [pc, #8]	; (8007498 <TRACE_IsLocked+0xc>)
 800748e:	8ad8      	ldrh	r0, [r3, #22]
}
 8007490:	3800      	subs	r0, #0
 8007492:	bf18      	it	ne
 8007494:	2001      	movne	r0, #1
 8007496:	4770      	bx	lr
 8007498:	20000870 	.word	0x20000870

0800749c <UTIL_ADV_TRACE_Init>:
{
 800749c:	b508      	push	{r3, lr}
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 800749e:	2218      	movs	r2, #24
 80074a0:	2100      	movs	r1, #0
 80074a2:	4807      	ldr	r0, [pc, #28]	; (80074c0 <UTIL_ADV_TRACE_Init+0x24>)
 80074a4:	f000 f98f 	bl	80077c6 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 80074a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074ac:	2100      	movs	r1, #0
 80074ae:	4805      	ldr	r0, [pc, #20]	; (80074c4 <UTIL_ADV_TRACE_Init+0x28>)
 80074b0:	f000 f989 	bl	80077c6 <UTIL_MEM_set_8>
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 80074b4:	4b04      	ldr	r3, [pc, #16]	; (80074c8 <UTIL_ADV_TRACE_Init+0x2c>)
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	4804      	ldr	r0, [pc, #16]	; (80074cc <UTIL_ADV_TRACE_Init+0x30>)
 80074ba:	4798      	blx	r3
}
 80074bc:	bd08      	pop	{r3, pc}
 80074be:	bf00      	nop
 80074c0:	20000870 	.word	0x20000870
 80074c4:	20000670 	.word	0x20000670
 80074c8:	08009414 	.word	0x08009414
 80074cc:	0800764d 	.word	0x0800764d

080074d0 <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
  ADV_TRACE_Ctx.timestamp_func = *cb;
 80074d0:	4b01      	ldr	r3, [pc, #4]	; (80074d8 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x8>)
 80074d2:	6058      	str	r0, [r3, #4]
}
 80074d4:	4770      	bx	lr
 80074d6:	bf00      	nop
 80074d8:	20000870 	.word	0x20000870

080074dc <UTIL_ADV_TRACE_SetVerboseLevel>:
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 80074dc:	4b01      	ldr	r3, [pc, #4]	; (80074e4 <UTIL_ADV_TRACE_SetVerboseLevel+0x8>)
 80074de:	7218      	strb	r0, [r3, #8]
}
 80074e0:	4770      	bx	lr
 80074e2:	bf00      	nop
 80074e4:	20000870 	.word	0x20000870

080074e8 <TRACE_Send>:
{
 80074e8:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80074ea:	f3ef 8310 	mrs	r3, PRIMASK
 80074ee:	461c      	mov	r4, r3
  __ASM volatile ("cpsid i" : : : "memory");
 80074f0:	b672      	cpsid	i
  if(TRACE_IsLocked() == 0u)
 80074f2:	f7ff ffcb 	bl	800748c <TRACE_IsLocked>
 80074f6:	b118      	cbz	r0, 8007500 <TRACE_Send+0x18>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80074f8:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 80074fc:	2000      	movs	r0, #0
}
 80074fe:	bd70      	pop	{r4, r5, r6, pc}
    TRACE_Lock();
 8007500:	f7ff ffac 	bl	800745c <TRACE_Lock>
    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8007504:	4b1c      	ldr	r3, [pc, #112]	; (8007578 <TRACE_Send+0x90>)
 8007506:	8a1a      	ldrh	r2, [r3, #16]
 8007508:	8a5b      	ldrh	r3, [r3, #18]
 800750a:	429a      	cmp	r2, r3
 800750c:	d02e      	beq.n	800756c <TRACE_Send+0x84>
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 800750e:	491a      	ldr	r1, [pc, #104]	; (8007578 <TRACE_Send+0x90>)
 8007510:	7889      	ldrb	r1, [r1, #2]
 8007512:	2901      	cmp	r1, #1
 8007514:	d017      	beq.n	8007546 <TRACE_Send+0x5e>
      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8007516:	4a18      	ldr	r2, [pc, #96]	; (8007578 <TRACE_Send+0x90>)
 8007518:	7892      	ldrb	r2, [r2, #2]
 800751a:	b932      	cbnz	r2, 800752a <TRACE_Send+0x42>
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 800751c:	4a16      	ldr	r2, [pc, #88]	; (8007578 <TRACE_Send+0x90>)
 800751e:	8a12      	ldrh	r2, [r2, #16]
 8007520:	4293      	cmp	r3, r2
 8007522:	d91e      	bls.n	8007562 <TRACE_Send+0x7a>
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8007524:	1a9b      	subs	r3, r3, r2
 8007526:	4a14      	ldr	r2, [pc, #80]	; (8007578 <TRACE_Send+0x90>)
 8007528:	8293      	strh	r3, [r2, #20]
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 800752a:	4e13      	ldr	r6, [pc, #76]	; (8007578 <TRACE_Send+0x90>)
 800752c:	8a33      	ldrh	r3, [r6, #16]
 800752e:	4d13      	ldr	r5, [pc, #76]	; (800757c <TRACE_Send+0x94>)
 8007530:	441d      	add	r5, r3
 8007532:	f384 8810 	msr	PRIMASK, r4
      UTIL_ADV_TRACE_PreSendHook();
 8007536:	f7f9 fa23 	bl	8000980 <UTIL_ADV_TRACE_PreSendHook>
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 800753a:	4b11      	ldr	r3, [pc, #68]	; (8007580 <TRACE_Send+0x98>)
 800753c:	68db      	ldr	r3, [r3, #12]
 800753e:	8ab1      	ldrh	r1, [r6, #20]
 8007540:	4628      	mov	r0, r5
 8007542:	4798      	blx	r3
 8007544:	e7db      	b.n	80074fe <TRACE_Send+0x16>
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8007546:	480c      	ldr	r0, [pc, #48]	; (8007578 <TRACE_Send+0x90>)
 8007548:	8801      	ldrh	r1, [r0, #0]
 800754a:	1a8a      	subs	r2, r1, r2
 800754c:	b292      	uxth	r2, r2
 800754e:	8282      	strh	r2, [r0, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8007550:	2102      	movs	r1, #2
 8007552:	7081      	strb	r1, [r0, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8007554:	2100      	movs	r1, #0
 8007556:	8001      	strh	r1, [r0, #0]
        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8007558:	2a00      	cmp	r2, #0
 800755a:	d1dc      	bne.n	8007516 <TRACE_Send+0x2e>
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800755c:	7081      	strb	r1, [r0, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 800755e:	8201      	strh	r1, [r0, #16]
 8007560:	e7d9      	b.n	8007516 <TRACE_Send+0x2e>
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8007562:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 8007566:	4b04      	ldr	r3, [pc, #16]	; (8007578 <TRACE_Send+0x90>)
 8007568:	829a      	strh	r2, [r3, #20]
 800756a:	e7de      	b.n	800752a <TRACE_Send+0x42>
      TRACE_UnLock();
 800756c:	f7ff ff82 	bl	8007474 <TRACE_UnLock>
 8007570:	f384 8810 	msr	PRIMASK, r4
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 8007574:	2000      	movs	r0, #0
}
 8007576:	e7c2      	b.n	80074fe <TRACE_Send+0x16>
 8007578:	20000870 	.word	0x20000870
 800757c:	20000670 	.word	0x20000670
 8007580:	08009414 	.word	0x08009414

08007584 <UTIL_ADV_TRACE_COND_FSend>:
{
 8007584:	b408      	push	{r3}
 8007586:	b530      	push	{r4, r5, lr}
 8007588:	b086      	sub	sp, #24
 800758a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  uint16_t timestamp_size = 0u;
 800758c:	2300      	movs	r3, #0
 800758e:	f8ad 3002 	strh.w	r3, [sp, #2]
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8007592:	4b2b      	ldr	r3, [pc, #172]	; (8007640 <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 8007594:	7a1b      	ldrb	r3, [r3, #8]
 8007596:	4283      	cmp	r3, r0
 8007598:	d34c      	bcc.n	8007634 <UTIL_ADV_TRACE_COND_FSend+0xb0>
  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 800759a:	4b29      	ldr	r3, [pc, #164]	; (8007640 <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 800759c:	68db      	ldr	r3, [r3, #12]
 800759e:	4399      	bics	r1, r3
 80075a0:	d14b      	bne.n	800763a <UTIL_ADV_TRACE_COND_FSend+0xb6>
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 80075a2:	4b27      	ldr	r3, [pc, #156]	; (8007640 <UTIL_ADV_TRACE_COND_FSend+0xbc>)
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	b123      	cbz	r3, 80075b2 <UTIL_ADV_TRACE_COND_FSend+0x2e>
 80075a8:	b11a      	cbz	r2, 80075b2 <UTIL_ADV_TRACE_COND_FSend+0x2e>
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 80075aa:	f10d 0102 	add.w	r1, sp, #2
 80075ae:	a801      	add	r0, sp, #4
 80075b0:	4798      	blx	r3
  va_start( vaArgs, strFormat);
 80075b2:	ab0a      	add	r3, sp, #40	; 0x28
 80075b4:	9305      	str	r3, [sp, #20]
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 80075b6:	4622      	mov	r2, r4
 80075b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80075bc:	4821      	ldr	r0, [pc, #132]	; (8007644 <UTIL_ADV_TRACE_COND_FSend+0xc0>)
 80075be:	f000 fc2f 	bl	8007e20 <tiny_vsnprintf_like>
 80075c2:	b285      	uxth	r5, r0
  TRACE_Lock();
 80075c4:	f7ff ff4a 	bl	800745c <TRACE_Lock>
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 80075c8:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 80075cc:	18e8      	adds	r0, r5, r3
 80075ce:	4669      	mov	r1, sp
 80075d0:	b280      	uxth	r0, r0
 80075d2:	f7ff feff 	bl	80073d4 <TRACE_AllocateBufer>
 80075d6:	f1b0 3fff 	cmp.w	r0, #4294967295
 80075da:	d026      	beq.n	800762a <UTIL_ADV_TRACE_COND_FSend+0xa6>
    for (idx = 0u; idx < timestamp_size; idx++)
 80075dc:	2300      	movs	r3, #0
 80075de:	e00d      	b.n	80075fc <UTIL_ADV_TRACE_COND_FSend+0x78>
      ADV_TRACE_Buffer[writepos] = buf[idx];
 80075e0:	f8bd 2000 	ldrh.w	r2, [sp]
 80075e4:	f103 0118 	add.w	r1, r3, #24
 80075e8:	4469      	add	r1, sp
 80075ea:	f811 0c14 	ldrb.w	r0, [r1, #-20]
 80075ee:	4916      	ldr	r1, [pc, #88]	; (8007648 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 80075f0:	5488      	strb	r0, [r1, r2]
      writepos = writepos + 1u;
 80075f2:	3201      	adds	r2, #1
 80075f4:	f8ad 2000 	strh.w	r2, [sp]
    for (idx = 0u; idx < timestamp_size; idx++)
 80075f8:	3301      	adds	r3, #1
 80075fa:	b29b      	uxth	r3, r3
 80075fc:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8007600:	429a      	cmp	r2, r3
 8007602:	d8ed      	bhi.n	80075e0 <UTIL_ADV_TRACE_COND_FSend+0x5c>
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8007604:	f8bd 0000 	ldrh.w	r0, [sp]
 8007608:	9b05      	ldr	r3, [sp, #20]
 800760a:	4622      	mov	r2, r4
 800760c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007610:	4c0d      	ldr	r4, [pc, #52]	; (8007648 <UTIL_ADV_TRACE_COND_FSend+0xc4>)
 8007612:	4420      	add	r0, r4
 8007614:	f000 fc04 	bl	8007e20 <tiny_vsnprintf_like>
    TRACE_UnLock();
 8007618:	f7ff ff2c 	bl	8007474 <TRACE_UnLock>
    return TRACE_Send();
 800761c:	f7ff ff64 	bl	80074e8 <TRACE_Send>
}
 8007620:	b006      	add	sp, #24
 8007622:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007626:	b001      	add	sp, #4
 8007628:	4770      	bx	lr
  TRACE_UnLock();
 800762a:	f7ff ff23 	bl	8007474 <TRACE_UnLock>
  return UTIL_ADV_TRACE_MEM_FULL;
 800762e:	f06f 0002 	mvn.w	r0, #2
 8007632:	e7f5      	b.n	8007620 <UTIL_ADV_TRACE_COND_FSend+0x9c>
    return UTIL_ADV_TRACE_GIVEUP;
 8007634:	f06f 0004 	mvn.w	r0, #4
 8007638:	e7f2      	b.n	8007620 <UTIL_ADV_TRACE_COND_FSend+0x9c>
    return UTIL_ADV_TRACE_REGIONMASKED;
 800763a:	f06f 0005 	mvn.w	r0, #5
 800763e:	e7ef      	b.n	8007620 <UTIL_ADV_TRACE_COND_FSend+0x9c>
 8007640:	20000870 	.word	0x20000870
 8007644:	20000888 	.word	0x20000888
 8007648:	20000670 	.word	0x20000670

0800764c <TRACE_TxCpltCallback>:
{
 800764c:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800764e:	f3ef 8310 	mrs	r3, PRIMASK
 8007652:	4619      	mov	r1, r3
  __ASM volatile ("cpsid i" : : : "memory");
 8007654:	b672      	cpsid	i
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8007656:	4b26      	ldr	r3, [pc, #152]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 8007658:	789b      	ldrb	r3, [r3, #2]
 800765a:	2b02      	cmp	r3, #2
 800765c:	d016      	beq.n	800768c <TRACE_TxCpltCallback+0x40>
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 800765e:	4a24      	ldr	r2, [pc, #144]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 8007660:	8a13      	ldrh	r3, [r2, #16]
 8007662:	8a90      	ldrh	r0, [r2, #20]
 8007664:	4403      	add	r3, r0
 8007666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800766a:	8213      	strh	r3, [r2, #16]
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 800766c:	4b20      	ldr	r3, [pc, #128]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 800766e:	8a1a      	ldrh	r2, [r3, #16]
 8007670:	8a5b      	ldrh	r3, [r3, #18]
 8007672:	429a      	cmp	r2, r3
 8007674:	d003      	beq.n	800767e <TRACE_TxCpltCallback+0x32>
 8007676:	481e      	ldr	r0, [pc, #120]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 8007678:	8ac0      	ldrh	r0, [r0, #22]
 800767a:	2801      	cmp	r0, #1
 800767c:	d00b      	beq.n	8007696 <TRACE_TxCpltCallback+0x4a>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800767e:	f381 8810 	msr	PRIMASK, r1
    UTIL_ADV_TRACE_PostSendHook();
 8007682:	f7f9 f983 	bl	800098c <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 8007686:	f7ff fef5 	bl	8007474 <TRACE_UnLock>
}
 800768a:	bd10      	pop	{r4, pc}
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 800768c:	4b18      	ldr	r3, [pc, #96]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 800768e:	2200      	movs	r2, #0
 8007690:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 8007692:	821a      	strh	r2, [r3, #16]
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
 8007694:	e7ea      	b.n	800766c <TRACE_TxCpltCallback+0x20>
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8007696:	4816      	ldr	r0, [pc, #88]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 8007698:	7880      	ldrb	r0, [r0, #2]
 800769a:	2801      	cmp	r0, #1
 800769c:	d014      	beq.n	80076c8 <TRACE_TxCpltCallback+0x7c>
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 800769e:	4a14      	ldr	r2, [pc, #80]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 80076a0:	7892      	ldrb	r2, [r2, #2]
 80076a2:	b932      	cbnz	r2, 80076b2 <TRACE_TxCpltCallback+0x66>
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 80076a4:	4a12      	ldr	r2, [pc, #72]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 80076a6:	8a12      	ldrh	r2, [r2, #16]
 80076a8:	4293      	cmp	r3, r2
 80076aa:	d91b      	bls.n	80076e4 <TRACE_TxCpltCallback+0x98>
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 80076ac:	1a9b      	subs	r3, r3, r2
 80076ae:	4a10      	ldr	r2, [pc, #64]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 80076b0:	8293      	strh	r3, [r2, #20]
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 80076b2:	4b0f      	ldr	r3, [pc, #60]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 80076b4:	8a1a      	ldrh	r2, [r3, #16]
 80076b6:	480f      	ldr	r0, [pc, #60]	; (80076f4 <TRACE_TxCpltCallback+0xa8>)
 80076b8:	4410      	add	r0, r2
 80076ba:	f381 8810 	msr	PRIMASK, r1
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 80076be:	4a0e      	ldr	r2, [pc, #56]	; (80076f8 <TRACE_TxCpltCallback+0xac>)
 80076c0:	68d2      	ldr	r2, [r2, #12]
 80076c2:	8a99      	ldrh	r1, [r3, #20]
 80076c4:	4790      	blx	r2
 80076c6:	e7e0      	b.n	800768a <TRACE_TxCpltCallback+0x3e>
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 80076c8:	4c09      	ldr	r4, [pc, #36]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 80076ca:	8820      	ldrh	r0, [r4, #0]
 80076cc:	1a82      	subs	r2, r0, r2
 80076ce:	b292      	uxth	r2, r2
 80076d0:	82a2      	strh	r2, [r4, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80076d2:	2002      	movs	r0, #2
 80076d4:	70a0      	strb	r0, [r4, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 80076d6:	2000      	movs	r0, #0
 80076d8:	8020      	strh	r0, [r4, #0]
      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 80076da:	2a00      	cmp	r2, #0
 80076dc:	d1df      	bne.n	800769e <TRACE_TxCpltCallback+0x52>
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80076de:	70a0      	strb	r0, [r4, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 80076e0:	8220      	strh	r0, [r4, #16]
 80076e2:	e7dc      	b.n	800769e <TRACE_TxCpltCallback+0x52>
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 80076e4:	f5c2 7200 	rsb	r2, r2, #512	; 0x200
 80076e8:	4b01      	ldr	r3, [pc, #4]	; (80076f0 <TRACE_TxCpltCallback+0xa4>)
 80076ea:	829a      	strh	r2, [r3, #20]
 80076ec:	e7e1      	b.n	80076b2 <TRACE_TxCpltCallback+0x66>
 80076ee:	bf00      	nop
 80076f0:	20000870 	.word	0x20000870
 80076f4:	20000670 	.word	0x20000670
 80076f8:	08009414 	.word	0x08009414

080076fc <UTIL_LPM_Init>:
/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80076fc:	2300      	movs	r3, #0
 80076fe:	4a02      	ldr	r2, [pc, #8]	; (8007708 <UTIL_LPM_Init+0xc>)
 8007700:	6013      	str	r3, [r2, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8007702:	4a02      	ldr	r2, [pc, #8]	; (800770c <UTIL_LPM_Init+0x10>)
 8007704:	6013      	str	r3, [r2, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8007706:	4770      	bx	lr
 8007708:	2000098c 	.word	0x2000098c
 800770c:	20000988 	.word	0x20000988

08007710 <UTIL_LPM_SetStopMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007710:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007714:	b672      	cpsid	i

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch( state )
 8007716:	b141      	cbz	r1, 800772a <UTIL_LPM_SetStopMode+0x1a>
 8007718:	2901      	cmp	r1, #1
 800771a:	d103      	bne.n	8007724 <UTIL_LPM_SetStopMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 800771c:	4906      	ldr	r1, [pc, #24]	; (8007738 <UTIL_LPM_SetStopMode+0x28>)
 800771e:	680a      	ldr	r2, [r1, #0]
 8007720:	4302      	orrs	r2, r0
 8007722:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007724:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8007728:	4770      	bx	lr
      StopModeDisable &= ( ~lpm_id_bm );
 800772a:	4903      	ldr	r1, [pc, #12]	; (8007738 <UTIL_LPM_SetStopMode+0x28>)
 800772c:	680a      	ldr	r2, [r1, #0]
 800772e:	ea22 0200 	bic.w	r2, r2, r0
 8007732:	600a      	str	r2, [r1, #0]
      break;
 8007734:	e7f6      	b.n	8007724 <UTIL_LPM_SetStopMode+0x14>
 8007736:	bf00      	nop
 8007738:	2000098c 	.word	0x2000098c

0800773c <UTIL_LPM_SetOffMode>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800773c:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007740:	b672      	cpsid	i

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
  
  switch(state)
 8007742:	b141      	cbz	r1, 8007756 <UTIL_LPM_SetOffMode+0x1a>
 8007744:	2901      	cmp	r1, #1
 8007746:	d103      	bne.n	8007750 <UTIL_LPM_SetOffMode+0x14>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8007748:	4906      	ldr	r1, [pc, #24]	; (8007764 <UTIL_LPM_SetOffMode+0x28>)
 800774a:	680a      	ldr	r2, [r1, #0]
 800774c:	4302      	orrs	r2, r0
 800774e:	600a      	str	r2, [r1, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007750:	f383 8810 	msr	PRIMASK, r3
      break;
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8007754:	4770      	bx	lr
      OffModeDisable &= ( ~lpm_id_bm );
 8007756:	4903      	ldr	r1, [pc, #12]	; (8007764 <UTIL_LPM_SetOffMode+0x28>)
 8007758:	680a      	ldr	r2, [r1, #0]
 800775a:	ea22 0200 	bic.w	r2, r2, r0
 800775e:	600a      	str	r2, [r1, #0]
      break;
 8007760:	e7f6      	b.n	8007750 <UTIL_LPM_SetOffMode+0x14>
 8007762:	bf00      	nop
 8007764:	20000988 	.word	0x20000988

08007768 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8007768:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800776a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800776e:	b672      	cpsid	i
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8007770:	4b0c      	ldr	r3, [pc, #48]	; (80077a4 <UTIL_LPM_EnterLowPower+0x3c>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	b13b      	cbz	r3, 8007786 <UTIL_LPM_EnterLowPower+0x1e>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 8007776:	4d0c      	ldr	r5, [pc, #48]	; (80077a8 <UTIL_LPM_EnterLowPower+0x40>)
 8007778:	682b      	ldr	r3, [r5, #0]
 800777a:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 800777c:	686b      	ldr	r3, [r5, #4]
 800777e:	4798      	blx	r3
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007780:	f384 8810 	msr	PRIMASK, r4
      UTIL_PowerDriver.ExitOffMode( );
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8007784:	bd38      	pop	{r3, r4, r5, pc}
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8007786:	4b09      	ldr	r3, [pc, #36]	; (80077ac <UTIL_LPM_EnterLowPower+0x44>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	b12b      	cbz	r3, 8007798 <UTIL_LPM_EnterLowPower+0x30>
        UTIL_PowerDriver.EnterStopMode( );
 800778c:	4d06      	ldr	r5, [pc, #24]	; (80077a8 <UTIL_LPM_EnterLowPower+0x40>)
 800778e:	68ab      	ldr	r3, [r5, #8]
 8007790:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8007792:	68eb      	ldr	r3, [r5, #12]
 8007794:	4798      	blx	r3
 8007796:	e7f3      	b.n	8007780 <UTIL_LPM_EnterLowPower+0x18>
      UTIL_PowerDriver.EnterOffMode( );
 8007798:	4d03      	ldr	r5, [pc, #12]	; (80077a8 <UTIL_LPM_EnterLowPower+0x40>)
 800779a:	692b      	ldr	r3, [r5, #16]
 800779c:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 800779e:	696b      	ldr	r3, [r5, #20]
 80077a0:	4798      	blx	r3
 80077a2:	e7ed      	b.n	8007780 <UTIL_LPM_EnterLowPower+0x18>
 80077a4:	2000098c 	.word	0x2000098c
 80077a8:	080093b0 	.word	0x080093b0
 80077ac:	20000988 	.word	0x20000988

080077b0 <UTIL_MEM_cpy_8>:
void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  uint8_t* src8= (uint8_t *) src;

  while( size-- )
 80077b0:	e004      	b.n	80077bc <UTIL_MEM_cpy_8+0xc>
    {
        *dst8++ = *src8++;
 80077b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077b6:	f800 2b01 	strb.w	r2, [r0], #1
  while( size-- )
 80077ba:	461a      	mov	r2, r3
 80077bc:	1e53      	subs	r3, r2, #1
 80077be:	b29b      	uxth	r3, r3
 80077c0:	2a00      	cmp	r2, #0
 80077c2:	d1f6      	bne.n	80077b2 <UTIL_MEM_cpy_8+0x2>
    }
}
 80077c4:	4770      	bx	lr

080077c6 <UTIL_MEM_set_8>:
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
  uint8_t* dst8= (uint8_t *) dst;
  while( size-- )
 80077c6:	e002      	b.n	80077ce <UTIL_MEM_set_8+0x8>
  {
    *dst8++ = value;
 80077c8:	f800 1b01 	strb.w	r1, [r0], #1
  while( size-- )
 80077cc:	461a      	mov	r2, r3
 80077ce:	1e53      	subs	r3, r2, #1
 80077d0:	b29b      	uxth	r3, r3
 80077d2:	2a00      	cmp	r2, #0
 80077d4:	d1f8      	bne.n	80077c8 <UTIL_MEM_set_8+0x2>
  }
}
 80077d6:	4770      	bx	lr

080077d8 <UTIL_SEQ_SetTask>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80077d8:	f3ef 8c10 	mrs	ip, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80077dc:	b672      	cpsid	i

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );

  TaskSet |= TaskId_bm;
 80077de:	4a06      	ldr	r2, [pc, #24]	; (80077f8 <UTIL_SEQ_SetTask+0x20>)
 80077e0:	6813      	ldr	r3, [r2, #0]
 80077e2:	4303      	orrs	r3, r0
 80077e4:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 80077e6:	4a05      	ldr	r2, [pc, #20]	; (80077fc <UTIL_SEQ_SetTask+0x24>)
 80077e8:	f852 3031 	ldr.w	r3, [r2, r1, lsl #3]
 80077ec:	4303      	orrs	r3, r0
 80077ee:	f842 3031 	str.w	r3, [r2, r1, lsl #3]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80077f2:	f38c 8810 	msr	PRIMASK, ip

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
}
 80077f6:	4770      	bx	lr
 80077f8:	200009a8 	.word	0x200009a8
 80077fc:	200009a0 	.word	0x200009a0

08007800 <UTIL_SEQ_PreIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8007800:	4770      	bx	lr

08007802 <UTIL_SEQ_PostIdle>:
{
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
}
 8007802:	4770      	bx	lr

08007804 <SEQ_BitPosition>:
uint8_t SEQ_BitPosition(uint32_t Value)
{
uint8_t n = 0U;
uint32_t lvalue = Value;

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 8007804:	0c03      	lsrs	r3, r0, #16
 8007806:	041b      	lsls	r3, r3, #16
 8007808:	b9b3      	cbnz	r3, 8007838 <SEQ_BitPosition+0x34>
 800780a:	0400      	lsls	r0, r0, #16
 800780c:	2310      	movs	r3, #16
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 800780e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007812:	d102      	bne.n	800781a <SEQ_BitPosition+0x16>
 8007814:	3308      	adds	r3, #8
 8007816:	b2db      	uxtb	r3, r3
 8007818:	0200      	lsls	r0, r0, #8
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 800781a:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800781e:	d102      	bne.n	8007826 <SEQ_BitPosition+0x22>
 8007820:	3304      	adds	r3, #4
 8007822:	b2db      	uxtb	r3, r3
 8007824:	0100      	lsls	r0, r0, #4

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 8007826:	0f00      	lsrs	r0, r0, #28
 8007828:	4a04      	ldr	r2, [pc, #16]	; (800783c <SEQ_BitPosition+0x38>)
 800782a:	5c10      	ldrb	r0, [r2, r0]
 800782c:	4418      	add	r0, r3
 800782e:	b2c0      	uxtb	r0, r0

  return (uint8_t)(31U-n);
 8007830:	f1c0 001f 	rsb	r0, r0, #31
}
 8007834:	b2c0      	uxtb	r0, r0
 8007836:	4770      	bx	lr
uint8_t n = 0U;
 8007838:	2300      	movs	r3, #0
 800783a:	e7e8      	b.n	800780e <SEQ_BitPosition+0xa>
 800783c:	080098e8 	.word	0x080098e8

08007840 <UTIL_SEQ_Run>:
{
 8007840:	b570      	push	{r4, r5, r6, lr}
  super_mask_backup = SuperMask;
 8007842:	4b42      	ldr	r3, [pc, #264]	; (800794c <UTIL_SEQ_Run+0x10c>)
 8007844:	681c      	ldr	r4, [r3, #0]
  SuperMask &= Mask_bm;
 8007846:	4020      	ands	r0, r4
 8007848:	6018      	str	r0, [r3, #0]
  local_taskset = TaskSet;
 800784a:	4b41      	ldr	r3, [pc, #260]	; (8007950 <UTIL_SEQ_Run+0x110>)
 800784c:	681a      	ldr	r2, [r3, #0]
  local_evtset = EvtSet;
 800784e:	4b41      	ldr	r3, [pc, #260]	; (8007954 <UTIL_SEQ_Run+0x114>)
 8007850:	681b      	ldr	r3, [r3, #0]
  local_taskmask = TaskMask;
 8007852:	4941      	ldr	r1, [pc, #260]	; (8007958 <UTIL_SEQ_Run+0x118>)
 8007854:	6808      	ldr	r0, [r1, #0]
  local_evtwaited =  EvtWaited;
 8007856:	4941      	ldr	r1, [pc, #260]	; (800795c <UTIL_SEQ_Run+0x11c>)
 8007858:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 800785a:	e02f      	b.n	80078bc <UTIL_SEQ_Run+0x7c>
      counter++;
 800785c:	3301      	adds	r3, #1
 800785e:	e034      	b.n	80078ca <UTIL_SEQ_Run+0x8a>
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 8007860:	4d3f      	ldr	r5, [pc, #252]	; (8007960 <UTIL_SEQ_Run+0x120>)
 8007862:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007866:	6868      	ldr	r0, [r5, #4]
 8007868:	4010      	ands	r0, r2
 800786a:	f7ff ffcb 	bl	8007804 <SEQ_BitPosition>
 800786e:	4e3d      	ldr	r6, [pc, #244]	; (8007964 <UTIL_SEQ_Run+0x124>)
 8007870:	6030      	str	r0, [r6, #0]
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8007872:	686a      	ldr	r2, [r5, #4]
 8007874:	2301      	movs	r3, #1
 8007876:	fa03 f000 	lsl.w	r0, r3, r0
 800787a:	ea22 0200 	bic.w	r2, r2, r0
 800787e:	606a      	str	r2, [r5, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007880:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007884:	b672      	cpsid	i
    TaskSet &= ~(1U << CurrentTaskIdx);
 8007886:	6832      	ldr	r2, [r6, #0]
 8007888:	fa03 f202 	lsl.w	r2, r3, r2
 800788c:	43d6      	mvns	r6, r2
 800788e:	4d30      	ldr	r5, [pc, #192]	; (8007950 <UTIL_SEQ_Run+0x110>)
 8007890:	6828      	ldr	r0, [r5, #0]
 8007892:	ea20 0202 	bic.w	r2, r0, r2
 8007896:	602a      	str	r2, [r5, #0]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8007898:	2b00      	cmp	r3, #0
 800789a:	d12d      	bne.n	80078f8 <UTIL_SEQ_Run+0xb8>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800789c:	f381 8810 	msr	PRIMASK, r1
    TaskCb[CurrentTaskIdx]( );
 80078a0:	4b30      	ldr	r3, [pc, #192]	; (8007964 <UTIL_SEQ_Run+0x124>)
 80078a2:	681a      	ldr	r2, [r3, #0]
 80078a4:	4b30      	ldr	r3, [pc, #192]	; (8007968 <UTIL_SEQ_Run+0x128>)
 80078a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078aa:	4798      	blx	r3
    local_taskset = TaskSet;
 80078ac:	4b28      	ldr	r3, [pc, #160]	; (8007950 <UTIL_SEQ_Run+0x110>)
 80078ae:	681a      	ldr	r2, [r3, #0]
    local_evtset = EvtSet;
 80078b0:	4b28      	ldr	r3, [pc, #160]	; (8007954 <UTIL_SEQ_Run+0x114>)
 80078b2:	681b      	ldr	r3, [r3, #0]
    local_taskmask = TaskMask;
 80078b4:	4928      	ldr	r1, [pc, #160]	; (8007958 <UTIL_SEQ_Run+0x118>)
 80078b6:	6808      	ldr	r0, [r1, #0]
    local_evtwaited = EvtWaited;
 80078b8:	4928      	ldr	r1, [pc, #160]	; (800795c <UTIL_SEQ_Run+0x11c>)
 80078ba:	6809      	ldr	r1, [r1, #0]
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80078bc:	4002      	ands	r2, r0
 80078be:	4d23      	ldr	r5, [pc, #140]	; (800794c <UTIL_SEQ_Run+0x10c>)
 80078c0:	682d      	ldr	r5, [r5, #0]
 80078c2:	422a      	tst	r2, r5
 80078c4:	d020      	beq.n	8007908 <UTIL_SEQ_Run+0xc8>
 80078c6:	400b      	ands	r3, r1
 80078c8:	d11e      	bne.n	8007908 <UTIL_SEQ_Run+0xc8>
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80078ca:	4a25      	ldr	r2, [pc, #148]	; (8007960 <UTIL_SEQ_Run+0x120>)
 80078cc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80078d0:	4002      	ands	r2, r0
 80078d2:	422a      	tst	r2, r5
 80078d4:	d0c2      	beq.n	800785c <UTIL_SEQ_Run+0x1c>
    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80078d6:	4922      	ldr	r1, [pc, #136]	; (8007960 <UTIL_SEQ_Run+0x120>)
 80078d8:	f851 2033 	ldr.w	r2, [r1, r3, lsl #3]
 80078dc:	4002      	ands	r2, r0
 80078de:	402a      	ands	r2, r5
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80078e0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80078e4:	6849      	ldr	r1, [r1, #4]
 80078e6:	4211      	tst	r1, r2
 80078e8:	d1ba      	bne.n	8007860 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80078ea:	491d      	ldr	r1, [pc, #116]	; (8007960 <UTIL_SEQ_Run+0x120>)
 80078ec:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80078f0:	f04f 30ff 	mov.w	r0, #4294967295
 80078f4:	6048      	str	r0, [r1, #4]
 80078f6:	e7b3      	b.n	8007860 <UTIL_SEQ_Run+0x20>
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 80078f8:	3b01      	subs	r3, #1
 80078fa:	4819      	ldr	r0, [pc, #100]	; (8007960 <UTIL_SEQ_Run+0x120>)
 80078fc:	f850 2033 	ldr.w	r2, [r0, r3, lsl #3]
 8007900:	4032      	ands	r2, r6
 8007902:	f840 2033 	str.w	r2, [r0, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8007906:	e7c7      	b.n	8007898 <UTIL_SEQ_Run+0x58>
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8007908:	4b16      	ldr	r3, [pc, #88]	; (8007964 <UTIL_SEQ_Run+0x124>)
 800790a:	f04f 32ff 	mov.w	r2, #4294967295
 800790e:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8007910:	f7ff ff76 	bl	8007800 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007914:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007918:	b672      	cpsid	i
  local_taskset = TaskSet;
 800791a:	4b0d      	ldr	r3, [pc, #52]	; (8007950 <UTIL_SEQ_Run+0x110>)
 800791c:	681b      	ldr	r3, [r3, #0]
  local_evtset = EvtSet;
 800791e:	4a0d      	ldr	r2, [pc, #52]	; (8007954 <UTIL_SEQ_Run+0x114>)
 8007920:	6811      	ldr	r1, [r2, #0]
  local_taskmask = TaskMask;
 8007922:	4a0d      	ldr	r2, [pc, #52]	; (8007958 <UTIL_SEQ_Run+0x118>)
 8007924:	6812      	ldr	r2, [r2, #0]
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8007926:	4013      	ands	r3, r2
 8007928:	4a08      	ldr	r2, [pc, #32]	; (800794c <UTIL_SEQ_Run+0x10c>)
 800792a:	6812      	ldr	r2, [r2, #0]
 800792c:	4213      	tst	r3, r2
 800792e:	d103      	bne.n	8007938 <UTIL_SEQ_Run+0xf8>
    if ((local_evtset & EvtWaited)== 0U)
 8007930:	4b0a      	ldr	r3, [pc, #40]	; (800795c <UTIL_SEQ_Run+0x11c>)
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	420b      	tst	r3, r1
 8007936:	d006      	beq.n	8007946 <UTIL_SEQ_Run+0x106>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007938:	f385 8810 	msr	PRIMASK, r5
  UTIL_SEQ_PostIdle( );
 800793c:	f7ff ff61 	bl	8007802 <UTIL_SEQ_PostIdle>
  SuperMask = super_mask_backup;
 8007940:	4b02      	ldr	r3, [pc, #8]	; (800794c <UTIL_SEQ_Run+0x10c>)
 8007942:	601c      	str	r4, [r3, #0]
}
 8007944:	bd70      	pop	{r4, r5, r6, pc}
      UTIL_SEQ_Idle( );
 8007946:	f7f9 f817 	bl	8000978 <UTIL_SEQ_Idle>
 800794a:	e7f5      	b.n	8007938 <UTIL_SEQ_Run+0xf8>
 800794c:	20000034 	.word	0x20000034
 8007950:	200009a8 	.word	0x200009a8
 8007954:	20000994 	.word	0x20000994
 8007958:	20000038 	.word	0x20000038
 800795c:	20000998 	.word	0x20000998
 8007960:	200009a0 	.word	0x200009a0
 8007964:	20000990 	.word	0x20000990
 8007968:	2000099c 	.word	0x2000099c

0800796c <UTIL_SEQ_RegTask>:
{
 800796c:	b538      	push	{r3, r4, r5, lr}
 800796e:	4614      	mov	r4, r2
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007970:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007974:	b672      	cpsid	i
  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8007976:	f7ff ff45 	bl	8007804 <SEQ_BitPosition>
 800797a:	4b03      	ldr	r3, [pc, #12]	; (8007988 <UTIL_SEQ_RegTask+0x1c>)
 800797c:	f843 4020 	str.w	r4, [r3, r0, lsl #2]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007980:	f385 8810 	msr	PRIMASK, r5
}
 8007984:	bd38      	pop	{r3, r4, r5, pc}
 8007986:	bf00      	nop
 8007988:	2000099c 	.word	0x2000099c

0800798c <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 800798c:	b082      	sub	sp, #8
 800798e:	b082      	sub	sp, #8
 8007990:	f10d 0c08 	add.w	ip, sp, #8
 8007994:	e90c 0006 	stmdb	ip, {r1, r2}
 8007998:	9303      	str	r3, [sp, #12]
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 800799a:	2200      	movs	r2, #0
 800799c:	6002      	str	r2, [r0, #0]
 800799e:	8082      	strh	r2, [r0, #4]

  c.Seconds = a.Seconds + b.Seconds;
 80079a0:	440b      	add	r3, r1
 80079a2:	6003      	str	r3, [r0, #0]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 80079a4:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 80079a8:	f8bd 1010 	ldrh.w	r1, [sp, #16]
 80079ac:	440a      	add	r2, r1
 80079ae:	b291      	uxth	r1, r2
 80079b0:	b212      	sxth	r2, r2
 80079b2:	8082      	strh	r2, [r0, #4]
  if( c.SubSeconds >= 1000 )
 80079b4:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
 80079b8:	db04      	blt.n	80079c4 <SysTimeAdd+0x38>
  {
    c.Seconds++;
 80079ba:	3301      	adds	r3, #1
 80079bc:	6003      	str	r3, [r0, #0]
    c.SubSeconds -= 1000;
 80079be:	f5a1 717a 	sub.w	r1, r1, #1000	; 0x3e8
 80079c2:	8081      	strh	r1, [r0, #4]
  }
  return c;
}
 80079c4:	b002      	add	sp, #8
 80079c6:	b002      	add	sp, #8
 80079c8:	4770      	bx	lr
	...

080079cc <SysTimeGet>:
  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
}

SysTime_t SysTimeGet( void )
{
 80079cc:	b530      	push	{r4, r5, lr}
 80079ce:	b087      	sub	sp, #28
 80079d0:	4604      	mov	r4, r0
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80079d2:	2300      	movs	r3, #0
 80079d4:	9304      	str	r3, [sp, #16]
 80079d6:	f8ad 3014 	strh.w	r3, [sp, #20]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 80079da:	6003      	str	r3, [r0, #0]
 80079dc:	8083      	strh	r3, [r0, #4]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80079de:	4d0b      	ldr	r5, [pc, #44]	; (8007a0c <SysTimeGet+0x40>)
 80079e0:	692b      	ldr	r3, [r5, #16]
 80079e2:	a805      	add	r0, sp, #20
 80079e4:	4798      	blx	r3
 80079e6:	9004      	str	r0, [sp, #16]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 80079e8:	68eb      	ldr	r3, [r5, #12]
 80079ea:	4798      	blx	r3
 80079ec:	f8ad 000c 	strh.w	r0, [sp, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 80079f0:	686b      	ldr	r3, [r5, #4]
 80079f2:	4798      	blx	r3
 80079f4:	9002      	str	r0, [sp, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 80079f6:	9b05      	ldr	r3, [sp, #20]
 80079f8:	9300      	str	r3, [sp, #0]
 80079fa:	9b04      	ldr	r3, [sp, #16]
 80079fc:	aa02      	add	r2, sp, #8
 80079fe:	ca06      	ldmia	r2, {r1, r2}
 8007a00:	4620      	mov	r0, r4
 8007a02:	f7ff ffc3 	bl	800798c <SysTimeAdd>

  return sysTime;
}
 8007a06:	4620      	mov	r0, r4
 8007a08:	b007      	add	sp, #28
 8007a0a:	bd30      	pop	{r4, r5, pc}
 8007a0c:	080093d4 	.word	0x080093d4

08007a10 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8007a10:	b508      	push	{r3, lr}
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8007a12:	4b03      	ldr	r3, [pc, #12]	; (8007a20 <UTIL_TIMER_Init+0x10>)
 8007a14:	2200      	movs	r2, #0
 8007a16:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8007a18:	4b02      	ldr	r3, [pc, #8]	; (8007a24 <UTIL_TIMER_Init+0x14>)
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4798      	blx	r3
}
 8007a1e:	bd08      	pop	{r3, pc}
 8007a20:	200009ac 	.word	0x200009ac
 8007a24:	080093e8 	.word	0x080093e8

08007a28 <UTIL_TIMER_Create>:
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
  if((TimerObject != NULL) && (Callback != NULL))
 8007a28:	b1a8      	cbz	r0, 8007a56 <UTIL_TIMER_Create+0x2e>
{
 8007a2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a2c:	4617      	mov	r7, r2
 8007a2e:	461e      	mov	r6, r3
 8007a30:	4604      	mov	r4, r0
  if((TimerObject != NULL) && (Callback != NULL))
 8007a32:	b193      	cbz	r3, 8007a5a <UTIL_TIMER_Create+0x32>
  {
    TimerObject->Timestamp = 0U;
 8007a34:	2500      	movs	r5, #0
 8007a36:	6005      	str	r5, [r0, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8007a38:	4b09      	ldr	r3, [pc, #36]	; (8007a60 <UTIL_TIMER_Create+0x38>)
 8007a3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a3c:	4608      	mov	r0, r1
 8007a3e:	4798      	blx	r3
 8007a40:	6060      	str	r0, [r4, #4]
    TimerObject->IsPending = 0U;
 8007a42:	7225      	strb	r5, [r4, #8]
    TimerObject->IsRunning = 0U;
 8007a44:	7265      	strb	r5, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8007a46:	72a5      	strb	r5, [r4, #10]
    TimerObject->Callback = Callback;
 8007a48:	60e6      	str	r6, [r4, #12]
    TimerObject->argument = Argument;
 8007a4a:	9b06      	ldr	r3, [sp, #24]
 8007a4c:	6123      	str	r3, [r4, #16]
    TimerObject->Mode = Mode;
 8007a4e:	72e7      	strb	r7, [r4, #11]
    TimerObject->Next = NULL;
 8007a50:	6165      	str	r5, [r4, #20]
    return UTIL_TIMER_OK;
 8007a52:	4628      	mov	r0, r5
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
  }
}
 8007a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return UTIL_TIMER_INVALID_PARAM;
 8007a56:	2001      	movs	r0, #1
}
 8007a58:	4770      	bx	lr
    return UTIL_TIMER_INVALID_PARAM;
 8007a5a:	2001      	movs	r0, #1
 8007a5c:	e7fa      	b.n	8007a54 <UTIL_TIMER_Create+0x2c>
 8007a5e:	bf00      	nop
 8007a60:	080093e8 	.word	0x080093e8

08007a64 <UTIL_TIMER_GetCurrentTime>:
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8007a64:	b510      	push	{r4, lr}
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8007a66:	4c03      	ldr	r4, [pc, #12]	; (8007a74 <UTIL_TIMER_GetCurrentTime+0x10>)
 8007a68:	69e3      	ldr	r3, [r4, #28]
 8007a6a:	4798      	blx	r3
  return  UTIL_TimerDriver.Tick2ms(now);
 8007a6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8007a6e:	4798      	blx	r3
}
 8007a70:	bd10      	pop	{r4, pc}
 8007a72:	bf00      	nop
 8007a74:	080093e8 	.word	0x080093e8

08007a78 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8007a78:	b570      	push	{r4, r5, r6, lr}
 8007a7a:	4606      	mov	r6, r0
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8007a7c:	4d05      	ldr	r5, [pc, #20]	; (8007a94 <UTIL_TIMER_GetElapsedTime+0x1c>)
 8007a7e:	69eb      	ldr	r3, [r5, #28]
 8007a80:	4798      	blx	r3
 8007a82:	4604      	mov	r4, r0
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8007a84:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007a86:	4630      	mov	r0, r6
 8007a88:	4798      	blx	r3
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8007a8a:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8007a8c:	1a20      	subs	r0, r4, r0
 8007a8e:	4798      	blx	r3
}
 8007a90:	bd70      	pop	{r4, r5, r6, pc}
 8007a92:	bf00      	nop
 8007a94:	080093e8 	.word	0x080093e8

08007a98 <TimerExists>:
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8007a98:	4b05      	ldr	r3, [pc, #20]	; (8007ab0 <TimerExists+0x18>)
 8007a9a:	681b      	ldr	r3, [r3, #0]

  while( cur != NULL )
 8007a9c:	e000      	b.n	8007aa0 <TimerExists+0x8>
  {
    if( cur == TimerObject )
    {
      return true;
    }
    cur = cur->Next;
 8007a9e:	695b      	ldr	r3, [r3, #20]
  while( cur != NULL )
 8007aa0:	b11b      	cbz	r3, 8007aaa <TimerExists+0x12>
    if( cur == TimerObject )
 8007aa2:	4283      	cmp	r3, r0
 8007aa4:	d1fb      	bne.n	8007a9e <TimerExists+0x6>
      return true;
 8007aa6:	2001      	movs	r0, #1
  }
  return false;
}
 8007aa8:	4770      	bx	lr
  return false;
 8007aaa:	2000      	movs	r0, #0
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop
 8007ab0:	200009ac 	.word	0x200009ac

08007ab4 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 8007ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ab6:	4604      	mov	r4, r0
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 8007ab8:	4e09      	ldr	r6, [pc, #36]	; (8007ae0 <TimerSetTimeout+0x2c>)
 8007aba:	6a33      	ldr	r3, [r6, #32]
 8007abc:	4798      	blx	r3
 8007abe:	4605      	mov	r5, r0
  TimerObject->IsPending = 1;
 8007ac0:	2301      	movs	r3, #1
 8007ac2:	7223      	strb	r3, [r4, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 8007ac4:	6827      	ldr	r7, [r4, #0]
 8007ac6:	69b6      	ldr	r6, [r6, #24]
 8007ac8:	47b0      	blx	r6
 8007aca:	4428      	add	r0, r5
 8007acc:	4287      	cmp	r7, r0
 8007ace:	d202      	bcs.n	8007ad6 <TimerSetTimeout+0x22>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 8007ad0:	47b0      	blx	r6
 8007ad2:	4428      	add	r0, r5
 8007ad4:	6020      	str	r0, [r4, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 8007ad6:	4b02      	ldr	r3, [pc, #8]	; (8007ae0 <TimerSetTimeout+0x2c>)
 8007ad8:	689b      	ldr	r3, [r3, #8]
 8007ada:	6820      	ldr	r0, [r4, #0]
 8007adc:	4798      	blx	r3
}
 8007ade:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ae0:	080093e8 	.word	0x080093e8

08007ae4 <UTIL_TIMER_Stop>:
  if (NULL != TimerObject)
 8007ae4:	b368      	cbz	r0, 8007b42 <UTIL_TIMER_Stop+0x5e>
{
 8007ae6:	b510      	push	{r4, lr}
 8007ae8:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007aea:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007aee:	b672      	cpsid	i
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8007af0:	4b15      	ldr	r3, [pc, #84]	; (8007b48 <UTIL_TIMER_Stop+0x64>)
 8007af2:	6819      	ldr	r1, [r3, #0]
    TimerObject->IsReloadStopped = 1U;
 8007af4:	2301      	movs	r3, #1
 8007af6:	7283      	strb	r3, [r0, #10]
    if(NULL != TimerListHead)
 8007af8:	b1e1      	cbz	r1, 8007b34 <UTIL_TIMER_Stop+0x50>
      TimerObject->IsRunning = 0U;
 8007afa:	2300      	movs	r3, #0
 8007afc:	7243      	strb	r3, [r0, #9]
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8007afe:	4288      	cmp	r0, r1
 8007b00:	d006      	beq.n	8007b10 <UTIL_TIMER_Stop+0x2c>
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8007b02:	460b      	mov	r3, r1
        while( cur != NULL )
 8007b04:	b1b3      	cbz	r3, 8007b34 <UTIL_TIMER_Stop+0x50>
          if( cur == TimerObject )
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d011      	beq.n	8007b2e <UTIL_TIMER_Stop+0x4a>
            prev = cur;
 8007b0a:	4619      	mov	r1, r3
            cur = cur->Next;
 8007b0c:	695b      	ldr	r3, [r3, #20]
 8007b0e:	e7f9      	b.n	8007b04 <UTIL_TIMER_Stop+0x20>
          TimerListHead->IsPending = 0;
 8007b10:	720b      	strb	r3, [r1, #8]
          if( TimerListHead->Next != NULL )
 8007b12:	6948      	ldr	r0, [r1, #20]
 8007b14:	b120      	cbz	r0, 8007b20 <UTIL_TIMER_Stop+0x3c>
            TimerListHead = TimerListHead->Next;
 8007b16:	4b0c      	ldr	r3, [pc, #48]	; (8007b48 <UTIL_TIMER_Stop+0x64>)
 8007b18:	6018      	str	r0, [r3, #0]
            TimerSetTimeout( TimerListHead );
 8007b1a:	f7ff ffcb 	bl	8007ab4 <TimerSetTimeout>
 8007b1e:	e009      	b.n	8007b34 <UTIL_TIMER_Stop+0x50>
            UTIL_TimerDriver.StopTimerEvt( );
 8007b20:	4b0a      	ldr	r3, [pc, #40]	; (8007b4c <UTIL_TIMER_Stop+0x68>)
 8007b22:	68db      	ldr	r3, [r3, #12]
 8007b24:	4798      	blx	r3
            TimerListHead = NULL;
 8007b26:	4b08      	ldr	r3, [pc, #32]	; (8007b48 <UTIL_TIMER_Stop+0x64>)
 8007b28:	2200      	movs	r2, #0
 8007b2a:	601a      	str	r2, [r3, #0]
 8007b2c:	e002      	b.n	8007b34 <UTIL_TIMER_Stop+0x50>
            if( cur->Next != NULL )
 8007b2e:	695b      	ldr	r3, [r3, #20]
 8007b30:	b123      	cbz	r3, 8007b3c <UTIL_TIMER_Stop+0x58>
              prev->Next = cur;
 8007b32:	614b      	str	r3, [r1, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b34:	f384 8810 	msr	PRIMASK, r4
}
 8007b38:	2000      	movs	r0, #0
}
 8007b3a:	bd10      	pop	{r4, pc}
              prev->Next = cur;
 8007b3c:	2300      	movs	r3, #0
 8007b3e:	614b      	str	r3, [r1, #20]
 8007b40:	e7f8      	b.n	8007b34 <UTIL_TIMER_Stop+0x50>
    ret = UTIL_TIMER_INVALID_PARAM;
 8007b42:	2001      	movs	r0, #1
}
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	200009ac 	.word	0x200009ac
 8007b4c:	080093e8 	.word	0x080093e8

08007b50 <TimerInsertTimer>:
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8007b50:	4b09      	ldr	r3, [pc, #36]	; (8007b78 <TimerInsertTimer+0x28>)
 8007b52:	681a      	ldr	r2, [r3, #0]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8007b54:	6953      	ldr	r3, [r2, #20]

  while (cur->Next != NULL )
 8007b56:	e001      	b.n	8007b5c <TimerInsertTimer+0xc>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
    {
        cur = next;
 8007b58:	461a      	mov	r2, r3
        next = next->Next;
 8007b5a:	695b      	ldr	r3, [r3, #20]
  while (cur->Next != NULL )
 8007b5c:	6951      	ldr	r1, [r2, #20]
 8007b5e:	b139      	cbz	r1, 8007b70 <TimerInsertTimer+0x20>
    if( TimerObject->Timestamp  > next->Timestamp )
 8007b60:	6819      	ldr	r1, [r3, #0]
 8007b62:	f8d0 c000 	ldr.w	ip, [r0]
 8007b66:	458c      	cmp	ip, r1
 8007b68:	d8f6      	bhi.n	8007b58 <TimerInsertTimer+0x8>
    }
    else
    {
        cur->Next = TimerObject;
 8007b6a:	6150      	str	r0, [r2, #20]
        TimerObject->Next = next;
 8007b6c:	6143      	str	r3, [r0, #20]
        return;
 8007b6e:	4770      	bx	lr

    }
  }
  cur->Next = TimerObject;
 8007b70:	6150      	str	r0, [r2, #20]
  TimerObject->Next = NULL;
 8007b72:	2300      	movs	r3, #0
 8007b74:	6143      	str	r3, [r0, #20]
}
 8007b76:	4770      	bx	lr
 8007b78:	200009ac 	.word	0x200009ac

08007b7c <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8007b7c:	b508      	push	{r3, lr}
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8007b7e:	4b05      	ldr	r3, [pc, #20]	; (8007b94 <TimerInsertNewHeadTimer+0x18>)
 8007b80:	681b      	ldr	r3, [r3, #0]

  if( cur != NULL )
 8007b82:	b10b      	cbz	r3, 8007b88 <TimerInsertNewHeadTimer+0xc>
  {
    cur->IsPending = 0;
 8007b84:	2200      	movs	r2, #0
 8007b86:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 8007b88:	6143      	str	r3, [r0, #20]
  TimerListHead = TimerObject;
 8007b8a:	4b02      	ldr	r3, [pc, #8]	; (8007b94 <TimerInsertNewHeadTimer+0x18>)
 8007b8c:	6018      	str	r0, [r3, #0]
  TimerSetTimeout( TimerListHead );
 8007b8e:	f7ff ff91 	bl	8007ab4 <TimerSetTimeout>
}
 8007b92:	bd08      	pop	{r3, pc}
 8007b94:	200009ac 	.word	0x200009ac

08007b98 <UTIL_TIMER_Start>:
{
 8007b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8007b9a:	2800      	cmp	r0, #0
 8007b9c:	d036      	beq.n	8007c0c <UTIL_TIMER_Start+0x74>
 8007b9e:	4604      	mov	r4, r0
 8007ba0:	f7ff ff7a 	bl	8007a98 <TimerExists>
 8007ba4:	2800      	cmp	r0, #0
 8007ba6:	d134      	bne.n	8007c12 <UTIL_TIMER_Start+0x7a>
 8007ba8:	7a65      	ldrb	r5, [r4, #9]
 8007baa:	2d00      	cmp	r5, #0
 8007bac:	d133      	bne.n	8007c16 <UTIL_TIMER_Start+0x7e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bae:	f3ef 8610 	mrs	r6, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007bb2:	b672      	cpsid	i
    ticks = TimerObject->ReloadValue;
 8007bb4:	6867      	ldr	r7, [r4, #4]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8007bb6:	4b19      	ldr	r3, [pc, #100]	; (8007c1c <UTIL_TIMER_Start+0x84>)
 8007bb8:	6a1b      	ldr	r3, [r3, #32]
 8007bba:	4798      	blx	r3
    if( ticks < minValue )
 8007bbc:	4287      	cmp	r7, r0
 8007bbe:	d300      	bcc.n	8007bc2 <UTIL_TIMER_Start+0x2a>
    ticks = TimerObject->ReloadValue;
 8007bc0:	4638      	mov	r0, r7
    TimerObject->Timestamp = ticks;
 8007bc2:	6020      	str	r0, [r4, #0]
    TimerObject->IsPending = 0U;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	7223      	strb	r3, [r4, #8]
    TimerObject->IsRunning = 1U;
 8007bc8:	2201      	movs	r2, #1
 8007bca:	7262      	strb	r2, [r4, #9]
    TimerObject->IsReloadStopped = 0U;
 8007bcc:	72a3      	strb	r3, [r4, #10]
    if( TimerListHead == NULL )
 8007bce:	4b14      	ldr	r3, [pc, #80]	; (8007c20 <UTIL_TIMER_Start+0x88>)
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	b183      	cbz	r3, 8007bf6 <UTIL_TIMER_Start+0x5e>
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8007bd4:	4b11      	ldr	r3, [pc, #68]	; (8007c1c <UTIL_TIMER_Start+0x84>)
 8007bd6:	699b      	ldr	r3, [r3, #24]
 8007bd8:	4798      	blx	r3
      TimerObject->Timestamp += elapsedTime;
 8007bda:	6823      	ldr	r3, [r4, #0]
 8007bdc:	4418      	add	r0, r3
 8007bde:	6020      	str	r0, [r4, #0]
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8007be0:	4b0f      	ldr	r3, [pc, #60]	; (8007c20 <UTIL_TIMER_Start+0x88>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4298      	cmp	r0, r3
 8007be8:	d20c      	bcs.n	8007c04 <UTIL_TIMER_Start+0x6c>
        TimerInsertNewHeadTimer( TimerObject);
 8007bea:	4620      	mov	r0, r4
 8007bec:	f7ff ffc6 	bl	8007b7c <TimerInsertNewHeadTimer>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bf0:	f386 8810 	msr	PRIMASK, r6
}
 8007bf4:	e00b      	b.n	8007c0e <UTIL_TIMER_Start+0x76>
      UTIL_TimerDriver.SetTimerContext();
 8007bf6:	4b09      	ldr	r3, [pc, #36]	; (8007c1c <UTIL_TIMER_Start+0x84>)
 8007bf8:	691b      	ldr	r3, [r3, #16]
 8007bfa:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8007bfc:	4620      	mov	r0, r4
 8007bfe:	f7ff ffbd 	bl	8007b7c <TimerInsertNewHeadTimer>
 8007c02:	e7f5      	b.n	8007bf0 <UTIL_TIMER_Start+0x58>
        TimerInsertTimer( TimerObject);
 8007c04:	4620      	mov	r0, r4
 8007c06:	f7ff ffa3 	bl	8007b50 <TimerInsertTimer>
 8007c0a:	e7f1      	b.n	8007bf0 <UTIL_TIMER_Start+0x58>
    ret =  UTIL_TIMER_INVALID_PARAM;
 8007c0c:	2501      	movs	r5, #1
}
 8007c0e:	4628      	mov	r0, r5
 8007c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret =  UTIL_TIMER_INVALID_PARAM;
 8007c12:	2501      	movs	r5, #1
 8007c14:	e7fb      	b.n	8007c0e <UTIL_TIMER_Start+0x76>
 8007c16:	2501      	movs	r5, #1
 8007c18:	e7f9      	b.n	8007c0e <UTIL_TIMER_Start+0x76>
 8007c1a:	bf00      	nop
 8007c1c:	080093e8 	.word	0x080093e8
 8007c20:	200009ac 	.word	0x200009ac

08007c24 <UTIL_TIMER_SetPeriod>:
  if(NULL == TimerObject)
 8007c24:	b198      	cbz	r0, 8007c4e <UTIL_TIMER_SetPeriod+0x2a>
{
 8007c26:	b510      	push	{r4, lr}
 8007c28:	4604      	mov	r4, r0
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8007c2a:	4b0a      	ldr	r3, [pc, #40]	; (8007c54 <UTIL_TIMER_SetPeriod+0x30>)
 8007c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2e:	4608      	mov	r0, r1
 8007c30:	4798      	blx	r3
 8007c32:	6060      	str	r0, [r4, #4]
    if(TimerExists(TimerObject))
 8007c34:	4620      	mov	r0, r4
 8007c36:	f7ff ff2f 	bl	8007a98 <TimerExists>
 8007c3a:	b908      	cbnz	r0, 8007c40 <UTIL_TIMER_SetPeriod+0x1c>
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8007c3c:	2000      	movs	r0, #0
}
 8007c3e:	bd10      	pop	{r4, pc}
      (void)UTIL_TIMER_Stop(TimerObject);
 8007c40:	4620      	mov	r0, r4
 8007c42:	f7ff ff4f 	bl	8007ae4 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8007c46:	4620      	mov	r0, r4
 8007c48:	f7ff ffa6 	bl	8007b98 <UTIL_TIMER_Start>
 8007c4c:	e7f7      	b.n	8007c3e <UTIL_TIMER_SetPeriod+0x1a>
	  ret = UTIL_TIMER_INVALID_PARAM;
 8007c4e:	2001      	movs	r0, #1
}
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	080093e8 	.word	0x080093e8

08007c58 <UTIL_TIMER_IRQ_Handler>:
{
 8007c58:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c5a:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007c5e:	b672      	cpsid	i
  old  =  UTIL_TimerDriver.GetTimerContext( );
 8007c60:	4c1e      	ldr	r4, [pc, #120]	; (8007cdc <UTIL_TIMER_IRQ_Handler+0x84>)
 8007c62:	6963      	ldr	r3, [r4, #20]
 8007c64:	4798      	blx	r3
 8007c66:	4606      	mov	r6, r0
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8007c68:	6923      	ldr	r3, [r4, #16]
 8007c6a:	4798      	blx	r3
  DeltaContext = now  - old; /*intentional wrap around */
 8007c6c:	1b84      	subs	r4, r0, r6
  if ( TimerListHead != NULL )
 8007c6e:	4b1c      	ldr	r3, [pc, #112]	; (8007ce0 <UTIL_TIMER_IRQ_Handler+0x88>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	b923      	cbnz	r3, 8007c7e <UTIL_TIMER_IRQ_Handler+0x26>
 8007c74:	e018      	b.n	8007ca8 <UTIL_TIMER_IRQ_Handler+0x50>
        cur->Timestamp = 0;
 8007c76:	2200      	movs	r2, #0
 8007c78:	601a      	str	r2, [r3, #0]
      cur = cur->Next;
 8007c7a:	695b      	ldr	r3, [r3, #20]
    } while(cur != NULL);
 8007c7c:	b1a3      	cbz	r3, 8007ca8 <UTIL_TIMER_IRQ_Handler+0x50>
      if (cur->Timestamp > DeltaContext)
 8007c7e:	681a      	ldr	r2, [r3, #0]
 8007c80:	42a2      	cmp	r2, r4
 8007c82:	d9f8      	bls.n	8007c76 <UTIL_TIMER_IRQ_Handler+0x1e>
        cur->Timestamp -= DeltaContext;
 8007c84:	1a31      	subs	r1, r6, r0
 8007c86:	440a      	add	r2, r1
 8007c88:	601a      	str	r2, [r3, #0]
 8007c8a:	e7f6      	b.n	8007c7a <UTIL_TIMER_IRQ_Handler+0x22>
      cur = TimerListHead;
 8007c8c:	4b14      	ldr	r3, [pc, #80]	; (8007ce0 <UTIL_TIMER_IRQ_Handler+0x88>)
 8007c8e:	681c      	ldr	r4, [r3, #0]
      TimerListHead = TimerListHead->Next;
 8007c90:	6962      	ldr	r2, [r4, #20]
 8007c92:	601a      	str	r2, [r3, #0]
      cur->IsPending = 0;
 8007c94:	2300      	movs	r3, #0
 8007c96:	7223      	strb	r3, [r4, #8]
      cur->IsRunning = 0;
 8007c98:	7263      	strb	r3, [r4, #9]
      cur->Callback(cur->argument);
 8007c9a:	68e3      	ldr	r3, [r4, #12]
 8007c9c:	6920      	ldr	r0, [r4, #16]
 8007c9e:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8007ca0:	8963      	ldrh	r3, [r4, #10]
 8007ca2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ca6:	d012      	beq.n	8007cce <UTIL_TIMER_IRQ_Handler+0x76>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8007ca8:	4b0d      	ldr	r3, [pc, #52]	; (8007ce0 <UTIL_TIMER_IRQ_Handler+0x88>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	b13b      	cbz	r3, 8007cbe <UTIL_TIMER_IRQ_Handler+0x66>
 8007cae:	681c      	ldr	r4, [r3, #0]
 8007cb0:	2c00      	cmp	r4, #0
 8007cb2:	d0eb      	beq.n	8007c8c <UTIL_TIMER_IRQ_Handler+0x34>
 8007cb4:	4b09      	ldr	r3, [pc, #36]	; (8007cdc <UTIL_TIMER_IRQ_Handler+0x84>)
 8007cb6:	699b      	ldr	r3, [r3, #24]
 8007cb8:	4798      	blx	r3
 8007cba:	4284      	cmp	r4, r0
 8007cbc:	d3e6      	bcc.n	8007c8c <UTIL_TIMER_IRQ_Handler+0x34>
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8007cbe:	4b08      	ldr	r3, [pc, #32]	; (8007ce0 <UTIL_TIMER_IRQ_Handler+0x88>)
 8007cc0:	6818      	ldr	r0, [r3, #0]
 8007cc2:	b108      	cbz	r0, 8007cc8 <UTIL_TIMER_IRQ_Handler+0x70>
 8007cc4:	7a03      	ldrb	r3, [r0, #8]
 8007cc6:	b133      	cbz	r3, 8007cd6 <UTIL_TIMER_IRQ_Handler+0x7e>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cc8:	f385 8810 	msr	PRIMASK, r5
}
 8007ccc:	bd70      	pop	{r4, r5, r6, pc}
        (void)UTIL_TIMER_Start(cur);
 8007cce:	4620      	mov	r0, r4
 8007cd0:	f7ff ff62 	bl	8007b98 <UTIL_TIMER_Start>
 8007cd4:	e7e8      	b.n	8007ca8 <UTIL_TIMER_IRQ_Handler+0x50>
    TimerSetTimeout( TimerListHead );
 8007cd6:	f7ff feed 	bl	8007ab4 <TimerSetTimeout>
 8007cda:	e7f5      	b.n	8007cc8 <UTIL_TIMER_IRQ_Handler+0x70>
 8007cdc:	080093e8 	.word	0x080093e8
 8007ce0:	200009ac 	.word	0x200009ac

08007ce4 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8007ce4:	4601      	mov	r1, r0
  int i = 0;
 8007ce6:	2000      	movs	r0, #0
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 8007ce8:	e008      	b.n	8007cfc <ee_skip_atoi+0x18>
 8007cea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007cee:	1c53      	adds	r3, r2, #1
 8007cf0:	600b      	str	r3, [r1, #0]
 8007cf2:	7813      	ldrb	r3, [r2, #0]
 8007cf4:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8007cf8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 8007cfc:	680a      	ldr	r2, [r1, #0]
 8007cfe:	7813      	ldrb	r3, [r2, #0]
 8007d00:	3b30      	subs	r3, #48	; 0x30
 8007d02:	b2db      	uxtb	r3, r3
 8007d04:	2b09      	cmp	r3, #9
 8007d06:	d9f0      	bls.n	8007cea <ee_skip_atoi+0x6>
  return i;
}
 8007d08:	4770      	bx	lr
	...

08007d0c <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 8007d0c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
 8007d10:	b093      	sub	sp, #76	; 0x4c
 8007d12:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8007d14:	9e1c      	ldr	r6, [sp, #112]	; 0x70
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 8007d16:	f016 0f40 	tst.w	r6, #64	; 0x40
 8007d1a:	d110      	bne.n	8007d3e <ee_number+0x32>
  char *dig = lower_digits;
 8007d1c:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 8007e18 <ee_number+0x10c>
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8007d20:	1e9f      	subs	r7, r3, #2
 8007d22:	2f22      	cmp	r7, #34	; 0x22
 8007d24:	d875      	bhi.n	8007e12 <ee_number+0x106>

  c = (type & ZEROPAD) ? '0' : ' ';
 8007d26:	f016 0401 	ands.w	r4, r6, #1
 8007d2a:	d00b      	beq.n	8007d44 <ee_number+0x38>
 8007d2c:	f04f 0e30 	mov.w	lr, #48	; 0x30
  sign = 0;
  if (type & SIGN)
 8007d30:	f016 0f02 	tst.w	r6, #2
 8007d34:	d00f      	beq.n	8007d56 <ee_number+0x4a>
  {
    if (num < 0)
 8007d36:	2a00      	cmp	r2, #0
 8007d38:	db07      	blt.n	8007d4a <ee_number+0x3e>
  sign = 0;
 8007d3a:	2700      	movs	r7, #0
 8007d3c:	e00c      	b.n	8007d58 <ee_number+0x4c>
  if (type & UPPERCASE)  dig = upper_digits;
 8007d3e:	f8df a0dc 	ldr.w	sl, [pc, #220]	; 8007e1c <ee_number+0x110>
 8007d42:	e7ed      	b.n	8007d20 <ee_number+0x14>
  c = (type & ZEROPAD) ? '0' : ' ';
 8007d44:	f04f 0e20 	mov.w	lr, #32
 8007d48:	e7f2      	b.n	8007d30 <ee_number+0x24>
    {
      sign = '-';
      num = -num;
 8007d4a:	4252      	negs	r2, r2
      size--;
 8007d4c:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8007d4e:	3e01      	subs	r6, #1
 8007d50:	961a      	str	r6, [sp, #104]	; 0x68
      sign = '-';
 8007d52:	272d      	movs	r7, #45	; 0x2d
 8007d54:	e000      	b.n	8007d58 <ee_number+0x4c>
  sign = 0;
 8007d56:	2700      	movs	r7, #0
  }
#endif

  i = 0;

  if (num == 0)
 8007d58:	bb5a      	cbnz	r2, 8007db2 <ee_number+0xa6>
    tmp[i++] = '0';
 8007d5a:	2330      	movs	r3, #48	; 0x30
 8007d5c:	f88d 3004 	strb.w	r3, [sp, #4]
 8007d60:	f04f 0c01 	mov.w	ip, #1
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
      num = ((unsigned long) num) / (unsigned) base;
    }
  }

  if (i > precision) precision = i;
 8007d64:	45ac      	cmp	ip, r5
 8007d66:	dd00      	ble.n	8007d6a <ee_number+0x5e>
 8007d68:	4665      	mov	r5, ip
  size -= precision;
 8007d6a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007d6c:	1b5b      	subs	r3, r3, r5
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8007d6e:	b31c      	cbz	r4, 8007db8 <ee_number+0xac>
  if (sign) ASSIGN_STR(sign);
 8007d70:	b11f      	cbz	r7, 8007d7a <ee_number+0x6e>
 8007d72:	f800 7b01 	strb.w	r7, [r0], #1
 8007d76:	3901      	subs	r1, #1
 8007d78:	d007      	beq.n	8007d8a <ee_number+0x7e>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007d80:	dd24      	ble.n	8007dcc <ee_number+0xc0>
 8007d82:	f800 eb01 	strb.w	lr, [r0], #1
 8007d86:	3901      	subs	r1, #1
 8007d88:	d1f7      	bne.n	8007d7a <ee_number+0x6e>
  while (i < precision--) ASSIGN_STR('0');
  while (i-- > 0) ASSIGN_STR(tmp[i]);
  while (size-- > 0) ASSIGN_STR(' ');

  return str;
}
 8007d8a:	b013      	add	sp, #76	; 0x4c
 8007d8c:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8007d90:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d94:	fb03 2216 	mls	r2, r3, r6, r2
 8007d98:	f81a 8002 	ldrb.w	r8, [sl, r2]
 8007d9c:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 8007da0:	446a      	add	r2, sp
 8007da2:	f802 8c44 	strb.w	r8, [r2, #-68]
      num = ((unsigned long) num) / (unsigned) base;
 8007da6:	4632      	mov	r2, r6
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8007da8:	f10c 0c01 	add.w	ip, ip, #1
    while (num != 0)
 8007dac:	2a00      	cmp	r2, #0
 8007dae:	d1ef      	bne.n	8007d90 <ee_number+0x84>
 8007db0:	e7d8      	b.n	8007d64 <ee_number+0x58>
  i = 0;
 8007db2:	f04f 0c00 	mov.w	ip, #0
 8007db6:	e7f9      	b.n	8007dac <ee_number+0xa0>
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f103 33ff 	add.w	r3, r3, #4294967295
 8007dbe:	ddd7      	ble.n	8007d70 <ee_number+0x64>
 8007dc0:	2220      	movs	r2, #32
 8007dc2:	f800 2b01 	strb.w	r2, [r0], #1
 8007dc6:	3901      	subs	r1, #1
 8007dc8:	d1f6      	bne.n	8007db8 <ee_number+0xac>
 8007dca:	e7de      	b.n	8007d8a <ee_number+0x7e>
  while (i < precision--) ASSIGN_STR('0');
 8007dcc:	4565      	cmp	r5, ip
 8007dce:	f105 35ff 	add.w	r5, r5, #4294967295
 8007dd2:	dd05      	ble.n	8007de0 <ee_number+0xd4>
 8007dd4:	2230      	movs	r2, #48	; 0x30
 8007dd6:	f800 2b01 	strb.w	r2, [r0], #1
 8007dda:	3901      	subs	r1, #1
 8007ddc:	d1f6      	bne.n	8007dcc <ee_number+0xc0>
 8007dde:	e7d4      	b.n	8007d8a <ee_number+0x7e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8007de0:	4662      	mov	r2, ip
 8007de2:	2a00      	cmp	r2, #0
 8007de4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007de8:	dd09      	ble.n	8007dfe <ee_number+0xf2>
 8007dea:	f10c 0248 	add.w	r2, ip, #72	; 0x48
 8007dee:	446a      	add	r2, sp
 8007df0:	f812 2c44 	ldrb.w	r2, [r2, #-68]
 8007df4:	f800 2b01 	strb.w	r2, [r0], #1
 8007df8:	3901      	subs	r1, #1
 8007dfa:	d1f1      	bne.n	8007de0 <ee_number+0xd4>
 8007dfc:	e7c5      	b.n	8007d8a <ee_number+0x7e>
  while (size-- > 0) ASSIGN_STR(' ');
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	f103 33ff 	add.w	r3, r3, #4294967295
 8007e04:	ddc1      	ble.n	8007d8a <ee_number+0x7e>
 8007e06:	2220      	movs	r2, #32
 8007e08:	f800 2b01 	strb.w	r2, [r0], #1
 8007e0c:	3901      	subs	r1, #1
 8007e0e:	d1f6      	bne.n	8007dfe <ee_number+0xf2>
 8007e10:	e7bb      	b.n	8007d8a <ee_number+0x7e>
  if (base < 2 || base > 36) return 0;
 8007e12:	2000      	movs	r0, #0
 8007e14:	e7b9      	b.n	8007d8a <ee_number+0x7e>
 8007e16:	bf00      	nop
 8007e18:	080098f8 	.word	0x080098f8
 8007e1c:	08009920 	.word	0x08009920

08007e20 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8007e20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007e24:	b087      	sub	sp, #28
 8007e26:	9205      	str	r2, [sp, #20]
 8007e28:	9304      	str	r3, [sp, #16]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8007e2a:	1e0f      	subs	r7, r1, #0
 8007e2c:	f340 80b8 	ble.w	8007fa0 <tiny_vsnprintf_like+0x180>
 8007e30:	4606      	mov	r6, r0
  {
    return 0;
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8007e32:	4604      	mov	r4, r0
 8007e34:	e004      	b.n	8007e40 <tiny_vsnprintf_like+0x20>
  {
    CHECK_STR_SIZE(buf, str, size);

    if (*fmt != '%')
    {
      *str++ = *fmt;
 8007e36:	f804 2b01 	strb.w	r2, [r4], #1
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8007e3a:	9b05      	ldr	r3, [sp, #20]
 8007e3c:	3301      	adds	r3, #1
 8007e3e:	9305      	str	r3, [sp, #20]
 8007e40:	9905      	ldr	r1, [sp, #20]
 8007e42:	780a      	ldrb	r2, [r1, #0]
 8007e44:	b922      	cbnz	r2, 8007e50 <tiny_vsnprintf_like+0x30>
 8007e46:	1ba3      	subs	r3, r4, r6
 8007e48:	1e78      	subs	r0, r7, #1
 8007e4a:	4283      	cmp	r3, r0
 8007e4c:	f2c0 80a2 	blt.w	8007f94 <tiny_vsnprintf_like+0x174>
    CHECK_STR_SIZE(buf, str, size);
 8007e50:	1ba3      	subs	r3, r4, r6
 8007e52:	f107 38ff 	add.w	r8, r7, #4294967295
 8007e56:	4543      	cmp	r3, r8
 8007e58:	f280 809c 	bge.w	8007f94 <tiny_vsnprintf_like+0x174>
    if (*fmt != '%')
 8007e5c:	2a25      	cmp	r2, #37	; 0x25
 8007e5e:	d1ea      	bne.n	8007e36 <tiny_vsnprintf_like+0x16>

    // Process flags
    flags = 0;
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8007e60:	1c4b      	adds	r3, r1, #1
 8007e62:	9305      	str	r3, [sp, #20]
    if (*fmt == '0')
 8007e64:	784b      	ldrb	r3, [r1, #1]
 8007e66:	2b30      	cmp	r3, #48	; 0x30
 8007e68:	d020      	beq.n	8007eac <tiny_vsnprintf_like+0x8c>
    flags = 0;
 8007e6a:	f04f 0900 	mov.w	r9, #0
    }
#endif

    // Get field width
    field_width = -1;
    if (is_digit(*fmt))
 8007e6e:	3b30      	subs	r3, #48	; 0x30
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	2b09      	cmp	r3, #9
 8007e74:	d91d      	bls.n	8007eb2 <tiny_vsnprintf_like+0x92>
    field_width = -1;
 8007e76:	f04f 35ff 	mov.w	r5, #4294967295
#endif

    // Default base
    base = 10;

    switch (*fmt)
 8007e7a:	9b05      	ldr	r3, [sp, #20]
 8007e7c:	781a      	ldrb	r2, [r3, #0]
 8007e7e:	f1a2 0358 	sub.w	r3, r2, #88	; 0x58
 8007e82:	2b20      	cmp	r3, #32
 8007e84:	d867      	bhi.n	8007f56 <tiny_vsnprintf_like+0x136>
 8007e86:	e8df f003 	tbb	[pc, r3]
 8007e8a:	664a      	.short	0x664a
 8007e8c:	66666666 	.word	0x66666666
 8007e90:	66666666 	.word	0x66666666
 8007e94:	66621e66 	.word	0x66621e66
 8007e98:	62666666 	.word	0x62666666
 8007e9c:	66666666 	.word	0x66666666
 8007ea0:	66666666 	.word	0x66666666
 8007ea4:	19662866 	.word	0x19662866
 8007ea8:	6666      	.short	0x6666
 8007eaa:	7c          	.byte	0x7c
 8007eab:	00          	.byte	0x00
      flags |= ZEROPAD;
 8007eac:	f04f 0901 	mov.w	r9, #1
 8007eb0:	e7dd      	b.n	8007e6e <tiny_vsnprintf_like+0x4e>
      field_width = ee_skip_atoi(&fmt);
 8007eb2:	a805      	add	r0, sp, #20
 8007eb4:	f7ff ff16 	bl	8007ce4 <ee_skip_atoi>
 8007eb8:	4605      	mov	r5, r0
 8007eba:	e7de      	b.n	8007e7a <tiny_vsnprintf_like+0x5a>
    switch (*fmt)
 8007ebc:	230a      	movs	r3, #10
 8007ebe:	e031      	b.n	8007f24 <tiny_vsnprintf_like+0x104>
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 8007ec0:	2320      	movs	r3, #32
 8007ec2:	f804 3b01 	strb.w	r3, [r4], #1
 8007ec6:	3d01      	subs	r5, #1
 8007ec8:	2d00      	cmp	r5, #0
 8007eca:	dcf9      	bgt.n	8007ec0 <tiny_vsnprintf_like+0xa0>
        *str++ = (unsigned char) va_arg(args, int);
 8007ecc:	9b04      	ldr	r3, [sp, #16]
 8007ece:	1d1a      	adds	r2, r3, #4
 8007ed0:	9204      	str	r2, [sp, #16]
 8007ed2:	781b      	ldrb	r3, [r3, #0]
 8007ed4:	f804 3b01 	strb.w	r3, [r4], #1
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8007ed8:	e7af      	b.n	8007e3a <tiny_vsnprintf_like+0x1a>

      case 's':
        s = va_arg(args, char *);
 8007eda:	9b04      	ldr	r3, [sp, #16]
 8007edc:	1d1a      	adds	r2, r3, #4
 8007ede:	9204      	str	r2, [sp, #16]
 8007ee0:	f8d3 8000 	ldr.w	r8, [r3]
        if (!s) s = "<NULL>";
 8007ee4:	f1b8 0f00 	cmp.w	r8, #0
 8007ee8:	d003      	beq.n	8007ef2 <tiny_vsnprintf_like+0xd2>
#ifdef TINY_PRINTF
        len = strlen(s);
 8007eea:	4640      	mov	r0, r8
 8007eec:	f7f8 f948 	bl	8000180 <strlen>
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8007ef0:	e006      	b.n	8007f00 <tiny_vsnprintf_like+0xe0>
        if (!s) s = "<NULL>";
 8007ef2:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 8007fa4 <tiny_vsnprintf_like+0x184>
 8007ef6:	e7f8      	b.n	8007eea <tiny_vsnprintf_like+0xca>
          while (len < field_width--) *str++ = ' ';
 8007ef8:	2220      	movs	r2, #32
 8007efa:	f804 2b01 	strb.w	r2, [r4], #1
 8007efe:	461d      	mov	r5, r3
 8007f00:	1e6b      	subs	r3, r5, #1
 8007f02:	4285      	cmp	r5, r0
 8007f04:	dcf8      	bgt.n	8007ef8 <tiny_vsnprintf_like+0xd8>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8007f06:	2200      	movs	r2, #0
 8007f08:	e006      	b.n	8007f18 <tiny_vsnprintf_like+0xf8>
 8007f0a:	4643      	mov	r3, r8
 8007f0c:	f813 1b01 	ldrb.w	r1, [r3], #1
 8007f10:	f804 1b01 	strb.w	r1, [r4], #1
 8007f14:	3201      	adds	r2, #1
 8007f16:	4698      	mov	r8, r3
 8007f18:	4282      	cmp	r2, r0
 8007f1a:	dbf6      	blt.n	8007f0a <tiny_vsnprintf_like+0xea>
 8007f1c:	e78d      	b.n	8007e3a <tiny_vsnprintf_like+0x1a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 8007f1e:	f049 0940 	orr.w	r9, r9, #64	; 0x40

      case 'x':
        base = 16;
 8007f22:	2310      	movs	r3, #16
        continue;
    }

    if (qualifier == 'l')
      num = va_arg(args, unsigned long);
    else if (flags & SIGN)
 8007f24:	f019 0f02 	tst.w	r9, #2
 8007f28:	d02f      	beq.n	8007f8a <tiny_vsnprintf_like+0x16a>
      num = va_arg(args, int);
 8007f2a:	9a04      	ldr	r2, [sp, #16]
 8007f2c:	1d11      	adds	r1, r2, #4
 8007f2e:	9104      	str	r1, [sp, #16]
 8007f30:	6812      	ldr	r2, [r2, #0]
    else
      num = va_arg(args, unsigned int);

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8007f32:	1ba1      	subs	r1, r4, r6
 8007f34:	f8cd 9008 	str.w	r9, [sp, #8]
 8007f38:	f04f 30ff 	mov.w	r0, #4294967295
 8007f3c:	9001      	str	r0, [sp, #4]
 8007f3e:	9500      	str	r5, [sp, #0]
 8007f40:	eba8 0101 	sub.w	r1, r8, r1
 8007f44:	4620      	mov	r0, r4
 8007f46:	f7ff fee1 	bl	8007d0c <ee_number>
 8007f4a:	4604      	mov	r4, r0
 8007f4c:	e775      	b.n	8007e3a <tiny_vsnprintf_like+0x1a>
        flags |= SIGN;
 8007f4e:	f049 0902 	orr.w	r9, r9, #2
    base = 10;
 8007f52:	230a      	movs	r3, #10
 8007f54:	e7e6      	b.n	8007f24 <tiny_vsnprintf_like+0x104>
        if (*fmt != '%') *str++ = '%';
 8007f56:	2a25      	cmp	r2, #37	; 0x25
 8007f58:	d002      	beq.n	8007f60 <tiny_vsnprintf_like+0x140>
 8007f5a:	2325      	movs	r3, #37	; 0x25
 8007f5c:	f804 3b01 	strb.w	r3, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 8007f60:	1ba3      	subs	r3, r4, r6
 8007f62:	4598      	cmp	r8, r3
 8007f64:	dd0f      	ble.n	8007f86 <tiny_vsnprintf_like+0x166>
        if (*fmt)
 8007f66:	9b05      	ldr	r3, [sp, #20]
 8007f68:	781a      	ldrb	r2, [r3, #0]
 8007f6a:	b13a      	cbz	r2, 8007f7c <tiny_vsnprintf_like+0x15c>
          *str++ = *fmt;
 8007f6c:	f804 2b01 	strb.w	r2, [r4], #1
        CHECK_STR_SIZE(buf, str, size);
 8007f70:	1ba3      	subs	r3, r4, r6
 8007f72:	4598      	cmp	r8, r3
 8007f74:	f73f af61 	bgt.w	8007e3a <tiny_vsnprintf_like+0x1a>
    base = 10;
 8007f78:	230a      	movs	r3, #10
 8007f7a:	e7d3      	b.n	8007f24 <tiny_vsnprintf_like+0x104>
          --fmt;
 8007f7c:	3b01      	subs	r3, #1
 8007f7e:	9305      	str	r3, [sp, #20]
 8007f80:	e7f6      	b.n	8007f70 <tiny_vsnprintf_like+0x150>
        base = 16;
 8007f82:	2310      	movs	r3, #16
 8007f84:	e7ce      	b.n	8007f24 <tiny_vsnprintf_like+0x104>
    base = 10;
 8007f86:	230a      	movs	r3, #10
 8007f88:	e7cc      	b.n	8007f24 <tiny_vsnprintf_like+0x104>
      num = va_arg(args, unsigned int);
 8007f8a:	9a04      	ldr	r2, [sp, #16]
 8007f8c:	1d11      	adds	r1, r2, #4
 8007f8e:	9104      	str	r1, [sp, #16]
 8007f90:	6812      	ldr	r2, [r2, #0]
 8007f92:	e7ce      	b.n	8007f32 <tiny_vsnprintf_like+0x112>
  }

  *str = '\0';
 8007f94:	2300      	movs	r3, #0
 8007f96:	7023      	strb	r3, [r4, #0]
  return str - buf;
 8007f98:	1ba0      	subs	r0, r4, r6
}
 8007f9a:	b007      	add	sp, #28
 8007f9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    return 0;
 8007fa0:	2000      	movs	r0, #0
 8007fa2:	e7fa      	b.n	8007f9a <tiny_vsnprintf_like+0x17a>
 8007fa4:	08009948 	.word	0x08009948

08007fa8 <rand>:
 8007fa8:	4b16      	ldr	r3, [pc, #88]	; (8008004 <rand+0x5c>)
 8007faa:	b510      	push	{r4, lr}
 8007fac:	681c      	ldr	r4, [r3, #0]
 8007fae:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8007fb0:	b9b3      	cbnz	r3, 8007fe0 <rand+0x38>
 8007fb2:	2018      	movs	r0, #24
 8007fb4:	f000 fa6e 	bl	8008494 <malloc>
 8007fb8:	4602      	mov	r2, r0
 8007fba:	6320      	str	r0, [r4, #48]	; 0x30
 8007fbc:	b920      	cbnz	r0, 8007fc8 <rand+0x20>
 8007fbe:	4b12      	ldr	r3, [pc, #72]	; (8008008 <rand+0x60>)
 8007fc0:	4812      	ldr	r0, [pc, #72]	; (800800c <rand+0x64>)
 8007fc2:	2152      	movs	r1, #82	; 0x52
 8007fc4:	f000 f9fe 	bl	80083c4 <__assert_func>
 8007fc8:	4911      	ldr	r1, [pc, #68]	; (8008010 <rand+0x68>)
 8007fca:	4b12      	ldr	r3, [pc, #72]	; (8008014 <rand+0x6c>)
 8007fcc:	e9c0 1300 	strd	r1, r3, [r0]
 8007fd0:	4b11      	ldr	r3, [pc, #68]	; (8008018 <rand+0x70>)
 8007fd2:	6083      	str	r3, [r0, #8]
 8007fd4:	230b      	movs	r3, #11
 8007fd6:	8183      	strh	r3, [r0, #12]
 8007fd8:	2100      	movs	r1, #0
 8007fda:	2001      	movs	r0, #1
 8007fdc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007fe0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007fe2:	480e      	ldr	r0, [pc, #56]	; (800801c <rand+0x74>)
 8007fe4:	690b      	ldr	r3, [r1, #16]
 8007fe6:	694c      	ldr	r4, [r1, #20]
 8007fe8:	4a0d      	ldr	r2, [pc, #52]	; (8008020 <rand+0x78>)
 8007fea:	4358      	muls	r0, r3
 8007fec:	fb02 0004 	mla	r0, r2, r4, r0
 8007ff0:	fba3 3202 	umull	r3, r2, r3, r2
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	eb40 0002 	adc.w	r0, r0, r2
 8007ffa:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007ffe:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8008002:	bd10      	pop	{r4, pc}
 8008004:	20000094 	.word	0x20000094
 8008008:	0800994f 	.word	0x0800994f
 800800c:	08009966 	.word	0x08009966
 8008010:	abcd330e 	.word	0xabcd330e
 8008014:	e66d1234 	.word	0xe66d1234
 8008018:	0005deec 	.word	0x0005deec
 800801c:	5851f42d 	.word	0x5851f42d
 8008020:	4c957f2d 	.word	0x4c957f2d

08008024 <std>:
 8008024:	2300      	movs	r3, #0
 8008026:	b510      	push	{r4, lr}
 8008028:	4604      	mov	r4, r0
 800802a:	e9c0 3300 	strd	r3, r3, [r0]
 800802e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008032:	6083      	str	r3, [r0, #8]
 8008034:	8181      	strh	r1, [r0, #12]
 8008036:	6643      	str	r3, [r0, #100]	; 0x64
 8008038:	81c2      	strh	r2, [r0, #14]
 800803a:	6183      	str	r3, [r0, #24]
 800803c:	4619      	mov	r1, r3
 800803e:	2208      	movs	r2, #8
 8008040:	305c      	adds	r0, #92	; 0x5c
 8008042:	f000 f914 	bl	800826e <memset>
 8008046:	4b0d      	ldr	r3, [pc, #52]	; (800807c <std+0x58>)
 8008048:	6263      	str	r3, [r4, #36]	; 0x24
 800804a:	4b0d      	ldr	r3, [pc, #52]	; (8008080 <std+0x5c>)
 800804c:	62a3      	str	r3, [r4, #40]	; 0x28
 800804e:	4b0d      	ldr	r3, [pc, #52]	; (8008084 <std+0x60>)
 8008050:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008052:	4b0d      	ldr	r3, [pc, #52]	; (8008088 <std+0x64>)
 8008054:	6323      	str	r3, [r4, #48]	; 0x30
 8008056:	4b0d      	ldr	r3, [pc, #52]	; (800808c <std+0x68>)
 8008058:	6224      	str	r4, [r4, #32]
 800805a:	429c      	cmp	r4, r3
 800805c:	d006      	beq.n	800806c <std+0x48>
 800805e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8008062:	4294      	cmp	r4, r2
 8008064:	d002      	beq.n	800806c <std+0x48>
 8008066:	33d0      	adds	r3, #208	; 0xd0
 8008068:	429c      	cmp	r4, r3
 800806a:	d105      	bne.n	8008078 <std+0x54>
 800806c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008074:	f000 b994 	b.w	80083a0 <__retarget_lock_init_recursive>
 8008078:	bd10      	pop	{r4, pc}
 800807a:	bf00      	nop
 800807c:	080081e9 	.word	0x080081e9
 8008080:	0800820b 	.word	0x0800820b
 8008084:	08008243 	.word	0x08008243
 8008088:	08008267 	.word	0x08008267
 800808c:	200009b0 	.word	0x200009b0

08008090 <stdio_exit_handler>:
 8008090:	4a02      	ldr	r2, [pc, #8]	; (800809c <stdio_exit_handler+0xc>)
 8008092:	4903      	ldr	r1, [pc, #12]	; (80080a0 <stdio_exit_handler+0x10>)
 8008094:	4803      	ldr	r0, [pc, #12]	; (80080a4 <stdio_exit_handler+0x14>)
 8008096:	f000 b869 	b.w	800816c <_fwalk_sglue>
 800809a:	bf00      	nop
 800809c:	2000003c 	.word	0x2000003c
 80080a0:	08008cd1 	.word	0x08008cd1
 80080a4:	20000048 	.word	0x20000048

080080a8 <cleanup_stdio>:
 80080a8:	6841      	ldr	r1, [r0, #4]
 80080aa:	4b0c      	ldr	r3, [pc, #48]	; (80080dc <cleanup_stdio+0x34>)
 80080ac:	4299      	cmp	r1, r3
 80080ae:	b510      	push	{r4, lr}
 80080b0:	4604      	mov	r4, r0
 80080b2:	d001      	beq.n	80080b8 <cleanup_stdio+0x10>
 80080b4:	f000 fe0c 	bl	8008cd0 <_fflush_r>
 80080b8:	68a1      	ldr	r1, [r4, #8]
 80080ba:	4b09      	ldr	r3, [pc, #36]	; (80080e0 <cleanup_stdio+0x38>)
 80080bc:	4299      	cmp	r1, r3
 80080be:	d002      	beq.n	80080c6 <cleanup_stdio+0x1e>
 80080c0:	4620      	mov	r0, r4
 80080c2:	f000 fe05 	bl	8008cd0 <_fflush_r>
 80080c6:	68e1      	ldr	r1, [r4, #12]
 80080c8:	4b06      	ldr	r3, [pc, #24]	; (80080e4 <cleanup_stdio+0x3c>)
 80080ca:	4299      	cmp	r1, r3
 80080cc:	d004      	beq.n	80080d8 <cleanup_stdio+0x30>
 80080ce:	4620      	mov	r0, r4
 80080d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80080d4:	f000 bdfc 	b.w	8008cd0 <_fflush_r>
 80080d8:	bd10      	pop	{r4, pc}
 80080da:	bf00      	nop
 80080dc:	200009b0 	.word	0x200009b0
 80080e0:	20000a18 	.word	0x20000a18
 80080e4:	20000a80 	.word	0x20000a80

080080e8 <global_stdio_init.part.0>:
 80080e8:	b510      	push	{r4, lr}
 80080ea:	4b0b      	ldr	r3, [pc, #44]	; (8008118 <global_stdio_init.part.0+0x30>)
 80080ec:	4c0b      	ldr	r4, [pc, #44]	; (800811c <global_stdio_init.part.0+0x34>)
 80080ee:	4a0c      	ldr	r2, [pc, #48]	; (8008120 <global_stdio_init.part.0+0x38>)
 80080f0:	601a      	str	r2, [r3, #0]
 80080f2:	4620      	mov	r0, r4
 80080f4:	2200      	movs	r2, #0
 80080f6:	2104      	movs	r1, #4
 80080f8:	f7ff ff94 	bl	8008024 <std>
 80080fc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8008100:	2201      	movs	r2, #1
 8008102:	2109      	movs	r1, #9
 8008104:	f7ff ff8e 	bl	8008024 <std>
 8008108:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800810c:	2202      	movs	r2, #2
 800810e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008112:	2112      	movs	r1, #18
 8008114:	f7ff bf86 	b.w	8008024 <std>
 8008118:	20000ae8 	.word	0x20000ae8
 800811c:	200009b0 	.word	0x200009b0
 8008120:	08008091 	.word	0x08008091

08008124 <__sfp_lock_acquire>:
 8008124:	4801      	ldr	r0, [pc, #4]	; (800812c <__sfp_lock_acquire+0x8>)
 8008126:	f000 b93c 	b.w	80083a2 <__retarget_lock_acquire_recursive>
 800812a:	bf00      	nop
 800812c:	20000af1 	.word	0x20000af1

08008130 <__sfp_lock_release>:
 8008130:	4801      	ldr	r0, [pc, #4]	; (8008138 <__sfp_lock_release+0x8>)
 8008132:	f000 b937 	b.w	80083a4 <__retarget_lock_release_recursive>
 8008136:	bf00      	nop
 8008138:	20000af1 	.word	0x20000af1

0800813c <__sinit>:
 800813c:	b510      	push	{r4, lr}
 800813e:	4604      	mov	r4, r0
 8008140:	f7ff fff0 	bl	8008124 <__sfp_lock_acquire>
 8008144:	6a23      	ldr	r3, [r4, #32]
 8008146:	b11b      	cbz	r3, 8008150 <__sinit+0x14>
 8008148:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800814c:	f7ff bff0 	b.w	8008130 <__sfp_lock_release>
 8008150:	4b04      	ldr	r3, [pc, #16]	; (8008164 <__sinit+0x28>)
 8008152:	6223      	str	r3, [r4, #32]
 8008154:	4b04      	ldr	r3, [pc, #16]	; (8008168 <__sinit+0x2c>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	2b00      	cmp	r3, #0
 800815a:	d1f5      	bne.n	8008148 <__sinit+0xc>
 800815c:	f7ff ffc4 	bl	80080e8 <global_stdio_init.part.0>
 8008160:	e7f2      	b.n	8008148 <__sinit+0xc>
 8008162:	bf00      	nop
 8008164:	080080a9 	.word	0x080080a9
 8008168:	20000ae8 	.word	0x20000ae8

0800816c <_fwalk_sglue>:
 800816c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008170:	4607      	mov	r7, r0
 8008172:	4688      	mov	r8, r1
 8008174:	4614      	mov	r4, r2
 8008176:	2600      	movs	r6, #0
 8008178:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800817c:	f1b9 0901 	subs.w	r9, r9, #1
 8008180:	d505      	bpl.n	800818e <_fwalk_sglue+0x22>
 8008182:	6824      	ldr	r4, [r4, #0]
 8008184:	2c00      	cmp	r4, #0
 8008186:	d1f7      	bne.n	8008178 <_fwalk_sglue+0xc>
 8008188:	4630      	mov	r0, r6
 800818a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800818e:	89ab      	ldrh	r3, [r5, #12]
 8008190:	2b01      	cmp	r3, #1
 8008192:	d907      	bls.n	80081a4 <_fwalk_sglue+0x38>
 8008194:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008198:	3301      	adds	r3, #1
 800819a:	d003      	beq.n	80081a4 <_fwalk_sglue+0x38>
 800819c:	4629      	mov	r1, r5
 800819e:	4638      	mov	r0, r7
 80081a0:	47c0      	blx	r8
 80081a2:	4306      	orrs	r6, r0
 80081a4:	3568      	adds	r5, #104	; 0x68
 80081a6:	e7e9      	b.n	800817c <_fwalk_sglue+0x10>

080081a8 <siprintf>:
 80081a8:	b40e      	push	{r1, r2, r3}
 80081aa:	b500      	push	{lr}
 80081ac:	b09c      	sub	sp, #112	; 0x70
 80081ae:	ab1d      	add	r3, sp, #116	; 0x74
 80081b0:	9002      	str	r0, [sp, #8]
 80081b2:	9006      	str	r0, [sp, #24]
 80081b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80081b8:	4809      	ldr	r0, [pc, #36]	; (80081e0 <siprintf+0x38>)
 80081ba:	9107      	str	r1, [sp, #28]
 80081bc:	9104      	str	r1, [sp, #16]
 80081be:	4909      	ldr	r1, [pc, #36]	; (80081e4 <siprintf+0x3c>)
 80081c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80081c4:	9105      	str	r1, [sp, #20]
 80081c6:	6800      	ldr	r0, [r0, #0]
 80081c8:	9301      	str	r3, [sp, #4]
 80081ca:	a902      	add	r1, sp, #8
 80081cc:	f000 fa70 	bl	80086b0 <_svfiprintf_r>
 80081d0:	9b02      	ldr	r3, [sp, #8]
 80081d2:	2200      	movs	r2, #0
 80081d4:	701a      	strb	r2, [r3, #0]
 80081d6:	b01c      	add	sp, #112	; 0x70
 80081d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80081dc:	b003      	add	sp, #12
 80081de:	4770      	bx	lr
 80081e0:	20000094 	.word	0x20000094
 80081e4:	ffff0208 	.word	0xffff0208

080081e8 <__sread>:
 80081e8:	b510      	push	{r4, lr}
 80081ea:	460c      	mov	r4, r1
 80081ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081f0:	f000 f888 	bl	8008304 <_read_r>
 80081f4:	2800      	cmp	r0, #0
 80081f6:	bfab      	itete	ge
 80081f8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80081fa:	89a3      	ldrhlt	r3, [r4, #12]
 80081fc:	181b      	addge	r3, r3, r0
 80081fe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008202:	bfac      	ite	ge
 8008204:	6563      	strge	r3, [r4, #84]	; 0x54
 8008206:	81a3      	strhlt	r3, [r4, #12]
 8008208:	bd10      	pop	{r4, pc}

0800820a <__swrite>:
 800820a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800820e:	461f      	mov	r7, r3
 8008210:	898b      	ldrh	r3, [r1, #12]
 8008212:	05db      	lsls	r3, r3, #23
 8008214:	4605      	mov	r5, r0
 8008216:	460c      	mov	r4, r1
 8008218:	4616      	mov	r6, r2
 800821a:	d505      	bpl.n	8008228 <__swrite+0x1e>
 800821c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008220:	2302      	movs	r3, #2
 8008222:	2200      	movs	r2, #0
 8008224:	f000 f85c 	bl	80082e0 <_lseek_r>
 8008228:	89a3      	ldrh	r3, [r4, #12]
 800822a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800822e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008232:	81a3      	strh	r3, [r4, #12]
 8008234:	4632      	mov	r2, r6
 8008236:	463b      	mov	r3, r7
 8008238:	4628      	mov	r0, r5
 800823a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800823e:	f000 b873 	b.w	8008328 <_write_r>

08008242 <__sseek>:
 8008242:	b510      	push	{r4, lr}
 8008244:	460c      	mov	r4, r1
 8008246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800824a:	f000 f849 	bl	80082e0 <_lseek_r>
 800824e:	1c43      	adds	r3, r0, #1
 8008250:	89a3      	ldrh	r3, [r4, #12]
 8008252:	bf15      	itete	ne
 8008254:	6560      	strne	r0, [r4, #84]	; 0x54
 8008256:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800825a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800825e:	81a3      	strheq	r3, [r4, #12]
 8008260:	bf18      	it	ne
 8008262:	81a3      	strhne	r3, [r4, #12]
 8008264:	bd10      	pop	{r4, pc}

08008266 <__sclose>:
 8008266:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800826a:	f000 b829 	b.w	80082c0 <_close_r>

0800826e <memset>:
 800826e:	4402      	add	r2, r0
 8008270:	4603      	mov	r3, r0
 8008272:	4293      	cmp	r3, r2
 8008274:	d100      	bne.n	8008278 <memset+0xa>
 8008276:	4770      	bx	lr
 8008278:	f803 1b01 	strb.w	r1, [r3], #1
 800827c:	e7f9      	b.n	8008272 <memset+0x4>

0800827e <strcat>:
 800827e:	b510      	push	{r4, lr}
 8008280:	4602      	mov	r2, r0
 8008282:	7814      	ldrb	r4, [r2, #0]
 8008284:	4613      	mov	r3, r2
 8008286:	3201      	adds	r2, #1
 8008288:	2c00      	cmp	r4, #0
 800828a:	d1fa      	bne.n	8008282 <strcat+0x4>
 800828c:	3b01      	subs	r3, #1
 800828e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008292:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008296:	2a00      	cmp	r2, #0
 8008298:	d1f9      	bne.n	800828e <strcat+0x10>
 800829a:	bd10      	pop	{r4, pc}

0800829c <strncmp>:
 800829c:	b510      	push	{r4, lr}
 800829e:	b16a      	cbz	r2, 80082bc <strncmp+0x20>
 80082a0:	3901      	subs	r1, #1
 80082a2:	1884      	adds	r4, r0, r2
 80082a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082a8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80082ac:	429a      	cmp	r2, r3
 80082ae:	d103      	bne.n	80082b8 <strncmp+0x1c>
 80082b0:	42a0      	cmp	r0, r4
 80082b2:	d001      	beq.n	80082b8 <strncmp+0x1c>
 80082b4:	2a00      	cmp	r2, #0
 80082b6:	d1f5      	bne.n	80082a4 <strncmp+0x8>
 80082b8:	1ad0      	subs	r0, r2, r3
 80082ba:	bd10      	pop	{r4, pc}
 80082bc:	4610      	mov	r0, r2
 80082be:	e7fc      	b.n	80082ba <strncmp+0x1e>

080082c0 <_close_r>:
 80082c0:	b538      	push	{r3, r4, r5, lr}
 80082c2:	4d06      	ldr	r5, [pc, #24]	; (80082dc <_close_r+0x1c>)
 80082c4:	2300      	movs	r3, #0
 80082c6:	4604      	mov	r4, r0
 80082c8:	4608      	mov	r0, r1
 80082ca:	602b      	str	r3, [r5, #0]
 80082cc:	f7f8 fbee 	bl	8000aac <_close>
 80082d0:	1c43      	adds	r3, r0, #1
 80082d2:	d102      	bne.n	80082da <_close_r+0x1a>
 80082d4:	682b      	ldr	r3, [r5, #0]
 80082d6:	b103      	cbz	r3, 80082da <_close_r+0x1a>
 80082d8:	6023      	str	r3, [r4, #0]
 80082da:	bd38      	pop	{r3, r4, r5, pc}
 80082dc:	20000aec 	.word	0x20000aec

080082e0 <_lseek_r>:
 80082e0:	b538      	push	{r3, r4, r5, lr}
 80082e2:	4d07      	ldr	r5, [pc, #28]	; (8008300 <_lseek_r+0x20>)
 80082e4:	4604      	mov	r4, r0
 80082e6:	4608      	mov	r0, r1
 80082e8:	4611      	mov	r1, r2
 80082ea:	2200      	movs	r2, #0
 80082ec:	602a      	str	r2, [r5, #0]
 80082ee:	461a      	mov	r2, r3
 80082f0:	f7f8 fbe6 	bl	8000ac0 <_lseek>
 80082f4:	1c43      	adds	r3, r0, #1
 80082f6:	d102      	bne.n	80082fe <_lseek_r+0x1e>
 80082f8:	682b      	ldr	r3, [r5, #0]
 80082fa:	b103      	cbz	r3, 80082fe <_lseek_r+0x1e>
 80082fc:	6023      	str	r3, [r4, #0]
 80082fe:	bd38      	pop	{r3, r4, r5, pc}
 8008300:	20000aec 	.word	0x20000aec

08008304 <_read_r>:
 8008304:	b538      	push	{r3, r4, r5, lr}
 8008306:	4d07      	ldr	r5, [pc, #28]	; (8008324 <_read_r+0x20>)
 8008308:	4604      	mov	r4, r0
 800830a:	4608      	mov	r0, r1
 800830c:	4611      	mov	r1, r2
 800830e:	2200      	movs	r2, #0
 8008310:	602a      	str	r2, [r5, #0]
 8008312:	461a      	mov	r2, r3
 8008314:	f7f8 fbac 	bl	8000a70 <_read>
 8008318:	1c43      	adds	r3, r0, #1
 800831a:	d102      	bne.n	8008322 <_read_r+0x1e>
 800831c:	682b      	ldr	r3, [r5, #0]
 800831e:	b103      	cbz	r3, 8008322 <_read_r+0x1e>
 8008320:	6023      	str	r3, [r4, #0]
 8008322:	bd38      	pop	{r3, r4, r5, pc}
 8008324:	20000aec 	.word	0x20000aec

08008328 <_write_r>:
 8008328:	b538      	push	{r3, r4, r5, lr}
 800832a:	4d07      	ldr	r5, [pc, #28]	; (8008348 <_write_r+0x20>)
 800832c:	4604      	mov	r4, r0
 800832e:	4608      	mov	r0, r1
 8008330:	4611      	mov	r1, r2
 8008332:	2200      	movs	r2, #0
 8008334:	602a      	str	r2, [r5, #0]
 8008336:	461a      	mov	r2, r3
 8008338:	f7f8 fbaa 	bl	8000a90 <_write>
 800833c:	1c43      	adds	r3, r0, #1
 800833e:	d102      	bne.n	8008346 <_write_r+0x1e>
 8008340:	682b      	ldr	r3, [r5, #0]
 8008342:	b103      	cbz	r3, 8008346 <_write_r+0x1e>
 8008344:	6023      	str	r3, [r4, #0]
 8008346:	bd38      	pop	{r3, r4, r5, pc}
 8008348:	20000aec 	.word	0x20000aec

0800834c <__errno>:
 800834c:	4b01      	ldr	r3, [pc, #4]	; (8008354 <__errno+0x8>)
 800834e:	6818      	ldr	r0, [r3, #0]
 8008350:	4770      	bx	lr
 8008352:	bf00      	nop
 8008354:	20000094 	.word	0x20000094

08008358 <__libc_init_array>:
 8008358:	b570      	push	{r4, r5, r6, lr}
 800835a:	4d0d      	ldr	r5, [pc, #52]	; (8008390 <__libc_init_array+0x38>)
 800835c:	4c0d      	ldr	r4, [pc, #52]	; (8008394 <__libc_init_array+0x3c>)
 800835e:	1b64      	subs	r4, r4, r5
 8008360:	10a4      	asrs	r4, r4, #2
 8008362:	2600      	movs	r6, #0
 8008364:	42a6      	cmp	r6, r4
 8008366:	d109      	bne.n	800837c <__libc_init_array+0x24>
 8008368:	4d0b      	ldr	r5, [pc, #44]	; (8008398 <__libc_init_array+0x40>)
 800836a:	4c0c      	ldr	r4, [pc, #48]	; (800839c <__libc_init_array+0x44>)
 800836c:	f000 fff2 	bl	8009354 <_init>
 8008370:	1b64      	subs	r4, r4, r5
 8008372:	10a4      	asrs	r4, r4, #2
 8008374:	2600      	movs	r6, #0
 8008376:	42a6      	cmp	r6, r4
 8008378:	d105      	bne.n	8008386 <__libc_init_array+0x2e>
 800837a:	bd70      	pop	{r4, r5, r6, pc}
 800837c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008380:	4798      	blx	r3
 8008382:	3601      	adds	r6, #1
 8008384:	e7ee      	b.n	8008364 <__libc_init_array+0xc>
 8008386:	f855 3b04 	ldr.w	r3, [r5], #4
 800838a:	4798      	blx	r3
 800838c:	3601      	adds	r6, #1
 800838e:	e7f2      	b.n	8008376 <__libc_init_array+0x1e>
 8008390:	08009a38 	.word	0x08009a38
 8008394:	08009a38 	.word	0x08009a38
 8008398:	08009a38 	.word	0x08009a38
 800839c:	08009a3c 	.word	0x08009a3c

080083a0 <__retarget_lock_init_recursive>:
 80083a0:	4770      	bx	lr

080083a2 <__retarget_lock_acquire_recursive>:
 80083a2:	4770      	bx	lr

080083a4 <__retarget_lock_release_recursive>:
 80083a4:	4770      	bx	lr

080083a6 <memcpy>:
 80083a6:	440a      	add	r2, r1
 80083a8:	4291      	cmp	r1, r2
 80083aa:	f100 33ff 	add.w	r3, r0, #4294967295
 80083ae:	d100      	bne.n	80083b2 <memcpy+0xc>
 80083b0:	4770      	bx	lr
 80083b2:	b510      	push	{r4, lr}
 80083b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80083b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80083bc:	4291      	cmp	r1, r2
 80083be:	d1f9      	bne.n	80083b4 <memcpy+0xe>
 80083c0:	bd10      	pop	{r4, pc}
	...

080083c4 <__assert_func>:
 80083c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80083c6:	4614      	mov	r4, r2
 80083c8:	461a      	mov	r2, r3
 80083ca:	4b09      	ldr	r3, [pc, #36]	; (80083f0 <__assert_func+0x2c>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	4605      	mov	r5, r0
 80083d0:	68d8      	ldr	r0, [r3, #12]
 80083d2:	b14c      	cbz	r4, 80083e8 <__assert_func+0x24>
 80083d4:	4b07      	ldr	r3, [pc, #28]	; (80083f4 <__assert_func+0x30>)
 80083d6:	9100      	str	r1, [sp, #0]
 80083d8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80083dc:	4906      	ldr	r1, [pc, #24]	; (80083f8 <__assert_func+0x34>)
 80083de:	462b      	mov	r3, r5
 80083e0:	f000 fc9e 	bl	8008d20 <fiprintf>
 80083e4:	f000 fcd8 	bl	8008d98 <abort>
 80083e8:	4b04      	ldr	r3, [pc, #16]	; (80083fc <__assert_func+0x38>)
 80083ea:	461c      	mov	r4, r3
 80083ec:	e7f3      	b.n	80083d6 <__assert_func+0x12>
 80083ee:	bf00      	nop
 80083f0:	20000094 	.word	0x20000094
 80083f4:	080099be 	.word	0x080099be
 80083f8:	080099cb 	.word	0x080099cb
 80083fc:	080099f9 	.word	0x080099f9

08008400 <_free_r>:
 8008400:	b538      	push	{r3, r4, r5, lr}
 8008402:	4605      	mov	r5, r0
 8008404:	2900      	cmp	r1, #0
 8008406:	d041      	beq.n	800848c <_free_r+0x8c>
 8008408:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800840c:	1f0c      	subs	r4, r1, #4
 800840e:	2b00      	cmp	r3, #0
 8008410:	bfb8      	it	lt
 8008412:	18e4      	addlt	r4, r4, r3
 8008414:	f000 f8e6 	bl	80085e4 <__malloc_lock>
 8008418:	4a1d      	ldr	r2, [pc, #116]	; (8008490 <_free_r+0x90>)
 800841a:	6813      	ldr	r3, [r2, #0]
 800841c:	b933      	cbnz	r3, 800842c <_free_r+0x2c>
 800841e:	6063      	str	r3, [r4, #4]
 8008420:	6014      	str	r4, [r2, #0]
 8008422:	4628      	mov	r0, r5
 8008424:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008428:	f000 b8e2 	b.w	80085f0 <__malloc_unlock>
 800842c:	42a3      	cmp	r3, r4
 800842e:	d908      	bls.n	8008442 <_free_r+0x42>
 8008430:	6820      	ldr	r0, [r4, #0]
 8008432:	1821      	adds	r1, r4, r0
 8008434:	428b      	cmp	r3, r1
 8008436:	bf01      	itttt	eq
 8008438:	6819      	ldreq	r1, [r3, #0]
 800843a:	685b      	ldreq	r3, [r3, #4]
 800843c:	1809      	addeq	r1, r1, r0
 800843e:	6021      	streq	r1, [r4, #0]
 8008440:	e7ed      	b.n	800841e <_free_r+0x1e>
 8008442:	461a      	mov	r2, r3
 8008444:	685b      	ldr	r3, [r3, #4]
 8008446:	b10b      	cbz	r3, 800844c <_free_r+0x4c>
 8008448:	42a3      	cmp	r3, r4
 800844a:	d9fa      	bls.n	8008442 <_free_r+0x42>
 800844c:	6811      	ldr	r1, [r2, #0]
 800844e:	1850      	adds	r0, r2, r1
 8008450:	42a0      	cmp	r0, r4
 8008452:	d10b      	bne.n	800846c <_free_r+0x6c>
 8008454:	6820      	ldr	r0, [r4, #0]
 8008456:	4401      	add	r1, r0
 8008458:	1850      	adds	r0, r2, r1
 800845a:	4283      	cmp	r3, r0
 800845c:	6011      	str	r1, [r2, #0]
 800845e:	d1e0      	bne.n	8008422 <_free_r+0x22>
 8008460:	6818      	ldr	r0, [r3, #0]
 8008462:	685b      	ldr	r3, [r3, #4]
 8008464:	6053      	str	r3, [r2, #4]
 8008466:	4408      	add	r0, r1
 8008468:	6010      	str	r0, [r2, #0]
 800846a:	e7da      	b.n	8008422 <_free_r+0x22>
 800846c:	d902      	bls.n	8008474 <_free_r+0x74>
 800846e:	230c      	movs	r3, #12
 8008470:	602b      	str	r3, [r5, #0]
 8008472:	e7d6      	b.n	8008422 <_free_r+0x22>
 8008474:	6820      	ldr	r0, [r4, #0]
 8008476:	1821      	adds	r1, r4, r0
 8008478:	428b      	cmp	r3, r1
 800847a:	bf04      	itt	eq
 800847c:	6819      	ldreq	r1, [r3, #0]
 800847e:	685b      	ldreq	r3, [r3, #4]
 8008480:	6063      	str	r3, [r4, #4]
 8008482:	bf04      	itt	eq
 8008484:	1809      	addeq	r1, r1, r0
 8008486:	6021      	streq	r1, [r4, #0]
 8008488:	6054      	str	r4, [r2, #4]
 800848a:	e7ca      	b.n	8008422 <_free_r+0x22>
 800848c:	bd38      	pop	{r3, r4, r5, pc}
 800848e:	bf00      	nop
 8008490:	20000af4 	.word	0x20000af4

08008494 <malloc>:
 8008494:	4b02      	ldr	r3, [pc, #8]	; (80084a0 <malloc+0xc>)
 8008496:	4601      	mov	r1, r0
 8008498:	6818      	ldr	r0, [r3, #0]
 800849a:	f000 b823 	b.w	80084e4 <_malloc_r>
 800849e:	bf00      	nop
 80084a0:	20000094 	.word	0x20000094

080084a4 <sbrk_aligned>:
 80084a4:	b570      	push	{r4, r5, r6, lr}
 80084a6:	4e0e      	ldr	r6, [pc, #56]	; (80084e0 <sbrk_aligned+0x3c>)
 80084a8:	460c      	mov	r4, r1
 80084aa:	6831      	ldr	r1, [r6, #0]
 80084ac:	4605      	mov	r5, r0
 80084ae:	b911      	cbnz	r1, 80084b6 <sbrk_aligned+0x12>
 80084b0:	f000 fc62 	bl	8008d78 <_sbrk_r>
 80084b4:	6030      	str	r0, [r6, #0]
 80084b6:	4621      	mov	r1, r4
 80084b8:	4628      	mov	r0, r5
 80084ba:	f000 fc5d 	bl	8008d78 <_sbrk_r>
 80084be:	1c43      	adds	r3, r0, #1
 80084c0:	d00a      	beq.n	80084d8 <sbrk_aligned+0x34>
 80084c2:	1cc4      	adds	r4, r0, #3
 80084c4:	f024 0403 	bic.w	r4, r4, #3
 80084c8:	42a0      	cmp	r0, r4
 80084ca:	d007      	beq.n	80084dc <sbrk_aligned+0x38>
 80084cc:	1a21      	subs	r1, r4, r0
 80084ce:	4628      	mov	r0, r5
 80084d0:	f000 fc52 	bl	8008d78 <_sbrk_r>
 80084d4:	3001      	adds	r0, #1
 80084d6:	d101      	bne.n	80084dc <sbrk_aligned+0x38>
 80084d8:	f04f 34ff 	mov.w	r4, #4294967295
 80084dc:	4620      	mov	r0, r4
 80084de:	bd70      	pop	{r4, r5, r6, pc}
 80084e0:	20000af8 	.word	0x20000af8

080084e4 <_malloc_r>:
 80084e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084e8:	1ccd      	adds	r5, r1, #3
 80084ea:	f025 0503 	bic.w	r5, r5, #3
 80084ee:	3508      	adds	r5, #8
 80084f0:	2d0c      	cmp	r5, #12
 80084f2:	bf38      	it	cc
 80084f4:	250c      	movcc	r5, #12
 80084f6:	2d00      	cmp	r5, #0
 80084f8:	4607      	mov	r7, r0
 80084fa:	db01      	blt.n	8008500 <_malloc_r+0x1c>
 80084fc:	42a9      	cmp	r1, r5
 80084fe:	d905      	bls.n	800850c <_malloc_r+0x28>
 8008500:	230c      	movs	r3, #12
 8008502:	603b      	str	r3, [r7, #0]
 8008504:	2600      	movs	r6, #0
 8008506:	4630      	mov	r0, r6
 8008508:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800850c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80085e0 <_malloc_r+0xfc>
 8008510:	f000 f868 	bl	80085e4 <__malloc_lock>
 8008514:	f8d8 3000 	ldr.w	r3, [r8]
 8008518:	461c      	mov	r4, r3
 800851a:	bb5c      	cbnz	r4, 8008574 <_malloc_r+0x90>
 800851c:	4629      	mov	r1, r5
 800851e:	4638      	mov	r0, r7
 8008520:	f7ff ffc0 	bl	80084a4 <sbrk_aligned>
 8008524:	1c43      	adds	r3, r0, #1
 8008526:	4604      	mov	r4, r0
 8008528:	d155      	bne.n	80085d6 <_malloc_r+0xf2>
 800852a:	f8d8 4000 	ldr.w	r4, [r8]
 800852e:	4626      	mov	r6, r4
 8008530:	2e00      	cmp	r6, #0
 8008532:	d145      	bne.n	80085c0 <_malloc_r+0xdc>
 8008534:	2c00      	cmp	r4, #0
 8008536:	d048      	beq.n	80085ca <_malloc_r+0xe6>
 8008538:	6823      	ldr	r3, [r4, #0]
 800853a:	4631      	mov	r1, r6
 800853c:	4638      	mov	r0, r7
 800853e:	eb04 0903 	add.w	r9, r4, r3
 8008542:	f000 fc19 	bl	8008d78 <_sbrk_r>
 8008546:	4581      	cmp	r9, r0
 8008548:	d13f      	bne.n	80085ca <_malloc_r+0xe6>
 800854a:	6821      	ldr	r1, [r4, #0]
 800854c:	1a6d      	subs	r5, r5, r1
 800854e:	4629      	mov	r1, r5
 8008550:	4638      	mov	r0, r7
 8008552:	f7ff ffa7 	bl	80084a4 <sbrk_aligned>
 8008556:	3001      	adds	r0, #1
 8008558:	d037      	beq.n	80085ca <_malloc_r+0xe6>
 800855a:	6823      	ldr	r3, [r4, #0]
 800855c:	442b      	add	r3, r5
 800855e:	6023      	str	r3, [r4, #0]
 8008560:	f8d8 3000 	ldr.w	r3, [r8]
 8008564:	2b00      	cmp	r3, #0
 8008566:	d038      	beq.n	80085da <_malloc_r+0xf6>
 8008568:	685a      	ldr	r2, [r3, #4]
 800856a:	42a2      	cmp	r2, r4
 800856c:	d12b      	bne.n	80085c6 <_malloc_r+0xe2>
 800856e:	2200      	movs	r2, #0
 8008570:	605a      	str	r2, [r3, #4]
 8008572:	e00f      	b.n	8008594 <_malloc_r+0xb0>
 8008574:	6822      	ldr	r2, [r4, #0]
 8008576:	1b52      	subs	r2, r2, r5
 8008578:	d41f      	bmi.n	80085ba <_malloc_r+0xd6>
 800857a:	2a0b      	cmp	r2, #11
 800857c:	d917      	bls.n	80085ae <_malloc_r+0xca>
 800857e:	1961      	adds	r1, r4, r5
 8008580:	42a3      	cmp	r3, r4
 8008582:	6025      	str	r5, [r4, #0]
 8008584:	bf18      	it	ne
 8008586:	6059      	strne	r1, [r3, #4]
 8008588:	6863      	ldr	r3, [r4, #4]
 800858a:	bf08      	it	eq
 800858c:	f8c8 1000 	streq.w	r1, [r8]
 8008590:	5162      	str	r2, [r4, r5]
 8008592:	604b      	str	r3, [r1, #4]
 8008594:	4638      	mov	r0, r7
 8008596:	f104 060b 	add.w	r6, r4, #11
 800859a:	f000 f829 	bl	80085f0 <__malloc_unlock>
 800859e:	f026 0607 	bic.w	r6, r6, #7
 80085a2:	1d23      	adds	r3, r4, #4
 80085a4:	1af2      	subs	r2, r6, r3
 80085a6:	d0ae      	beq.n	8008506 <_malloc_r+0x22>
 80085a8:	1b9b      	subs	r3, r3, r6
 80085aa:	50a3      	str	r3, [r4, r2]
 80085ac:	e7ab      	b.n	8008506 <_malloc_r+0x22>
 80085ae:	42a3      	cmp	r3, r4
 80085b0:	6862      	ldr	r2, [r4, #4]
 80085b2:	d1dd      	bne.n	8008570 <_malloc_r+0x8c>
 80085b4:	f8c8 2000 	str.w	r2, [r8]
 80085b8:	e7ec      	b.n	8008594 <_malloc_r+0xb0>
 80085ba:	4623      	mov	r3, r4
 80085bc:	6864      	ldr	r4, [r4, #4]
 80085be:	e7ac      	b.n	800851a <_malloc_r+0x36>
 80085c0:	4634      	mov	r4, r6
 80085c2:	6876      	ldr	r6, [r6, #4]
 80085c4:	e7b4      	b.n	8008530 <_malloc_r+0x4c>
 80085c6:	4613      	mov	r3, r2
 80085c8:	e7cc      	b.n	8008564 <_malloc_r+0x80>
 80085ca:	230c      	movs	r3, #12
 80085cc:	603b      	str	r3, [r7, #0]
 80085ce:	4638      	mov	r0, r7
 80085d0:	f000 f80e 	bl	80085f0 <__malloc_unlock>
 80085d4:	e797      	b.n	8008506 <_malloc_r+0x22>
 80085d6:	6025      	str	r5, [r4, #0]
 80085d8:	e7dc      	b.n	8008594 <_malloc_r+0xb0>
 80085da:	605b      	str	r3, [r3, #4]
 80085dc:	deff      	udf	#255	; 0xff
 80085de:	bf00      	nop
 80085e0:	20000af4 	.word	0x20000af4

080085e4 <__malloc_lock>:
 80085e4:	4801      	ldr	r0, [pc, #4]	; (80085ec <__malloc_lock+0x8>)
 80085e6:	f7ff bedc 	b.w	80083a2 <__retarget_lock_acquire_recursive>
 80085ea:	bf00      	nop
 80085ec:	20000af0 	.word	0x20000af0

080085f0 <__malloc_unlock>:
 80085f0:	4801      	ldr	r0, [pc, #4]	; (80085f8 <__malloc_unlock+0x8>)
 80085f2:	f7ff bed7 	b.w	80083a4 <__retarget_lock_release_recursive>
 80085f6:	bf00      	nop
 80085f8:	20000af0 	.word	0x20000af0

080085fc <__ssputs_r>:
 80085fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008600:	688e      	ldr	r6, [r1, #8]
 8008602:	461f      	mov	r7, r3
 8008604:	42be      	cmp	r6, r7
 8008606:	680b      	ldr	r3, [r1, #0]
 8008608:	4682      	mov	sl, r0
 800860a:	460c      	mov	r4, r1
 800860c:	4690      	mov	r8, r2
 800860e:	d82c      	bhi.n	800866a <__ssputs_r+0x6e>
 8008610:	898a      	ldrh	r2, [r1, #12]
 8008612:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008616:	d026      	beq.n	8008666 <__ssputs_r+0x6a>
 8008618:	6965      	ldr	r5, [r4, #20]
 800861a:	6909      	ldr	r1, [r1, #16]
 800861c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008620:	eba3 0901 	sub.w	r9, r3, r1
 8008624:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008628:	1c7b      	adds	r3, r7, #1
 800862a:	444b      	add	r3, r9
 800862c:	106d      	asrs	r5, r5, #1
 800862e:	429d      	cmp	r5, r3
 8008630:	bf38      	it	cc
 8008632:	461d      	movcc	r5, r3
 8008634:	0553      	lsls	r3, r2, #21
 8008636:	d527      	bpl.n	8008688 <__ssputs_r+0x8c>
 8008638:	4629      	mov	r1, r5
 800863a:	f7ff ff53 	bl	80084e4 <_malloc_r>
 800863e:	4606      	mov	r6, r0
 8008640:	b360      	cbz	r0, 800869c <__ssputs_r+0xa0>
 8008642:	6921      	ldr	r1, [r4, #16]
 8008644:	464a      	mov	r2, r9
 8008646:	f7ff feae 	bl	80083a6 <memcpy>
 800864a:	89a3      	ldrh	r3, [r4, #12]
 800864c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008650:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008654:	81a3      	strh	r3, [r4, #12]
 8008656:	6126      	str	r6, [r4, #16]
 8008658:	6165      	str	r5, [r4, #20]
 800865a:	444e      	add	r6, r9
 800865c:	eba5 0509 	sub.w	r5, r5, r9
 8008660:	6026      	str	r6, [r4, #0]
 8008662:	60a5      	str	r5, [r4, #8]
 8008664:	463e      	mov	r6, r7
 8008666:	42be      	cmp	r6, r7
 8008668:	d900      	bls.n	800866c <__ssputs_r+0x70>
 800866a:	463e      	mov	r6, r7
 800866c:	6820      	ldr	r0, [r4, #0]
 800866e:	4632      	mov	r2, r6
 8008670:	4641      	mov	r1, r8
 8008672:	f000 fb67 	bl	8008d44 <memmove>
 8008676:	68a3      	ldr	r3, [r4, #8]
 8008678:	1b9b      	subs	r3, r3, r6
 800867a:	60a3      	str	r3, [r4, #8]
 800867c:	6823      	ldr	r3, [r4, #0]
 800867e:	4433      	add	r3, r6
 8008680:	6023      	str	r3, [r4, #0]
 8008682:	2000      	movs	r0, #0
 8008684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008688:	462a      	mov	r2, r5
 800868a:	f000 fb8c 	bl	8008da6 <_realloc_r>
 800868e:	4606      	mov	r6, r0
 8008690:	2800      	cmp	r0, #0
 8008692:	d1e0      	bne.n	8008656 <__ssputs_r+0x5a>
 8008694:	6921      	ldr	r1, [r4, #16]
 8008696:	4650      	mov	r0, sl
 8008698:	f7ff feb2 	bl	8008400 <_free_r>
 800869c:	230c      	movs	r3, #12
 800869e:	f8ca 3000 	str.w	r3, [sl]
 80086a2:	89a3      	ldrh	r3, [r4, #12]
 80086a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086a8:	81a3      	strh	r3, [r4, #12]
 80086aa:	f04f 30ff 	mov.w	r0, #4294967295
 80086ae:	e7e9      	b.n	8008684 <__ssputs_r+0x88>

080086b0 <_svfiprintf_r>:
 80086b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086b4:	4698      	mov	r8, r3
 80086b6:	898b      	ldrh	r3, [r1, #12]
 80086b8:	061b      	lsls	r3, r3, #24
 80086ba:	b09d      	sub	sp, #116	; 0x74
 80086bc:	4607      	mov	r7, r0
 80086be:	460d      	mov	r5, r1
 80086c0:	4614      	mov	r4, r2
 80086c2:	d50e      	bpl.n	80086e2 <_svfiprintf_r+0x32>
 80086c4:	690b      	ldr	r3, [r1, #16]
 80086c6:	b963      	cbnz	r3, 80086e2 <_svfiprintf_r+0x32>
 80086c8:	2140      	movs	r1, #64	; 0x40
 80086ca:	f7ff ff0b 	bl	80084e4 <_malloc_r>
 80086ce:	6028      	str	r0, [r5, #0]
 80086d0:	6128      	str	r0, [r5, #16]
 80086d2:	b920      	cbnz	r0, 80086de <_svfiprintf_r+0x2e>
 80086d4:	230c      	movs	r3, #12
 80086d6:	603b      	str	r3, [r7, #0]
 80086d8:	f04f 30ff 	mov.w	r0, #4294967295
 80086dc:	e0d0      	b.n	8008880 <_svfiprintf_r+0x1d0>
 80086de:	2340      	movs	r3, #64	; 0x40
 80086e0:	616b      	str	r3, [r5, #20]
 80086e2:	2300      	movs	r3, #0
 80086e4:	9309      	str	r3, [sp, #36]	; 0x24
 80086e6:	2320      	movs	r3, #32
 80086e8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80086ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80086f0:	2330      	movs	r3, #48	; 0x30
 80086f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008898 <_svfiprintf_r+0x1e8>
 80086f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80086fa:	f04f 0901 	mov.w	r9, #1
 80086fe:	4623      	mov	r3, r4
 8008700:	469a      	mov	sl, r3
 8008702:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008706:	b10a      	cbz	r2, 800870c <_svfiprintf_r+0x5c>
 8008708:	2a25      	cmp	r2, #37	; 0x25
 800870a:	d1f9      	bne.n	8008700 <_svfiprintf_r+0x50>
 800870c:	ebba 0b04 	subs.w	fp, sl, r4
 8008710:	d00b      	beq.n	800872a <_svfiprintf_r+0x7a>
 8008712:	465b      	mov	r3, fp
 8008714:	4622      	mov	r2, r4
 8008716:	4629      	mov	r1, r5
 8008718:	4638      	mov	r0, r7
 800871a:	f7ff ff6f 	bl	80085fc <__ssputs_r>
 800871e:	3001      	adds	r0, #1
 8008720:	f000 80a9 	beq.w	8008876 <_svfiprintf_r+0x1c6>
 8008724:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008726:	445a      	add	r2, fp
 8008728:	9209      	str	r2, [sp, #36]	; 0x24
 800872a:	f89a 3000 	ldrb.w	r3, [sl]
 800872e:	2b00      	cmp	r3, #0
 8008730:	f000 80a1 	beq.w	8008876 <_svfiprintf_r+0x1c6>
 8008734:	2300      	movs	r3, #0
 8008736:	f04f 32ff 	mov.w	r2, #4294967295
 800873a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800873e:	f10a 0a01 	add.w	sl, sl, #1
 8008742:	9304      	str	r3, [sp, #16]
 8008744:	9307      	str	r3, [sp, #28]
 8008746:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800874a:	931a      	str	r3, [sp, #104]	; 0x68
 800874c:	4654      	mov	r4, sl
 800874e:	2205      	movs	r2, #5
 8008750:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008754:	4850      	ldr	r0, [pc, #320]	; (8008898 <_svfiprintf_r+0x1e8>)
 8008756:	f7f7 fd1b 	bl	8000190 <memchr>
 800875a:	9a04      	ldr	r2, [sp, #16]
 800875c:	b9d8      	cbnz	r0, 8008796 <_svfiprintf_r+0xe6>
 800875e:	06d0      	lsls	r0, r2, #27
 8008760:	bf44      	itt	mi
 8008762:	2320      	movmi	r3, #32
 8008764:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008768:	0711      	lsls	r1, r2, #28
 800876a:	bf44      	itt	mi
 800876c:	232b      	movmi	r3, #43	; 0x2b
 800876e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008772:	f89a 3000 	ldrb.w	r3, [sl]
 8008776:	2b2a      	cmp	r3, #42	; 0x2a
 8008778:	d015      	beq.n	80087a6 <_svfiprintf_r+0xf6>
 800877a:	9a07      	ldr	r2, [sp, #28]
 800877c:	4654      	mov	r4, sl
 800877e:	2000      	movs	r0, #0
 8008780:	f04f 0c0a 	mov.w	ip, #10
 8008784:	4621      	mov	r1, r4
 8008786:	f811 3b01 	ldrb.w	r3, [r1], #1
 800878a:	3b30      	subs	r3, #48	; 0x30
 800878c:	2b09      	cmp	r3, #9
 800878e:	d94d      	bls.n	800882c <_svfiprintf_r+0x17c>
 8008790:	b1b0      	cbz	r0, 80087c0 <_svfiprintf_r+0x110>
 8008792:	9207      	str	r2, [sp, #28]
 8008794:	e014      	b.n	80087c0 <_svfiprintf_r+0x110>
 8008796:	eba0 0308 	sub.w	r3, r0, r8
 800879a:	fa09 f303 	lsl.w	r3, r9, r3
 800879e:	4313      	orrs	r3, r2
 80087a0:	9304      	str	r3, [sp, #16]
 80087a2:	46a2      	mov	sl, r4
 80087a4:	e7d2      	b.n	800874c <_svfiprintf_r+0x9c>
 80087a6:	9b03      	ldr	r3, [sp, #12]
 80087a8:	1d19      	adds	r1, r3, #4
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	9103      	str	r1, [sp, #12]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	bfbb      	ittet	lt
 80087b2:	425b      	neglt	r3, r3
 80087b4:	f042 0202 	orrlt.w	r2, r2, #2
 80087b8:	9307      	strge	r3, [sp, #28]
 80087ba:	9307      	strlt	r3, [sp, #28]
 80087bc:	bfb8      	it	lt
 80087be:	9204      	strlt	r2, [sp, #16]
 80087c0:	7823      	ldrb	r3, [r4, #0]
 80087c2:	2b2e      	cmp	r3, #46	; 0x2e
 80087c4:	d10c      	bne.n	80087e0 <_svfiprintf_r+0x130>
 80087c6:	7863      	ldrb	r3, [r4, #1]
 80087c8:	2b2a      	cmp	r3, #42	; 0x2a
 80087ca:	d134      	bne.n	8008836 <_svfiprintf_r+0x186>
 80087cc:	9b03      	ldr	r3, [sp, #12]
 80087ce:	1d1a      	adds	r2, r3, #4
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	9203      	str	r2, [sp, #12]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	bfb8      	it	lt
 80087d8:	f04f 33ff 	movlt.w	r3, #4294967295
 80087dc:	3402      	adds	r4, #2
 80087de:	9305      	str	r3, [sp, #20]
 80087e0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800889c <_svfiprintf_r+0x1ec>
 80087e4:	7821      	ldrb	r1, [r4, #0]
 80087e6:	2203      	movs	r2, #3
 80087e8:	4650      	mov	r0, sl
 80087ea:	f7f7 fcd1 	bl	8000190 <memchr>
 80087ee:	b138      	cbz	r0, 8008800 <_svfiprintf_r+0x150>
 80087f0:	9b04      	ldr	r3, [sp, #16]
 80087f2:	eba0 000a 	sub.w	r0, r0, sl
 80087f6:	2240      	movs	r2, #64	; 0x40
 80087f8:	4082      	lsls	r2, r0
 80087fa:	4313      	orrs	r3, r2
 80087fc:	3401      	adds	r4, #1
 80087fe:	9304      	str	r3, [sp, #16]
 8008800:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008804:	4826      	ldr	r0, [pc, #152]	; (80088a0 <_svfiprintf_r+0x1f0>)
 8008806:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800880a:	2206      	movs	r2, #6
 800880c:	f7f7 fcc0 	bl	8000190 <memchr>
 8008810:	2800      	cmp	r0, #0
 8008812:	d038      	beq.n	8008886 <_svfiprintf_r+0x1d6>
 8008814:	4b23      	ldr	r3, [pc, #140]	; (80088a4 <_svfiprintf_r+0x1f4>)
 8008816:	bb1b      	cbnz	r3, 8008860 <_svfiprintf_r+0x1b0>
 8008818:	9b03      	ldr	r3, [sp, #12]
 800881a:	3307      	adds	r3, #7
 800881c:	f023 0307 	bic.w	r3, r3, #7
 8008820:	3308      	adds	r3, #8
 8008822:	9303      	str	r3, [sp, #12]
 8008824:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008826:	4433      	add	r3, r6
 8008828:	9309      	str	r3, [sp, #36]	; 0x24
 800882a:	e768      	b.n	80086fe <_svfiprintf_r+0x4e>
 800882c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008830:	460c      	mov	r4, r1
 8008832:	2001      	movs	r0, #1
 8008834:	e7a6      	b.n	8008784 <_svfiprintf_r+0xd4>
 8008836:	2300      	movs	r3, #0
 8008838:	3401      	adds	r4, #1
 800883a:	9305      	str	r3, [sp, #20]
 800883c:	4619      	mov	r1, r3
 800883e:	f04f 0c0a 	mov.w	ip, #10
 8008842:	4620      	mov	r0, r4
 8008844:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008848:	3a30      	subs	r2, #48	; 0x30
 800884a:	2a09      	cmp	r2, #9
 800884c:	d903      	bls.n	8008856 <_svfiprintf_r+0x1a6>
 800884e:	2b00      	cmp	r3, #0
 8008850:	d0c6      	beq.n	80087e0 <_svfiprintf_r+0x130>
 8008852:	9105      	str	r1, [sp, #20]
 8008854:	e7c4      	b.n	80087e0 <_svfiprintf_r+0x130>
 8008856:	fb0c 2101 	mla	r1, ip, r1, r2
 800885a:	4604      	mov	r4, r0
 800885c:	2301      	movs	r3, #1
 800885e:	e7f0      	b.n	8008842 <_svfiprintf_r+0x192>
 8008860:	ab03      	add	r3, sp, #12
 8008862:	9300      	str	r3, [sp, #0]
 8008864:	462a      	mov	r2, r5
 8008866:	4b10      	ldr	r3, [pc, #64]	; (80088a8 <_svfiprintf_r+0x1f8>)
 8008868:	a904      	add	r1, sp, #16
 800886a:	4638      	mov	r0, r7
 800886c:	f3af 8000 	nop.w
 8008870:	1c42      	adds	r2, r0, #1
 8008872:	4606      	mov	r6, r0
 8008874:	d1d6      	bne.n	8008824 <_svfiprintf_r+0x174>
 8008876:	89ab      	ldrh	r3, [r5, #12]
 8008878:	065b      	lsls	r3, r3, #25
 800887a:	f53f af2d 	bmi.w	80086d8 <_svfiprintf_r+0x28>
 800887e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008880:	b01d      	add	sp, #116	; 0x74
 8008882:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008886:	ab03      	add	r3, sp, #12
 8008888:	9300      	str	r3, [sp, #0]
 800888a:	462a      	mov	r2, r5
 800888c:	4b06      	ldr	r3, [pc, #24]	; (80088a8 <_svfiprintf_r+0x1f8>)
 800888e:	a904      	add	r1, sp, #16
 8008890:	4638      	mov	r0, r7
 8008892:	f000 f879 	bl	8008988 <_printf_i>
 8008896:	e7eb      	b.n	8008870 <_svfiprintf_r+0x1c0>
 8008898:	080099fa 	.word	0x080099fa
 800889c:	08009a00 	.word	0x08009a00
 80088a0:	08009a04 	.word	0x08009a04
 80088a4:	00000000 	.word	0x00000000
 80088a8:	080085fd 	.word	0x080085fd

080088ac <_printf_common>:
 80088ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088b0:	4616      	mov	r6, r2
 80088b2:	4699      	mov	r9, r3
 80088b4:	688a      	ldr	r2, [r1, #8]
 80088b6:	690b      	ldr	r3, [r1, #16]
 80088b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80088bc:	4293      	cmp	r3, r2
 80088be:	bfb8      	it	lt
 80088c0:	4613      	movlt	r3, r2
 80088c2:	6033      	str	r3, [r6, #0]
 80088c4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80088c8:	4607      	mov	r7, r0
 80088ca:	460c      	mov	r4, r1
 80088cc:	b10a      	cbz	r2, 80088d2 <_printf_common+0x26>
 80088ce:	3301      	adds	r3, #1
 80088d0:	6033      	str	r3, [r6, #0]
 80088d2:	6823      	ldr	r3, [r4, #0]
 80088d4:	0699      	lsls	r1, r3, #26
 80088d6:	bf42      	ittt	mi
 80088d8:	6833      	ldrmi	r3, [r6, #0]
 80088da:	3302      	addmi	r3, #2
 80088dc:	6033      	strmi	r3, [r6, #0]
 80088de:	6825      	ldr	r5, [r4, #0]
 80088e0:	f015 0506 	ands.w	r5, r5, #6
 80088e4:	d106      	bne.n	80088f4 <_printf_common+0x48>
 80088e6:	f104 0a19 	add.w	sl, r4, #25
 80088ea:	68e3      	ldr	r3, [r4, #12]
 80088ec:	6832      	ldr	r2, [r6, #0]
 80088ee:	1a9b      	subs	r3, r3, r2
 80088f0:	42ab      	cmp	r3, r5
 80088f2:	dc26      	bgt.n	8008942 <_printf_common+0x96>
 80088f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80088f8:	1e13      	subs	r3, r2, #0
 80088fa:	6822      	ldr	r2, [r4, #0]
 80088fc:	bf18      	it	ne
 80088fe:	2301      	movne	r3, #1
 8008900:	0692      	lsls	r2, r2, #26
 8008902:	d42b      	bmi.n	800895c <_printf_common+0xb0>
 8008904:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008908:	4649      	mov	r1, r9
 800890a:	4638      	mov	r0, r7
 800890c:	47c0      	blx	r8
 800890e:	3001      	adds	r0, #1
 8008910:	d01e      	beq.n	8008950 <_printf_common+0xa4>
 8008912:	6823      	ldr	r3, [r4, #0]
 8008914:	6922      	ldr	r2, [r4, #16]
 8008916:	f003 0306 	and.w	r3, r3, #6
 800891a:	2b04      	cmp	r3, #4
 800891c:	bf02      	ittt	eq
 800891e:	68e5      	ldreq	r5, [r4, #12]
 8008920:	6833      	ldreq	r3, [r6, #0]
 8008922:	1aed      	subeq	r5, r5, r3
 8008924:	68a3      	ldr	r3, [r4, #8]
 8008926:	bf0c      	ite	eq
 8008928:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800892c:	2500      	movne	r5, #0
 800892e:	4293      	cmp	r3, r2
 8008930:	bfc4      	itt	gt
 8008932:	1a9b      	subgt	r3, r3, r2
 8008934:	18ed      	addgt	r5, r5, r3
 8008936:	2600      	movs	r6, #0
 8008938:	341a      	adds	r4, #26
 800893a:	42b5      	cmp	r5, r6
 800893c:	d11a      	bne.n	8008974 <_printf_common+0xc8>
 800893e:	2000      	movs	r0, #0
 8008940:	e008      	b.n	8008954 <_printf_common+0xa8>
 8008942:	2301      	movs	r3, #1
 8008944:	4652      	mov	r2, sl
 8008946:	4649      	mov	r1, r9
 8008948:	4638      	mov	r0, r7
 800894a:	47c0      	blx	r8
 800894c:	3001      	adds	r0, #1
 800894e:	d103      	bne.n	8008958 <_printf_common+0xac>
 8008950:	f04f 30ff 	mov.w	r0, #4294967295
 8008954:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008958:	3501      	adds	r5, #1
 800895a:	e7c6      	b.n	80088ea <_printf_common+0x3e>
 800895c:	18e1      	adds	r1, r4, r3
 800895e:	1c5a      	adds	r2, r3, #1
 8008960:	2030      	movs	r0, #48	; 0x30
 8008962:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008966:	4422      	add	r2, r4
 8008968:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800896c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008970:	3302      	adds	r3, #2
 8008972:	e7c7      	b.n	8008904 <_printf_common+0x58>
 8008974:	2301      	movs	r3, #1
 8008976:	4622      	mov	r2, r4
 8008978:	4649      	mov	r1, r9
 800897a:	4638      	mov	r0, r7
 800897c:	47c0      	blx	r8
 800897e:	3001      	adds	r0, #1
 8008980:	d0e6      	beq.n	8008950 <_printf_common+0xa4>
 8008982:	3601      	adds	r6, #1
 8008984:	e7d9      	b.n	800893a <_printf_common+0x8e>
	...

08008988 <_printf_i>:
 8008988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800898c:	7e0f      	ldrb	r7, [r1, #24]
 800898e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008990:	2f78      	cmp	r7, #120	; 0x78
 8008992:	4691      	mov	r9, r2
 8008994:	4680      	mov	r8, r0
 8008996:	460c      	mov	r4, r1
 8008998:	469a      	mov	sl, r3
 800899a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800899e:	d807      	bhi.n	80089b0 <_printf_i+0x28>
 80089a0:	2f62      	cmp	r7, #98	; 0x62
 80089a2:	d80a      	bhi.n	80089ba <_printf_i+0x32>
 80089a4:	2f00      	cmp	r7, #0
 80089a6:	f000 80d4 	beq.w	8008b52 <_printf_i+0x1ca>
 80089aa:	2f58      	cmp	r7, #88	; 0x58
 80089ac:	f000 80c0 	beq.w	8008b30 <_printf_i+0x1a8>
 80089b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80089b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80089b8:	e03a      	b.n	8008a30 <_printf_i+0xa8>
 80089ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80089be:	2b15      	cmp	r3, #21
 80089c0:	d8f6      	bhi.n	80089b0 <_printf_i+0x28>
 80089c2:	a101      	add	r1, pc, #4	; (adr r1, 80089c8 <_printf_i+0x40>)
 80089c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80089c8:	08008a21 	.word	0x08008a21
 80089cc:	08008a35 	.word	0x08008a35
 80089d0:	080089b1 	.word	0x080089b1
 80089d4:	080089b1 	.word	0x080089b1
 80089d8:	080089b1 	.word	0x080089b1
 80089dc:	080089b1 	.word	0x080089b1
 80089e0:	08008a35 	.word	0x08008a35
 80089e4:	080089b1 	.word	0x080089b1
 80089e8:	080089b1 	.word	0x080089b1
 80089ec:	080089b1 	.word	0x080089b1
 80089f0:	080089b1 	.word	0x080089b1
 80089f4:	08008b39 	.word	0x08008b39
 80089f8:	08008a61 	.word	0x08008a61
 80089fc:	08008af3 	.word	0x08008af3
 8008a00:	080089b1 	.word	0x080089b1
 8008a04:	080089b1 	.word	0x080089b1
 8008a08:	08008b5b 	.word	0x08008b5b
 8008a0c:	080089b1 	.word	0x080089b1
 8008a10:	08008a61 	.word	0x08008a61
 8008a14:	080089b1 	.word	0x080089b1
 8008a18:	080089b1 	.word	0x080089b1
 8008a1c:	08008afb 	.word	0x08008afb
 8008a20:	682b      	ldr	r3, [r5, #0]
 8008a22:	1d1a      	adds	r2, r3, #4
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	602a      	str	r2, [r5, #0]
 8008a28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008a2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008a30:	2301      	movs	r3, #1
 8008a32:	e09f      	b.n	8008b74 <_printf_i+0x1ec>
 8008a34:	6820      	ldr	r0, [r4, #0]
 8008a36:	682b      	ldr	r3, [r5, #0]
 8008a38:	0607      	lsls	r7, r0, #24
 8008a3a:	f103 0104 	add.w	r1, r3, #4
 8008a3e:	6029      	str	r1, [r5, #0]
 8008a40:	d501      	bpl.n	8008a46 <_printf_i+0xbe>
 8008a42:	681e      	ldr	r6, [r3, #0]
 8008a44:	e003      	b.n	8008a4e <_printf_i+0xc6>
 8008a46:	0646      	lsls	r6, r0, #25
 8008a48:	d5fb      	bpl.n	8008a42 <_printf_i+0xba>
 8008a4a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8008a4e:	2e00      	cmp	r6, #0
 8008a50:	da03      	bge.n	8008a5a <_printf_i+0xd2>
 8008a52:	232d      	movs	r3, #45	; 0x2d
 8008a54:	4276      	negs	r6, r6
 8008a56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008a5a:	485a      	ldr	r0, [pc, #360]	; (8008bc4 <_printf_i+0x23c>)
 8008a5c:	230a      	movs	r3, #10
 8008a5e:	e012      	b.n	8008a86 <_printf_i+0xfe>
 8008a60:	682b      	ldr	r3, [r5, #0]
 8008a62:	6820      	ldr	r0, [r4, #0]
 8008a64:	1d19      	adds	r1, r3, #4
 8008a66:	6029      	str	r1, [r5, #0]
 8008a68:	0605      	lsls	r5, r0, #24
 8008a6a:	d501      	bpl.n	8008a70 <_printf_i+0xe8>
 8008a6c:	681e      	ldr	r6, [r3, #0]
 8008a6e:	e002      	b.n	8008a76 <_printf_i+0xee>
 8008a70:	0641      	lsls	r1, r0, #25
 8008a72:	d5fb      	bpl.n	8008a6c <_printf_i+0xe4>
 8008a74:	881e      	ldrh	r6, [r3, #0]
 8008a76:	4853      	ldr	r0, [pc, #332]	; (8008bc4 <_printf_i+0x23c>)
 8008a78:	2f6f      	cmp	r7, #111	; 0x6f
 8008a7a:	bf0c      	ite	eq
 8008a7c:	2308      	moveq	r3, #8
 8008a7e:	230a      	movne	r3, #10
 8008a80:	2100      	movs	r1, #0
 8008a82:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008a86:	6865      	ldr	r5, [r4, #4]
 8008a88:	60a5      	str	r5, [r4, #8]
 8008a8a:	2d00      	cmp	r5, #0
 8008a8c:	bfa2      	ittt	ge
 8008a8e:	6821      	ldrge	r1, [r4, #0]
 8008a90:	f021 0104 	bicge.w	r1, r1, #4
 8008a94:	6021      	strge	r1, [r4, #0]
 8008a96:	b90e      	cbnz	r6, 8008a9c <_printf_i+0x114>
 8008a98:	2d00      	cmp	r5, #0
 8008a9a:	d04b      	beq.n	8008b34 <_printf_i+0x1ac>
 8008a9c:	4615      	mov	r5, r2
 8008a9e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008aa2:	fb03 6711 	mls	r7, r3, r1, r6
 8008aa6:	5dc7      	ldrb	r7, [r0, r7]
 8008aa8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008aac:	4637      	mov	r7, r6
 8008aae:	42bb      	cmp	r3, r7
 8008ab0:	460e      	mov	r6, r1
 8008ab2:	d9f4      	bls.n	8008a9e <_printf_i+0x116>
 8008ab4:	2b08      	cmp	r3, #8
 8008ab6:	d10b      	bne.n	8008ad0 <_printf_i+0x148>
 8008ab8:	6823      	ldr	r3, [r4, #0]
 8008aba:	07de      	lsls	r6, r3, #31
 8008abc:	d508      	bpl.n	8008ad0 <_printf_i+0x148>
 8008abe:	6923      	ldr	r3, [r4, #16]
 8008ac0:	6861      	ldr	r1, [r4, #4]
 8008ac2:	4299      	cmp	r1, r3
 8008ac4:	bfde      	ittt	le
 8008ac6:	2330      	movle	r3, #48	; 0x30
 8008ac8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008acc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008ad0:	1b52      	subs	r2, r2, r5
 8008ad2:	6122      	str	r2, [r4, #16]
 8008ad4:	f8cd a000 	str.w	sl, [sp]
 8008ad8:	464b      	mov	r3, r9
 8008ada:	aa03      	add	r2, sp, #12
 8008adc:	4621      	mov	r1, r4
 8008ade:	4640      	mov	r0, r8
 8008ae0:	f7ff fee4 	bl	80088ac <_printf_common>
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	d14a      	bne.n	8008b7e <_printf_i+0x1f6>
 8008ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8008aec:	b004      	add	sp, #16
 8008aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008af2:	6823      	ldr	r3, [r4, #0]
 8008af4:	f043 0320 	orr.w	r3, r3, #32
 8008af8:	6023      	str	r3, [r4, #0]
 8008afa:	4833      	ldr	r0, [pc, #204]	; (8008bc8 <_printf_i+0x240>)
 8008afc:	2778      	movs	r7, #120	; 0x78
 8008afe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	6829      	ldr	r1, [r5, #0]
 8008b06:	061f      	lsls	r7, r3, #24
 8008b08:	f851 6b04 	ldr.w	r6, [r1], #4
 8008b0c:	d402      	bmi.n	8008b14 <_printf_i+0x18c>
 8008b0e:	065f      	lsls	r7, r3, #25
 8008b10:	bf48      	it	mi
 8008b12:	b2b6      	uxthmi	r6, r6
 8008b14:	07df      	lsls	r7, r3, #31
 8008b16:	bf48      	it	mi
 8008b18:	f043 0320 	orrmi.w	r3, r3, #32
 8008b1c:	6029      	str	r1, [r5, #0]
 8008b1e:	bf48      	it	mi
 8008b20:	6023      	strmi	r3, [r4, #0]
 8008b22:	b91e      	cbnz	r6, 8008b2c <_printf_i+0x1a4>
 8008b24:	6823      	ldr	r3, [r4, #0]
 8008b26:	f023 0320 	bic.w	r3, r3, #32
 8008b2a:	6023      	str	r3, [r4, #0]
 8008b2c:	2310      	movs	r3, #16
 8008b2e:	e7a7      	b.n	8008a80 <_printf_i+0xf8>
 8008b30:	4824      	ldr	r0, [pc, #144]	; (8008bc4 <_printf_i+0x23c>)
 8008b32:	e7e4      	b.n	8008afe <_printf_i+0x176>
 8008b34:	4615      	mov	r5, r2
 8008b36:	e7bd      	b.n	8008ab4 <_printf_i+0x12c>
 8008b38:	682b      	ldr	r3, [r5, #0]
 8008b3a:	6826      	ldr	r6, [r4, #0]
 8008b3c:	6961      	ldr	r1, [r4, #20]
 8008b3e:	1d18      	adds	r0, r3, #4
 8008b40:	6028      	str	r0, [r5, #0]
 8008b42:	0635      	lsls	r5, r6, #24
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	d501      	bpl.n	8008b4c <_printf_i+0x1c4>
 8008b48:	6019      	str	r1, [r3, #0]
 8008b4a:	e002      	b.n	8008b52 <_printf_i+0x1ca>
 8008b4c:	0670      	lsls	r0, r6, #25
 8008b4e:	d5fb      	bpl.n	8008b48 <_printf_i+0x1c0>
 8008b50:	8019      	strh	r1, [r3, #0]
 8008b52:	2300      	movs	r3, #0
 8008b54:	6123      	str	r3, [r4, #16]
 8008b56:	4615      	mov	r5, r2
 8008b58:	e7bc      	b.n	8008ad4 <_printf_i+0x14c>
 8008b5a:	682b      	ldr	r3, [r5, #0]
 8008b5c:	1d1a      	adds	r2, r3, #4
 8008b5e:	602a      	str	r2, [r5, #0]
 8008b60:	681d      	ldr	r5, [r3, #0]
 8008b62:	6862      	ldr	r2, [r4, #4]
 8008b64:	2100      	movs	r1, #0
 8008b66:	4628      	mov	r0, r5
 8008b68:	f7f7 fb12 	bl	8000190 <memchr>
 8008b6c:	b108      	cbz	r0, 8008b72 <_printf_i+0x1ea>
 8008b6e:	1b40      	subs	r0, r0, r5
 8008b70:	6060      	str	r0, [r4, #4]
 8008b72:	6863      	ldr	r3, [r4, #4]
 8008b74:	6123      	str	r3, [r4, #16]
 8008b76:	2300      	movs	r3, #0
 8008b78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b7c:	e7aa      	b.n	8008ad4 <_printf_i+0x14c>
 8008b7e:	6923      	ldr	r3, [r4, #16]
 8008b80:	462a      	mov	r2, r5
 8008b82:	4649      	mov	r1, r9
 8008b84:	4640      	mov	r0, r8
 8008b86:	47d0      	blx	sl
 8008b88:	3001      	adds	r0, #1
 8008b8a:	d0ad      	beq.n	8008ae8 <_printf_i+0x160>
 8008b8c:	6823      	ldr	r3, [r4, #0]
 8008b8e:	079b      	lsls	r3, r3, #30
 8008b90:	d413      	bmi.n	8008bba <_printf_i+0x232>
 8008b92:	68e0      	ldr	r0, [r4, #12]
 8008b94:	9b03      	ldr	r3, [sp, #12]
 8008b96:	4298      	cmp	r0, r3
 8008b98:	bfb8      	it	lt
 8008b9a:	4618      	movlt	r0, r3
 8008b9c:	e7a6      	b.n	8008aec <_printf_i+0x164>
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	4632      	mov	r2, r6
 8008ba2:	4649      	mov	r1, r9
 8008ba4:	4640      	mov	r0, r8
 8008ba6:	47d0      	blx	sl
 8008ba8:	3001      	adds	r0, #1
 8008baa:	d09d      	beq.n	8008ae8 <_printf_i+0x160>
 8008bac:	3501      	adds	r5, #1
 8008bae:	68e3      	ldr	r3, [r4, #12]
 8008bb0:	9903      	ldr	r1, [sp, #12]
 8008bb2:	1a5b      	subs	r3, r3, r1
 8008bb4:	42ab      	cmp	r3, r5
 8008bb6:	dcf2      	bgt.n	8008b9e <_printf_i+0x216>
 8008bb8:	e7eb      	b.n	8008b92 <_printf_i+0x20a>
 8008bba:	2500      	movs	r5, #0
 8008bbc:	f104 0619 	add.w	r6, r4, #25
 8008bc0:	e7f5      	b.n	8008bae <_printf_i+0x226>
 8008bc2:	bf00      	nop
 8008bc4:	08009a0b 	.word	0x08009a0b
 8008bc8:	08009a1c 	.word	0x08009a1c

08008bcc <__sflush_r>:
 8008bcc:	898a      	ldrh	r2, [r1, #12]
 8008bce:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bd0:	4605      	mov	r5, r0
 8008bd2:	0710      	lsls	r0, r2, #28
 8008bd4:	460c      	mov	r4, r1
 8008bd6:	d457      	bmi.n	8008c88 <__sflush_r+0xbc>
 8008bd8:	684b      	ldr	r3, [r1, #4]
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	dc04      	bgt.n	8008be8 <__sflush_r+0x1c>
 8008bde:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	dc01      	bgt.n	8008be8 <__sflush_r+0x1c>
 8008be4:	2000      	movs	r0, #0
 8008be6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008be8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bea:	2e00      	cmp	r6, #0
 8008bec:	d0fa      	beq.n	8008be4 <__sflush_r+0x18>
 8008bee:	2300      	movs	r3, #0
 8008bf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008bf4:	682f      	ldr	r7, [r5, #0]
 8008bf6:	6a21      	ldr	r1, [r4, #32]
 8008bf8:	602b      	str	r3, [r5, #0]
 8008bfa:	d032      	beq.n	8008c62 <__sflush_r+0x96>
 8008bfc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008bfe:	89a3      	ldrh	r3, [r4, #12]
 8008c00:	075a      	lsls	r2, r3, #29
 8008c02:	d505      	bpl.n	8008c10 <__sflush_r+0x44>
 8008c04:	6863      	ldr	r3, [r4, #4]
 8008c06:	1ac0      	subs	r0, r0, r3
 8008c08:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008c0a:	b10b      	cbz	r3, 8008c10 <__sflush_r+0x44>
 8008c0c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008c0e:	1ac0      	subs	r0, r0, r3
 8008c10:	2300      	movs	r3, #0
 8008c12:	4602      	mov	r2, r0
 8008c14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c16:	6a21      	ldr	r1, [r4, #32]
 8008c18:	4628      	mov	r0, r5
 8008c1a:	47b0      	blx	r6
 8008c1c:	1c43      	adds	r3, r0, #1
 8008c1e:	89a3      	ldrh	r3, [r4, #12]
 8008c20:	d106      	bne.n	8008c30 <__sflush_r+0x64>
 8008c22:	6829      	ldr	r1, [r5, #0]
 8008c24:	291d      	cmp	r1, #29
 8008c26:	d82b      	bhi.n	8008c80 <__sflush_r+0xb4>
 8008c28:	4a28      	ldr	r2, [pc, #160]	; (8008ccc <__sflush_r+0x100>)
 8008c2a:	410a      	asrs	r2, r1
 8008c2c:	07d6      	lsls	r6, r2, #31
 8008c2e:	d427      	bmi.n	8008c80 <__sflush_r+0xb4>
 8008c30:	2200      	movs	r2, #0
 8008c32:	6062      	str	r2, [r4, #4]
 8008c34:	04d9      	lsls	r1, r3, #19
 8008c36:	6922      	ldr	r2, [r4, #16]
 8008c38:	6022      	str	r2, [r4, #0]
 8008c3a:	d504      	bpl.n	8008c46 <__sflush_r+0x7a>
 8008c3c:	1c42      	adds	r2, r0, #1
 8008c3e:	d101      	bne.n	8008c44 <__sflush_r+0x78>
 8008c40:	682b      	ldr	r3, [r5, #0]
 8008c42:	b903      	cbnz	r3, 8008c46 <__sflush_r+0x7a>
 8008c44:	6560      	str	r0, [r4, #84]	; 0x54
 8008c46:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c48:	602f      	str	r7, [r5, #0]
 8008c4a:	2900      	cmp	r1, #0
 8008c4c:	d0ca      	beq.n	8008be4 <__sflush_r+0x18>
 8008c4e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c52:	4299      	cmp	r1, r3
 8008c54:	d002      	beq.n	8008c5c <__sflush_r+0x90>
 8008c56:	4628      	mov	r0, r5
 8008c58:	f7ff fbd2 	bl	8008400 <_free_r>
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	6360      	str	r0, [r4, #52]	; 0x34
 8008c60:	e7c1      	b.n	8008be6 <__sflush_r+0x1a>
 8008c62:	2301      	movs	r3, #1
 8008c64:	4628      	mov	r0, r5
 8008c66:	47b0      	blx	r6
 8008c68:	1c41      	adds	r1, r0, #1
 8008c6a:	d1c8      	bne.n	8008bfe <__sflush_r+0x32>
 8008c6c:	682b      	ldr	r3, [r5, #0]
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d0c5      	beq.n	8008bfe <__sflush_r+0x32>
 8008c72:	2b1d      	cmp	r3, #29
 8008c74:	d001      	beq.n	8008c7a <__sflush_r+0xae>
 8008c76:	2b16      	cmp	r3, #22
 8008c78:	d101      	bne.n	8008c7e <__sflush_r+0xb2>
 8008c7a:	602f      	str	r7, [r5, #0]
 8008c7c:	e7b2      	b.n	8008be4 <__sflush_r+0x18>
 8008c7e:	89a3      	ldrh	r3, [r4, #12]
 8008c80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c84:	81a3      	strh	r3, [r4, #12]
 8008c86:	e7ae      	b.n	8008be6 <__sflush_r+0x1a>
 8008c88:	690f      	ldr	r7, [r1, #16]
 8008c8a:	2f00      	cmp	r7, #0
 8008c8c:	d0aa      	beq.n	8008be4 <__sflush_r+0x18>
 8008c8e:	0793      	lsls	r3, r2, #30
 8008c90:	680e      	ldr	r6, [r1, #0]
 8008c92:	bf08      	it	eq
 8008c94:	694b      	ldreq	r3, [r1, #20]
 8008c96:	600f      	str	r7, [r1, #0]
 8008c98:	bf18      	it	ne
 8008c9a:	2300      	movne	r3, #0
 8008c9c:	1bf6      	subs	r6, r6, r7
 8008c9e:	608b      	str	r3, [r1, #8]
 8008ca0:	2e00      	cmp	r6, #0
 8008ca2:	dd9f      	ble.n	8008be4 <__sflush_r+0x18>
 8008ca4:	6a21      	ldr	r1, [r4, #32]
 8008ca6:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008caa:	4633      	mov	r3, r6
 8008cac:	463a      	mov	r2, r7
 8008cae:	4628      	mov	r0, r5
 8008cb0:	47e0      	blx	ip
 8008cb2:	2800      	cmp	r0, #0
 8008cb4:	dc06      	bgt.n	8008cc4 <__sflush_r+0xf8>
 8008cb6:	89a3      	ldrh	r3, [r4, #12]
 8008cb8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008cbc:	81a3      	strh	r3, [r4, #12]
 8008cbe:	f04f 30ff 	mov.w	r0, #4294967295
 8008cc2:	e790      	b.n	8008be6 <__sflush_r+0x1a>
 8008cc4:	4407      	add	r7, r0
 8008cc6:	1a36      	subs	r6, r6, r0
 8008cc8:	e7ea      	b.n	8008ca0 <__sflush_r+0xd4>
 8008cca:	bf00      	nop
 8008ccc:	dfbffffe 	.word	0xdfbffffe

08008cd0 <_fflush_r>:
 8008cd0:	b538      	push	{r3, r4, r5, lr}
 8008cd2:	690b      	ldr	r3, [r1, #16]
 8008cd4:	4605      	mov	r5, r0
 8008cd6:	460c      	mov	r4, r1
 8008cd8:	b913      	cbnz	r3, 8008ce0 <_fflush_r+0x10>
 8008cda:	2500      	movs	r5, #0
 8008cdc:	4628      	mov	r0, r5
 8008cde:	bd38      	pop	{r3, r4, r5, pc}
 8008ce0:	b118      	cbz	r0, 8008cea <_fflush_r+0x1a>
 8008ce2:	6a03      	ldr	r3, [r0, #32]
 8008ce4:	b90b      	cbnz	r3, 8008cea <_fflush_r+0x1a>
 8008ce6:	f7ff fa29 	bl	800813c <__sinit>
 8008cea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d0f3      	beq.n	8008cda <_fflush_r+0xa>
 8008cf2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008cf4:	07d0      	lsls	r0, r2, #31
 8008cf6:	d404      	bmi.n	8008d02 <_fflush_r+0x32>
 8008cf8:	0599      	lsls	r1, r3, #22
 8008cfa:	d402      	bmi.n	8008d02 <_fflush_r+0x32>
 8008cfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cfe:	f7ff fb50 	bl	80083a2 <__retarget_lock_acquire_recursive>
 8008d02:	4628      	mov	r0, r5
 8008d04:	4621      	mov	r1, r4
 8008d06:	f7ff ff61 	bl	8008bcc <__sflush_r>
 8008d0a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d0c:	07da      	lsls	r2, r3, #31
 8008d0e:	4605      	mov	r5, r0
 8008d10:	d4e4      	bmi.n	8008cdc <_fflush_r+0xc>
 8008d12:	89a3      	ldrh	r3, [r4, #12]
 8008d14:	059b      	lsls	r3, r3, #22
 8008d16:	d4e1      	bmi.n	8008cdc <_fflush_r+0xc>
 8008d18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d1a:	f7ff fb43 	bl	80083a4 <__retarget_lock_release_recursive>
 8008d1e:	e7dd      	b.n	8008cdc <_fflush_r+0xc>

08008d20 <fiprintf>:
 8008d20:	b40e      	push	{r1, r2, r3}
 8008d22:	b503      	push	{r0, r1, lr}
 8008d24:	4601      	mov	r1, r0
 8008d26:	ab03      	add	r3, sp, #12
 8008d28:	4805      	ldr	r0, [pc, #20]	; (8008d40 <fiprintf+0x20>)
 8008d2a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008d2e:	6800      	ldr	r0, [r0, #0]
 8008d30:	9301      	str	r3, [sp, #4]
 8008d32:	f000 f88f 	bl	8008e54 <_vfiprintf_r>
 8008d36:	b002      	add	sp, #8
 8008d38:	f85d eb04 	ldr.w	lr, [sp], #4
 8008d3c:	b003      	add	sp, #12
 8008d3e:	4770      	bx	lr
 8008d40:	20000094 	.word	0x20000094

08008d44 <memmove>:
 8008d44:	4288      	cmp	r0, r1
 8008d46:	b510      	push	{r4, lr}
 8008d48:	eb01 0402 	add.w	r4, r1, r2
 8008d4c:	d902      	bls.n	8008d54 <memmove+0x10>
 8008d4e:	4284      	cmp	r4, r0
 8008d50:	4623      	mov	r3, r4
 8008d52:	d807      	bhi.n	8008d64 <memmove+0x20>
 8008d54:	1e43      	subs	r3, r0, #1
 8008d56:	42a1      	cmp	r1, r4
 8008d58:	d008      	beq.n	8008d6c <memmove+0x28>
 8008d5a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008d5e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008d62:	e7f8      	b.n	8008d56 <memmove+0x12>
 8008d64:	4402      	add	r2, r0
 8008d66:	4601      	mov	r1, r0
 8008d68:	428a      	cmp	r2, r1
 8008d6a:	d100      	bne.n	8008d6e <memmove+0x2a>
 8008d6c:	bd10      	pop	{r4, pc}
 8008d6e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008d72:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008d76:	e7f7      	b.n	8008d68 <memmove+0x24>

08008d78 <_sbrk_r>:
 8008d78:	b538      	push	{r3, r4, r5, lr}
 8008d7a:	4d06      	ldr	r5, [pc, #24]	; (8008d94 <_sbrk_r+0x1c>)
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	4604      	mov	r4, r0
 8008d80:	4608      	mov	r0, r1
 8008d82:	602b      	str	r3, [r5, #0]
 8008d84:	f7f7 fe9e 	bl	8000ac4 <_sbrk>
 8008d88:	1c43      	adds	r3, r0, #1
 8008d8a:	d102      	bne.n	8008d92 <_sbrk_r+0x1a>
 8008d8c:	682b      	ldr	r3, [r5, #0]
 8008d8e:	b103      	cbz	r3, 8008d92 <_sbrk_r+0x1a>
 8008d90:	6023      	str	r3, [r4, #0]
 8008d92:	bd38      	pop	{r3, r4, r5, pc}
 8008d94:	20000aec 	.word	0x20000aec

08008d98 <abort>:
 8008d98:	b508      	push	{r3, lr}
 8008d9a:	2006      	movs	r0, #6
 8008d9c:	f000 fa32 	bl	8009204 <raise>
 8008da0:	2001      	movs	r0, #1
 8008da2:	f7f7 fe5f 	bl	8000a64 <_exit>

08008da6 <_realloc_r>:
 8008da6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008daa:	4680      	mov	r8, r0
 8008dac:	4614      	mov	r4, r2
 8008dae:	460e      	mov	r6, r1
 8008db0:	b921      	cbnz	r1, 8008dbc <_realloc_r+0x16>
 8008db2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008db6:	4611      	mov	r1, r2
 8008db8:	f7ff bb94 	b.w	80084e4 <_malloc_r>
 8008dbc:	b92a      	cbnz	r2, 8008dca <_realloc_r+0x24>
 8008dbe:	f7ff fb1f 	bl	8008400 <_free_r>
 8008dc2:	4625      	mov	r5, r4
 8008dc4:	4628      	mov	r0, r5
 8008dc6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008dca:	f000 fa37 	bl	800923c <_malloc_usable_size_r>
 8008dce:	4284      	cmp	r4, r0
 8008dd0:	4607      	mov	r7, r0
 8008dd2:	d802      	bhi.n	8008dda <_realloc_r+0x34>
 8008dd4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008dd8:	d812      	bhi.n	8008e00 <_realloc_r+0x5a>
 8008dda:	4621      	mov	r1, r4
 8008ddc:	4640      	mov	r0, r8
 8008dde:	f7ff fb81 	bl	80084e4 <_malloc_r>
 8008de2:	4605      	mov	r5, r0
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d0ed      	beq.n	8008dc4 <_realloc_r+0x1e>
 8008de8:	42bc      	cmp	r4, r7
 8008dea:	4622      	mov	r2, r4
 8008dec:	4631      	mov	r1, r6
 8008dee:	bf28      	it	cs
 8008df0:	463a      	movcs	r2, r7
 8008df2:	f7ff fad8 	bl	80083a6 <memcpy>
 8008df6:	4631      	mov	r1, r6
 8008df8:	4640      	mov	r0, r8
 8008dfa:	f7ff fb01 	bl	8008400 <_free_r>
 8008dfe:	e7e1      	b.n	8008dc4 <_realloc_r+0x1e>
 8008e00:	4635      	mov	r5, r6
 8008e02:	e7df      	b.n	8008dc4 <_realloc_r+0x1e>

08008e04 <__sfputc_r>:
 8008e04:	6893      	ldr	r3, [r2, #8]
 8008e06:	3b01      	subs	r3, #1
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	b410      	push	{r4}
 8008e0c:	6093      	str	r3, [r2, #8]
 8008e0e:	da07      	bge.n	8008e20 <__sfputc_r+0x1c>
 8008e10:	6994      	ldr	r4, [r2, #24]
 8008e12:	42a3      	cmp	r3, r4
 8008e14:	db01      	blt.n	8008e1a <__sfputc_r+0x16>
 8008e16:	290a      	cmp	r1, #10
 8008e18:	d102      	bne.n	8008e20 <__sfputc_r+0x1c>
 8008e1a:	bc10      	pop	{r4}
 8008e1c:	f000 b934 	b.w	8009088 <__swbuf_r>
 8008e20:	6813      	ldr	r3, [r2, #0]
 8008e22:	1c58      	adds	r0, r3, #1
 8008e24:	6010      	str	r0, [r2, #0]
 8008e26:	7019      	strb	r1, [r3, #0]
 8008e28:	4608      	mov	r0, r1
 8008e2a:	bc10      	pop	{r4}
 8008e2c:	4770      	bx	lr

08008e2e <__sfputs_r>:
 8008e2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e30:	4606      	mov	r6, r0
 8008e32:	460f      	mov	r7, r1
 8008e34:	4614      	mov	r4, r2
 8008e36:	18d5      	adds	r5, r2, r3
 8008e38:	42ac      	cmp	r4, r5
 8008e3a:	d101      	bne.n	8008e40 <__sfputs_r+0x12>
 8008e3c:	2000      	movs	r0, #0
 8008e3e:	e007      	b.n	8008e50 <__sfputs_r+0x22>
 8008e40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e44:	463a      	mov	r2, r7
 8008e46:	4630      	mov	r0, r6
 8008e48:	f7ff ffdc 	bl	8008e04 <__sfputc_r>
 8008e4c:	1c43      	adds	r3, r0, #1
 8008e4e:	d1f3      	bne.n	8008e38 <__sfputs_r+0xa>
 8008e50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008e54 <_vfiprintf_r>:
 8008e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e58:	460d      	mov	r5, r1
 8008e5a:	b09d      	sub	sp, #116	; 0x74
 8008e5c:	4614      	mov	r4, r2
 8008e5e:	4698      	mov	r8, r3
 8008e60:	4606      	mov	r6, r0
 8008e62:	b118      	cbz	r0, 8008e6c <_vfiprintf_r+0x18>
 8008e64:	6a03      	ldr	r3, [r0, #32]
 8008e66:	b90b      	cbnz	r3, 8008e6c <_vfiprintf_r+0x18>
 8008e68:	f7ff f968 	bl	800813c <__sinit>
 8008e6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e6e:	07d9      	lsls	r1, r3, #31
 8008e70:	d405      	bmi.n	8008e7e <_vfiprintf_r+0x2a>
 8008e72:	89ab      	ldrh	r3, [r5, #12]
 8008e74:	059a      	lsls	r2, r3, #22
 8008e76:	d402      	bmi.n	8008e7e <_vfiprintf_r+0x2a>
 8008e78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008e7a:	f7ff fa92 	bl	80083a2 <__retarget_lock_acquire_recursive>
 8008e7e:	89ab      	ldrh	r3, [r5, #12]
 8008e80:	071b      	lsls	r3, r3, #28
 8008e82:	d501      	bpl.n	8008e88 <_vfiprintf_r+0x34>
 8008e84:	692b      	ldr	r3, [r5, #16]
 8008e86:	b99b      	cbnz	r3, 8008eb0 <_vfiprintf_r+0x5c>
 8008e88:	4629      	mov	r1, r5
 8008e8a:	4630      	mov	r0, r6
 8008e8c:	f000 f93a 	bl	8009104 <__swsetup_r>
 8008e90:	b170      	cbz	r0, 8008eb0 <_vfiprintf_r+0x5c>
 8008e92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008e94:	07dc      	lsls	r4, r3, #31
 8008e96:	d504      	bpl.n	8008ea2 <_vfiprintf_r+0x4e>
 8008e98:	f04f 30ff 	mov.w	r0, #4294967295
 8008e9c:	b01d      	add	sp, #116	; 0x74
 8008e9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea2:	89ab      	ldrh	r3, [r5, #12]
 8008ea4:	0598      	lsls	r0, r3, #22
 8008ea6:	d4f7      	bmi.n	8008e98 <_vfiprintf_r+0x44>
 8008ea8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008eaa:	f7ff fa7b 	bl	80083a4 <__retarget_lock_release_recursive>
 8008eae:	e7f3      	b.n	8008e98 <_vfiprintf_r+0x44>
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	9309      	str	r3, [sp, #36]	; 0x24
 8008eb4:	2320      	movs	r3, #32
 8008eb6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008eba:	f8cd 800c 	str.w	r8, [sp, #12]
 8008ebe:	2330      	movs	r3, #48	; 0x30
 8008ec0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009074 <_vfiprintf_r+0x220>
 8008ec4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008ec8:	f04f 0901 	mov.w	r9, #1
 8008ecc:	4623      	mov	r3, r4
 8008ece:	469a      	mov	sl, r3
 8008ed0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008ed4:	b10a      	cbz	r2, 8008eda <_vfiprintf_r+0x86>
 8008ed6:	2a25      	cmp	r2, #37	; 0x25
 8008ed8:	d1f9      	bne.n	8008ece <_vfiprintf_r+0x7a>
 8008eda:	ebba 0b04 	subs.w	fp, sl, r4
 8008ede:	d00b      	beq.n	8008ef8 <_vfiprintf_r+0xa4>
 8008ee0:	465b      	mov	r3, fp
 8008ee2:	4622      	mov	r2, r4
 8008ee4:	4629      	mov	r1, r5
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	f7ff ffa1 	bl	8008e2e <__sfputs_r>
 8008eec:	3001      	adds	r0, #1
 8008eee:	f000 80a9 	beq.w	8009044 <_vfiprintf_r+0x1f0>
 8008ef2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008ef4:	445a      	add	r2, fp
 8008ef6:	9209      	str	r2, [sp, #36]	; 0x24
 8008ef8:	f89a 3000 	ldrb.w	r3, [sl]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f000 80a1 	beq.w	8009044 <_vfiprintf_r+0x1f0>
 8008f02:	2300      	movs	r3, #0
 8008f04:	f04f 32ff 	mov.w	r2, #4294967295
 8008f08:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008f0c:	f10a 0a01 	add.w	sl, sl, #1
 8008f10:	9304      	str	r3, [sp, #16]
 8008f12:	9307      	str	r3, [sp, #28]
 8008f14:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008f18:	931a      	str	r3, [sp, #104]	; 0x68
 8008f1a:	4654      	mov	r4, sl
 8008f1c:	2205      	movs	r2, #5
 8008f1e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f22:	4854      	ldr	r0, [pc, #336]	; (8009074 <_vfiprintf_r+0x220>)
 8008f24:	f7f7 f934 	bl	8000190 <memchr>
 8008f28:	9a04      	ldr	r2, [sp, #16]
 8008f2a:	b9d8      	cbnz	r0, 8008f64 <_vfiprintf_r+0x110>
 8008f2c:	06d1      	lsls	r1, r2, #27
 8008f2e:	bf44      	itt	mi
 8008f30:	2320      	movmi	r3, #32
 8008f32:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f36:	0713      	lsls	r3, r2, #28
 8008f38:	bf44      	itt	mi
 8008f3a:	232b      	movmi	r3, #43	; 0x2b
 8008f3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008f40:	f89a 3000 	ldrb.w	r3, [sl]
 8008f44:	2b2a      	cmp	r3, #42	; 0x2a
 8008f46:	d015      	beq.n	8008f74 <_vfiprintf_r+0x120>
 8008f48:	9a07      	ldr	r2, [sp, #28]
 8008f4a:	4654      	mov	r4, sl
 8008f4c:	2000      	movs	r0, #0
 8008f4e:	f04f 0c0a 	mov.w	ip, #10
 8008f52:	4621      	mov	r1, r4
 8008f54:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008f58:	3b30      	subs	r3, #48	; 0x30
 8008f5a:	2b09      	cmp	r3, #9
 8008f5c:	d94d      	bls.n	8008ffa <_vfiprintf_r+0x1a6>
 8008f5e:	b1b0      	cbz	r0, 8008f8e <_vfiprintf_r+0x13a>
 8008f60:	9207      	str	r2, [sp, #28]
 8008f62:	e014      	b.n	8008f8e <_vfiprintf_r+0x13a>
 8008f64:	eba0 0308 	sub.w	r3, r0, r8
 8008f68:	fa09 f303 	lsl.w	r3, r9, r3
 8008f6c:	4313      	orrs	r3, r2
 8008f6e:	9304      	str	r3, [sp, #16]
 8008f70:	46a2      	mov	sl, r4
 8008f72:	e7d2      	b.n	8008f1a <_vfiprintf_r+0xc6>
 8008f74:	9b03      	ldr	r3, [sp, #12]
 8008f76:	1d19      	adds	r1, r3, #4
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	9103      	str	r1, [sp, #12]
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	bfbb      	ittet	lt
 8008f80:	425b      	neglt	r3, r3
 8008f82:	f042 0202 	orrlt.w	r2, r2, #2
 8008f86:	9307      	strge	r3, [sp, #28]
 8008f88:	9307      	strlt	r3, [sp, #28]
 8008f8a:	bfb8      	it	lt
 8008f8c:	9204      	strlt	r2, [sp, #16]
 8008f8e:	7823      	ldrb	r3, [r4, #0]
 8008f90:	2b2e      	cmp	r3, #46	; 0x2e
 8008f92:	d10c      	bne.n	8008fae <_vfiprintf_r+0x15a>
 8008f94:	7863      	ldrb	r3, [r4, #1]
 8008f96:	2b2a      	cmp	r3, #42	; 0x2a
 8008f98:	d134      	bne.n	8009004 <_vfiprintf_r+0x1b0>
 8008f9a:	9b03      	ldr	r3, [sp, #12]
 8008f9c:	1d1a      	adds	r2, r3, #4
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	9203      	str	r2, [sp, #12]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	bfb8      	it	lt
 8008fa6:	f04f 33ff 	movlt.w	r3, #4294967295
 8008faa:	3402      	adds	r4, #2
 8008fac:	9305      	str	r3, [sp, #20]
 8008fae:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009078 <_vfiprintf_r+0x224>
 8008fb2:	7821      	ldrb	r1, [r4, #0]
 8008fb4:	2203      	movs	r2, #3
 8008fb6:	4650      	mov	r0, sl
 8008fb8:	f7f7 f8ea 	bl	8000190 <memchr>
 8008fbc:	b138      	cbz	r0, 8008fce <_vfiprintf_r+0x17a>
 8008fbe:	9b04      	ldr	r3, [sp, #16]
 8008fc0:	eba0 000a 	sub.w	r0, r0, sl
 8008fc4:	2240      	movs	r2, #64	; 0x40
 8008fc6:	4082      	lsls	r2, r0
 8008fc8:	4313      	orrs	r3, r2
 8008fca:	3401      	adds	r4, #1
 8008fcc:	9304      	str	r3, [sp, #16]
 8008fce:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008fd2:	482a      	ldr	r0, [pc, #168]	; (800907c <_vfiprintf_r+0x228>)
 8008fd4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008fd8:	2206      	movs	r2, #6
 8008fda:	f7f7 f8d9 	bl	8000190 <memchr>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d03f      	beq.n	8009062 <_vfiprintf_r+0x20e>
 8008fe2:	4b27      	ldr	r3, [pc, #156]	; (8009080 <_vfiprintf_r+0x22c>)
 8008fe4:	bb1b      	cbnz	r3, 800902e <_vfiprintf_r+0x1da>
 8008fe6:	9b03      	ldr	r3, [sp, #12]
 8008fe8:	3307      	adds	r3, #7
 8008fea:	f023 0307 	bic.w	r3, r3, #7
 8008fee:	3308      	adds	r3, #8
 8008ff0:	9303      	str	r3, [sp, #12]
 8008ff2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ff4:	443b      	add	r3, r7
 8008ff6:	9309      	str	r3, [sp, #36]	; 0x24
 8008ff8:	e768      	b.n	8008ecc <_vfiprintf_r+0x78>
 8008ffa:	fb0c 3202 	mla	r2, ip, r2, r3
 8008ffe:	460c      	mov	r4, r1
 8009000:	2001      	movs	r0, #1
 8009002:	e7a6      	b.n	8008f52 <_vfiprintf_r+0xfe>
 8009004:	2300      	movs	r3, #0
 8009006:	3401      	adds	r4, #1
 8009008:	9305      	str	r3, [sp, #20]
 800900a:	4619      	mov	r1, r3
 800900c:	f04f 0c0a 	mov.w	ip, #10
 8009010:	4620      	mov	r0, r4
 8009012:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009016:	3a30      	subs	r2, #48	; 0x30
 8009018:	2a09      	cmp	r2, #9
 800901a:	d903      	bls.n	8009024 <_vfiprintf_r+0x1d0>
 800901c:	2b00      	cmp	r3, #0
 800901e:	d0c6      	beq.n	8008fae <_vfiprintf_r+0x15a>
 8009020:	9105      	str	r1, [sp, #20]
 8009022:	e7c4      	b.n	8008fae <_vfiprintf_r+0x15a>
 8009024:	fb0c 2101 	mla	r1, ip, r1, r2
 8009028:	4604      	mov	r4, r0
 800902a:	2301      	movs	r3, #1
 800902c:	e7f0      	b.n	8009010 <_vfiprintf_r+0x1bc>
 800902e:	ab03      	add	r3, sp, #12
 8009030:	9300      	str	r3, [sp, #0]
 8009032:	462a      	mov	r2, r5
 8009034:	4b13      	ldr	r3, [pc, #76]	; (8009084 <_vfiprintf_r+0x230>)
 8009036:	a904      	add	r1, sp, #16
 8009038:	4630      	mov	r0, r6
 800903a:	f3af 8000 	nop.w
 800903e:	4607      	mov	r7, r0
 8009040:	1c78      	adds	r0, r7, #1
 8009042:	d1d6      	bne.n	8008ff2 <_vfiprintf_r+0x19e>
 8009044:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009046:	07d9      	lsls	r1, r3, #31
 8009048:	d405      	bmi.n	8009056 <_vfiprintf_r+0x202>
 800904a:	89ab      	ldrh	r3, [r5, #12]
 800904c:	059a      	lsls	r2, r3, #22
 800904e:	d402      	bmi.n	8009056 <_vfiprintf_r+0x202>
 8009050:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009052:	f7ff f9a7 	bl	80083a4 <__retarget_lock_release_recursive>
 8009056:	89ab      	ldrh	r3, [r5, #12]
 8009058:	065b      	lsls	r3, r3, #25
 800905a:	f53f af1d 	bmi.w	8008e98 <_vfiprintf_r+0x44>
 800905e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009060:	e71c      	b.n	8008e9c <_vfiprintf_r+0x48>
 8009062:	ab03      	add	r3, sp, #12
 8009064:	9300      	str	r3, [sp, #0]
 8009066:	462a      	mov	r2, r5
 8009068:	4b06      	ldr	r3, [pc, #24]	; (8009084 <_vfiprintf_r+0x230>)
 800906a:	a904      	add	r1, sp, #16
 800906c:	4630      	mov	r0, r6
 800906e:	f7ff fc8b 	bl	8008988 <_printf_i>
 8009072:	e7e4      	b.n	800903e <_vfiprintf_r+0x1ea>
 8009074:	080099fa 	.word	0x080099fa
 8009078:	08009a00 	.word	0x08009a00
 800907c:	08009a04 	.word	0x08009a04
 8009080:	00000000 	.word	0x00000000
 8009084:	08008e2f 	.word	0x08008e2f

08009088 <__swbuf_r>:
 8009088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908a:	460e      	mov	r6, r1
 800908c:	4614      	mov	r4, r2
 800908e:	4605      	mov	r5, r0
 8009090:	b118      	cbz	r0, 800909a <__swbuf_r+0x12>
 8009092:	6a03      	ldr	r3, [r0, #32]
 8009094:	b90b      	cbnz	r3, 800909a <__swbuf_r+0x12>
 8009096:	f7ff f851 	bl	800813c <__sinit>
 800909a:	69a3      	ldr	r3, [r4, #24]
 800909c:	60a3      	str	r3, [r4, #8]
 800909e:	89a3      	ldrh	r3, [r4, #12]
 80090a0:	071a      	lsls	r2, r3, #28
 80090a2:	d525      	bpl.n	80090f0 <__swbuf_r+0x68>
 80090a4:	6923      	ldr	r3, [r4, #16]
 80090a6:	b31b      	cbz	r3, 80090f0 <__swbuf_r+0x68>
 80090a8:	6823      	ldr	r3, [r4, #0]
 80090aa:	6922      	ldr	r2, [r4, #16]
 80090ac:	1a98      	subs	r0, r3, r2
 80090ae:	6963      	ldr	r3, [r4, #20]
 80090b0:	b2f6      	uxtb	r6, r6
 80090b2:	4283      	cmp	r3, r0
 80090b4:	4637      	mov	r7, r6
 80090b6:	dc04      	bgt.n	80090c2 <__swbuf_r+0x3a>
 80090b8:	4621      	mov	r1, r4
 80090ba:	4628      	mov	r0, r5
 80090bc:	f7ff fe08 	bl	8008cd0 <_fflush_r>
 80090c0:	b9e0      	cbnz	r0, 80090fc <__swbuf_r+0x74>
 80090c2:	68a3      	ldr	r3, [r4, #8]
 80090c4:	3b01      	subs	r3, #1
 80090c6:	60a3      	str	r3, [r4, #8]
 80090c8:	6823      	ldr	r3, [r4, #0]
 80090ca:	1c5a      	adds	r2, r3, #1
 80090cc:	6022      	str	r2, [r4, #0]
 80090ce:	701e      	strb	r6, [r3, #0]
 80090d0:	6962      	ldr	r2, [r4, #20]
 80090d2:	1c43      	adds	r3, r0, #1
 80090d4:	429a      	cmp	r2, r3
 80090d6:	d004      	beq.n	80090e2 <__swbuf_r+0x5a>
 80090d8:	89a3      	ldrh	r3, [r4, #12]
 80090da:	07db      	lsls	r3, r3, #31
 80090dc:	d506      	bpl.n	80090ec <__swbuf_r+0x64>
 80090de:	2e0a      	cmp	r6, #10
 80090e0:	d104      	bne.n	80090ec <__swbuf_r+0x64>
 80090e2:	4621      	mov	r1, r4
 80090e4:	4628      	mov	r0, r5
 80090e6:	f7ff fdf3 	bl	8008cd0 <_fflush_r>
 80090ea:	b938      	cbnz	r0, 80090fc <__swbuf_r+0x74>
 80090ec:	4638      	mov	r0, r7
 80090ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090f0:	4621      	mov	r1, r4
 80090f2:	4628      	mov	r0, r5
 80090f4:	f000 f806 	bl	8009104 <__swsetup_r>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	d0d5      	beq.n	80090a8 <__swbuf_r+0x20>
 80090fc:	f04f 37ff 	mov.w	r7, #4294967295
 8009100:	e7f4      	b.n	80090ec <__swbuf_r+0x64>
	...

08009104 <__swsetup_r>:
 8009104:	b538      	push	{r3, r4, r5, lr}
 8009106:	4b2a      	ldr	r3, [pc, #168]	; (80091b0 <__swsetup_r+0xac>)
 8009108:	4605      	mov	r5, r0
 800910a:	6818      	ldr	r0, [r3, #0]
 800910c:	460c      	mov	r4, r1
 800910e:	b118      	cbz	r0, 8009118 <__swsetup_r+0x14>
 8009110:	6a03      	ldr	r3, [r0, #32]
 8009112:	b90b      	cbnz	r3, 8009118 <__swsetup_r+0x14>
 8009114:	f7ff f812 	bl	800813c <__sinit>
 8009118:	89a3      	ldrh	r3, [r4, #12]
 800911a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800911e:	0718      	lsls	r0, r3, #28
 8009120:	d422      	bmi.n	8009168 <__swsetup_r+0x64>
 8009122:	06d9      	lsls	r1, r3, #27
 8009124:	d407      	bmi.n	8009136 <__swsetup_r+0x32>
 8009126:	2309      	movs	r3, #9
 8009128:	602b      	str	r3, [r5, #0]
 800912a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800912e:	81a3      	strh	r3, [r4, #12]
 8009130:	f04f 30ff 	mov.w	r0, #4294967295
 8009134:	e034      	b.n	80091a0 <__swsetup_r+0x9c>
 8009136:	0758      	lsls	r0, r3, #29
 8009138:	d512      	bpl.n	8009160 <__swsetup_r+0x5c>
 800913a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800913c:	b141      	cbz	r1, 8009150 <__swsetup_r+0x4c>
 800913e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009142:	4299      	cmp	r1, r3
 8009144:	d002      	beq.n	800914c <__swsetup_r+0x48>
 8009146:	4628      	mov	r0, r5
 8009148:	f7ff f95a 	bl	8008400 <_free_r>
 800914c:	2300      	movs	r3, #0
 800914e:	6363      	str	r3, [r4, #52]	; 0x34
 8009150:	89a3      	ldrh	r3, [r4, #12]
 8009152:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009156:	81a3      	strh	r3, [r4, #12]
 8009158:	2300      	movs	r3, #0
 800915a:	6063      	str	r3, [r4, #4]
 800915c:	6923      	ldr	r3, [r4, #16]
 800915e:	6023      	str	r3, [r4, #0]
 8009160:	89a3      	ldrh	r3, [r4, #12]
 8009162:	f043 0308 	orr.w	r3, r3, #8
 8009166:	81a3      	strh	r3, [r4, #12]
 8009168:	6923      	ldr	r3, [r4, #16]
 800916a:	b94b      	cbnz	r3, 8009180 <__swsetup_r+0x7c>
 800916c:	89a3      	ldrh	r3, [r4, #12]
 800916e:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009172:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009176:	d003      	beq.n	8009180 <__swsetup_r+0x7c>
 8009178:	4621      	mov	r1, r4
 800917a:	4628      	mov	r0, r5
 800917c:	f000 f88c 	bl	8009298 <__smakebuf_r>
 8009180:	89a0      	ldrh	r0, [r4, #12]
 8009182:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009186:	f010 0301 	ands.w	r3, r0, #1
 800918a:	d00a      	beq.n	80091a2 <__swsetup_r+0x9e>
 800918c:	2300      	movs	r3, #0
 800918e:	60a3      	str	r3, [r4, #8]
 8009190:	6963      	ldr	r3, [r4, #20]
 8009192:	425b      	negs	r3, r3
 8009194:	61a3      	str	r3, [r4, #24]
 8009196:	6923      	ldr	r3, [r4, #16]
 8009198:	b943      	cbnz	r3, 80091ac <__swsetup_r+0xa8>
 800919a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800919e:	d1c4      	bne.n	800912a <__swsetup_r+0x26>
 80091a0:	bd38      	pop	{r3, r4, r5, pc}
 80091a2:	0781      	lsls	r1, r0, #30
 80091a4:	bf58      	it	pl
 80091a6:	6963      	ldrpl	r3, [r4, #20]
 80091a8:	60a3      	str	r3, [r4, #8]
 80091aa:	e7f4      	b.n	8009196 <__swsetup_r+0x92>
 80091ac:	2000      	movs	r0, #0
 80091ae:	e7f7      	b.n	80091a0 <__swsetup_r+0x9c>
 80091b0:	20000094 	.word	0x20000094

080091b4 <_raise_r>:
 80091b4:	291f      	cmp	r1, #31
 80091b6:	b538      	push	{r3, r4, r5, lr}
 80091b8:	4604      	mov	r4, r0
 80091ba:	460d      	mov	r5, r1
 80091bc:	d904      	bls.n	80091c8 <_raise_r+0x14>
 80091be:	2316      	movs	r3, #22
 80091c0:	6003      	str	r3, [r0, #0]
 80091c2:	f04f 30ff 	mov.w	r0, #4294967295
 80091c6:	bd38      	pop	{r3, r4, r5, pc}
 80091c8:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80091ca:	b112      	cbz	r2, 80091d2 <_raise_r+0x1e>
 80091cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091d0:	b94b      	cbnz	r3, 80091e6 <_raise_r+0x32>
 80091d2:	4620      	mov	r0, r4
 80091d4:	f000 f830 	bl	8009238 <_getpid_r>
 80091d8:	462a      	mov	r2, r5
 80091da:	4601      	mov	r1, r0
 80091dc:	4620      	mov	r0, r4
 80091de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091e2:	f000 b817 	b.w	8009214 <_kill_r>
 80091e6:	2b01      	cmp	r3, #1
 80091e8:	d00a      	beq.n	8009200 <_raise_r+0x4c>
 80091ea:	1c59      	adds	r1, r3, #1
 80091ec:	d103      	bne.n	80091f6 <_raise_r+0x42>
 80091ee:	2316      	movs	r3, #22
 80091f0:	6003      	str	r3, [r0, #0]
 80091f2:	2001      	movs	r0, #1
 80091f4:	e7e7      	b.n	80091c6 <_raise_r+0x12>
 80091f6:	2400      	movs	r4, #0
 80091f8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091fc:	4628      	mov	r0, r5
 80091fe:	4798      	blx	r3
 8009200:	2000      	movs	r0, #0
 8009202:	e7e0      	b.n	80091c6 <_raise_r+0x12>

08009204 <raise>:
 8009204:	4b02      	ldr	r3, [pc, #8]	; (8009210 <raise+0xc>)
 8009206:	4601      	mov	r1, r0
 8009208:	6818      	ldr	r0, [r3, #0]
 800920a:	f7ff bfd3 	b.w	80091b4 <_raise_r>
 800920e:	bf00      	nop
 8009210:	20000094 	.word	0x20000094

08009214 <_kill_r>:
 8009214:	b538      	push	{r3, r4, r5, lr}
 8009216:	4d07      	ldr	r5, [pc, #28]	; (8009234 <_kill_r+0x20>)
 8009218:	2300      	movs	r3, #0
 800921a:	4604      	mov	r4, r0
 800921c:	4608      	mov	r0, r1
 800921e:	4611      	mov	r1, r2
 8009220:	602b      	str	r3, [r5, #0]
 8009222:	f7f7 fc17 	bl	8000a54 <_kill>
 8009226:	1c43      	adds	r3, r0, #1
 8009228:	d102      	bne.n	8009230 <_kill_r+0x1c>
 800922a:	682b      	ldr	r3, [r5, #0]
 800922c:	b103      	cbz	r3, 8009230 <_kill_r+0x1c>
 800922e:	6023      	str	r3, [r4, #0]
 8009230:	bd38      	pop	{r3, r4, r5, pc}
 8009232:	bf00      	nop
 8009234:	20000aec 	.word	0x20000aec

08009238 <_getpid_r>:
 8009238:	f7f7 bc0a 	b.w	8000a50 <_getpid>

0800923c <_malloc_usable_size_r>:
 800923c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009240:	1f18      	subs	r0, r3, #4
 8009242:	2b00      	cmp	r3, #0
 8009244:	bfbc      	itt	lt
 8009246:	580b      	ldrlt	r3, [r1, r0]
 8009248:	18c0      	addlt	r0, r0, r3
 800924a:	4770      	bx	lr

0800924c <__swhatbuf_r>:
 800924c:	b570      	push	{r4, r5, r6, lr}
 800924e:	460c      	mov	r4, r1
 8009250:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009254:	2900      	cmp	r1, #0
 8009256:	b096      	sub	sp, #88	; 0x58
 8009258:	4615      	mov	r5, r2
 800925a:	461e      	mov	r6, r3
 800925c:	da0d      	bge.n	800927a <__swhatbuf_r+0x2e>
 800925e:	89a3      	ldrh	r3, [r4, #12]
 8009260:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009264:	f04f 0100 	mov.w	r1, #0
 8009268:	bf0c      	ite	eq
 800926a:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800926e:	2340      	movne	r3, #64	; 0x40
 8009270:	2000      	movs	r0, #0
 8009272:	6031      	str	r1, [r6, #0]
 8009274:	602b      	str	r3, [r5, #0]
 8009276:	b016      	add	sp, #88	; 0x58
 8009278:	bd70      	pop	{r4, r5, r6, pc}
 800927a:	466a      	mov	r2, sp
 800927c:	f000 f848 	bl	8009310 <_fstat_r>
 8009280:	2800      	cmp	r0, #0
 8009282:	dbec      	blt.n	800925e <__swhatbuf_r+0x12>
 8009284:	9901      	ldr	r1, [sp, #4]
 8009286:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800928a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800928e:	4259      	negs	r1, r3
 8009290:	4159      	adcs	r1, r3
 8009292:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009296:	e7eb      	b.n	8009270 <__swhatbuf_r+0x24>

08009298 <__smakebuf_r>:
 8009298:	898b      	ldrh	r3, [r1, #12]
 800929a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800929c:	079d      	lsls	r5, r3, #30
 800929e:	4606      	mov	r6, r0
 80092a0:	460c      	mov	r4, r1
 80092a2:	d507      	bpl.n	80092b4 <__smakebuf_r+0x1c>
 80092a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80092a8:	6023      	str	r3, [r4, #0]
 80092aa:	6123      	str	r3, [r4, #16]
 80092ac:	2301      	movs	r3, #1
 80092ae:	6163      	str	r3, [r4, #20]
 80092b0:	b002      	add	sp, #8
 80092b2:	bd70      	pop	{r4, r5, r6, pc}
 80092b4:	ab01      	add	r3, sp, #4
 80092b6:	466a      	mov	r2, sp
 80092b8:	f7ff ffc8 	bl	800924c <__swhatbuf_r>
 80092bc:	9900      	ldr	r1, [sp, #0]
 80092be:	4605      	mov	r5, r0
 80092c0:	4630      	mov	r0, r6
 80092c2:	f7ff f90f 	bl	80084e4 <_malloc_r>
 80092c6:	b948      	cbnz	r0, 80092dc <__smakebuf_r+0x44>
 80092c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80092cc:	059a      	lsls	r2, r3, #22
 80092ce:	d4ef      	bmi.n	80092b0 <__smakebuf_r+0x18>
 80092d0:	f023 0303 	bic.w	r3, r3, #3
 80092d4:	f043 0302 	orr.w	r3, r3, #2
 80092d8:	81a3      	strh	r3, [r4, #12]
 80092da:	e7e3      	b.n	80092a4 <__smakebuf_r+0xc>
 80092dc:	89a3      	ldrh	r3, [r4, #12]
 80092de:	6020      	str	r0, [r4, #0]
 80092e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092e4:	81a3      	strh	r3, [r4, #12]
 80092e6:	9b00      	ldr	r3, [sp, #0]
 80092e8:	6163      	str	r3, [r4, #20]
 80092ea:	9b01      	ldr	r3, [sp, #4]
 80092ec:	6120      	str	r0, [r4, #16]
 80092ee:	b15b      	cbz	r3, 8009308 <__smakebuf_r+0x70>
 80092f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092f4:	4630      	mov	r0, r6
 80092f6:	f000 f81d 	bl	8009334 <_isatty_r>
 80092fa:	b128      	cbz	r0, 8009308 <__smakebuf_r+0x70>
 80092fc:	89a3      	ldrh	r3, [r4, #12]
 80092fe:	f023 0303 	bic.w	r3, r3, #3
 8009302:	f043 0301 	orr.w	r3, r3, #1
 8009306:	81a3      	strh	r3, [r4, #12]
 8009308:	89a3      	ldrh	r3, [r4, #12]
 800930a:	431d      	orrs	r5, r3
 800930c:	81a5      	strh	r5, [r4, #12]
 800930e:	e7cf      	b.n	80092b0 <__smakebuf_r+0x18>

08009310 <_fstat_r>:
 8009310:	b538      	push	{r3, r4, r5, lr}
 8009312:	4d07      	ldr	r5, [pc, #28]	; (8009330 <_fstat_r+0x20>)
 8009314:	2300      	movs	r3, #0
 8009316:	4604      	mov	r4, r0
 8009318:	4608      	mov	r0, r1
 800931a:	4611      	mov	r1, r2
 800931c:	602b      	str	r3, [r5, #0]
 800931e:	f7f7 fbc8 	bl	8000ab2 <_fstat>
 8009322:	1c43      	adds	r3, r0, #1
 8009324:	d102      	bne.n	800932c <_fstat_r+0x1c>
 8009326:	682b      	ldr	r3, [r5, #0]
 8009328:	b103      	cbz	r3, 800932c <_fstat_r+0x1c>
 800932a:	6023      	str	r3, [r4, #0]
 800932c:	bd38      	pop	{r3, r4, r5, pc}
 800932e:	bf00      	nop
 8009330:	20000aec 	.word	0x20000aec

08009334 <_isatty_r>:
 8009334:	b538      	push	{r3, r4, r5, lr}
 8009336:	4d06      	ldr	r5, [pc, #24]	; (8009350 <_isatty_r+0x1c>)
 8009338:	2300      	movs	r3, #0
 800933a:	4604      	mov	r4, r0
 800933c:	4608      	mov	r0, r1
 800933e:	602b      	str	r3, [r5, #0]
 8009340:	f7f7 fbbc 	bl	8000abc <_isatty>
 8009344:	1c43      	adds	r3, r0, #1
 8009346:	d102      	bne.n	800934e <_isatty_r+0x1a>
 8009348:	682b      	ldr	r3, [r5, #0]
 800934a:	b103      	cbz	r3, 800934e <_isatty_r+0x1a>
 800934c:	6023      	str	r3, [r4, #0]
 800934e:	bd38      	pop	{r3, r4, r5, pc}
 8009350:	20000aec 	.word	0x20000aec

08009354 <_init>:
 8009354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009356:	bf00      	nop
 8009358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800935a:	bc08      	pop	{r3}
 800935c:	469e      	mov	lr, r3
 800935e:	4770      	bx	lr

08009360 <_fini>:
 8009360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009362:	bf00      	nop
 8009364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009366:	bc08      	pop	{r3}
 8009368:	469e      	mov	lr, r3
 800936a:	4770      	bx	lr
 800936c:	0000      	movs	r0, r0
	...
