
---------- Begin Simulation Statistics ----------
final_tick                                14275762685                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 112681                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661260                       # Number of bytes of host memory used
host_op_rate                                   224627                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   100.20                       # Real time elapsed on the host
host_tick_rate                              142472618                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014276                       # Number of seconds simulated
sim_ticks                                 14275762685                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8125909                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6522174                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.503755                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.503755                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9617370                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9567869                       # number of floating regfile writes
system.cpu.idleCycles                           36173                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29012                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625407                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.164513                       # Inst execution rate
system.cpu.iew.exec_refs                     15101693                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26755                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7063084                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4865323                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4201                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27441                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22849579                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              15074938                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53493                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              32919421                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  66255                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4238909                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25408                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               4400417                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1451                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27561                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23422454                       # num instructions consuming a value
system.cpu.iew.wb_count                      22631033                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.722899                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16932080                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.800565                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22632551                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 41583343                       # number of integer regfile reads
system.cpu.int_regfile_writes                11387076                       # number of integer regfile writes
system.cpu.ipc                               0.399400                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.399400                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               786      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11490204     34.85%     34.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     34.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     34.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3203946      9.72%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  208      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     44.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594379      4.84%     49.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     49.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     49.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     49.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     49.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     49.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569807      4.76%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     54.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5301970     16.08%     70.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1726      0.01%     70.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         9784473     29.67%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25114      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               32972914                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                18153496                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            34392198                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9592295                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9844191                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3776291                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.114527                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  100752      2.67%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            14770      0.39%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      3.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1749677     46.33%     49.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    21      0.00%     49.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1911050     50.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18594923                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           63593229                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13038738                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13347390                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22849576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  32972914                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          341988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             30643                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       492952                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      28232665                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.167899                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.931960                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            18012809     63.80%     63.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3040210     10.77%     74.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1118809      3.96%     78.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1193530      4.23%     82.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2233847      7.91%     90.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1383764      4.90%     95.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              686171      2.43%     98.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              364938      1.29%     99.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              198587      0.70%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        28232665                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.166405                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              1014                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              972                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4865323                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27441                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                18361505                       # number of misc regfile reads
system.cpu.numCycles                         28268838                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             293                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       170667                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        374802                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1650131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        94897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3301741                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          94897                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1690544                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1689313                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25448                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1663195                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1662437                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.954425                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             285                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              266                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          345839                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25376                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     28176682                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.798802                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.098220                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        23377685     82.97%     82.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          562944      2.00%     84.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          533368      1.89%     86.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1623203      5.76%     92.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           19475      0.07%     92.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          122975      0.44%     93.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           38729      0.14%     93.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          103277      0.37%     93.63% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1795026      6.37%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     28176682                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1795026                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1316137                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1316137                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1316137                       # number of overall hits
system.cpu.dcache.overall_hits::total         1316137                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3606850                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3606850                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3606850                       # number of overall misses
system.cpu.dcache.overall_misses::total       3606850                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 179985888982                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 179985888982                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 179985888982                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 179985888982                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4922987                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4922987                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4922987                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4922987                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.732655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.732655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.732655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.732655                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49901.129512                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49901.129512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49901.129512                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49901.129512                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9056144                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1280823                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.070566                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1693                       # number of writebacks
system.cpu.dcache.writebacks::total              1693                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1955711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1955711                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1955711                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1955711                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1651139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1651139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1651139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1651139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  37103230697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  37103230697                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  37103230697                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  37103230697                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.335394                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.335394                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.335394                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.335394                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 22471.294480                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22471.294480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22471.294480                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22471.294480                       # average overall mshr miss latency
system.cpu.dcache.replacements                1650115                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1290109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1290109                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3606703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3606703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 179976636395                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 179976636395                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4896812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4896812                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.736541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.736541                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49900.597969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49900.597969                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1955709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1955709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1650994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1650994                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  37094229095                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  37094229095                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.337157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.337157                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22467.815810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22467.815810                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        26028                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26028                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9252587                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9252587                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62942.768707                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62942.768707                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          145                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      9001602                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9001602                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005540                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005540                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62080.013793                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62080.013793                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.093780                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2967276                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1651139                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.797109                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177760                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.093780                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995209                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          758                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          41035035                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         41035035                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1108329                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              23737955                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1975361                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1385612                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25408                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1626874                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23112971                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   875                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4928087                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26758                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127282                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3348091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11836001                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1690544                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1662755                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      24857895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51232                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  149                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           879                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3329212                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7567                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           28232665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.836000                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.108473                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 23005765     81.49%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1487876      5.27%     86.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   184516      0.65%     87.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   203948      0.72%     88.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   212974      0.75%     88.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1514935      5.37%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    81368      0.29%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   111288      0.39%     94.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1429995      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             28232665                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.059802                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.418694                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3328602                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3328602                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3328602                       # number of overall hits
system.cpu.icache.overall_hits::total         3328602                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          610                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            610                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          610                       # number of overall misses
system.cpu.icache.overall_misses::total           610                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47307894                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47307894                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47307894                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47307894                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3329212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3329212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3329212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3329212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000183                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000183                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77553.924590                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77553.924590                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77553.924590                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77553.924590                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          882                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   176.400000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           16                       # number of writebacks
system.cpu.icache.writebacks::total                16                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          139                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          139                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          139                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          471                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          471                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38830459                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38830459                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38830459                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38830459                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000141                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000141                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000141                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000141                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 82442.588110                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82442.588110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 82442.588110                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82442.588110                       # average overall mshr miss latency
system.cpu.icache.replacements                     16                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3328602                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3328602                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          610                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           610                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47307894                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47307894                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3329212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3329212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77553.924590                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77553.924590                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          139                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          471                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38830459                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38830459                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000141                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 82442.588110                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82442.588110                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.522287                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3329072                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               470                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7083.131915                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87870                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.522287                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405783                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          414                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.443359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6658894                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6658894                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8080                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3329366                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           196                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         187                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   80871                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1267                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                1263423                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  14275762685                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25408                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1641772                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                12573380                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   2761531                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              11230540                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22949020                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 76896                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3170996                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                9373872                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   6961                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27837769                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47566797                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21357930                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9775645                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   520298                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7475575                       # count of insts added to the skid buffer
system.cpu.rob.reads                         49234833                       # The number of ROB reads
system.cpu.rob.writes                        45762855                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       505                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    3                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1447471                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1447474                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   3                       # number of overall hits
system.l2.overall_hits::.cpu.data             1447471                       # number of overall hits
system.l2.overall_hits::total                 1447474                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             203668                       # number of demand (read+write) misses
system.l2.demand_misses::total                 204136                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            203668                       # number of overall misses
system.l2.overall_misses::total                204136                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38083060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18748959260                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18787042320                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38083060                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18748959260                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18787042320                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              471                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1651139                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1651610                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             471                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1651139                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1651610                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.993631                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.123350                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.123598                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.993631                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.123350                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.123598                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81374.059829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 92056.480449                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92031.990046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81374.059829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 92056.480449                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92031.990046                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1288                       # number of writebacks
system.l2.writebacks::total                      1288                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        203668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            204136                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       203668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           204136                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33248205                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16641265785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16674513990                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33248205                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16641265785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16674513990                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.123350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.123598                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.123350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.123598                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71043.173077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81707.807731                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81683.358104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71043.173077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81707.807731                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81683.358104                       # average overall mshr miss latency
system.l2.replacements                         171615                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1693                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1693                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1693                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1693                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           16                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               16                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           16                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           16                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        93949                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         93949                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                36                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    36                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      8379970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       8379970                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               145                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.751724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.751724                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76880.458716                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76880.458716                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      7250595                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      7250595                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.751724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.751724                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66519.220183                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66519.220183                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38083060                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38083060                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.993631                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81374.059829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81374.059829                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33248205                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33248205                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.993631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71043.173077                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71043.173077                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1447435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1447435                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       203559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          203559                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  18740579290                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  18740579290                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1650994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1650994                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.123295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.123295                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92064.606772                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92064.606772                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       203559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       203559                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  16634015190                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16634015190                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.123295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123295                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81715.940784                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81715.940784                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 28566.439279                       # Cycle average of tags in use
system.l2.tags.total_refs                     3207791                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    204383                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.694999                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.773243                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.192305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     28553.473730                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.871383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.871779                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          683                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        21126                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26618311                       # Number of tag accesses
system.l2.tags.data_accesses                 26618311                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    203668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005906136670                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           78                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           78                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              402123                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1193                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      204135                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1288                       # Number of write requests accepted
system.mem_ctrls.readBursts                    204135                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1288                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.90                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                204135                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1288                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  108333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   91957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           78                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2532.564103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    354.869815                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4020.730849                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           54     69.23%     69.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      2.56%     71.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      1.28%     73.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143            1      1.28%     74.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191           18     23.08%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      1.28%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      1.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            78                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           78                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.192308                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.182594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.582375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               70     89.74%     89.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      1.28%     91.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7      8.97%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            78                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13064640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                82432                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    915.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   14275656635                       # Total gap between requests
system.mem_ctrls.avgGap                      69493.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13034752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        80832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 2093618.439833289944                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 913068694.655174493790                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 5662184.345844636671                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       203668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1288                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13854470                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8178874590                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 350023048825                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29666.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40157.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 271757025.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13034752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13064640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        82432                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        82432                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       203668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         204135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1288                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1288                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      2093618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    913068695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        915162313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      2093618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      2093618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5774262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5774262                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5774262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      2093618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    913068695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       920936576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               204135                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1263                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        12986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12752                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        12962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12944                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12556                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12608                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          267                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          322                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4365197810                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1020675000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8192729060                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21383.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40133.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              114277                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1106                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            55.98                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.57                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        90001                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   146.030733                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    93.390033                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   229.266590                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        61307     68.12%     68.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21046     23.38%     91.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          720      0.80%     92.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          503      0.56%     92.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          474      0.53%     93.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          423      0.47%     93.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          395      0.44%     94.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          387      0.43%     94.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4746      5.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        90001                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13064640                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              80832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              915.162313                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                5.662184                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.19                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.04                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               56.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       325891020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       173184825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      731871420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3272940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1126635120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4937942490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1323625920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    8622423735                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   603.990408                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3161415205                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    476580000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  10637767480                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       316816080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       168368970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      725652480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3319920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1126635120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4193978490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1950121920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    8484892980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   594.356545                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4722076500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    476580000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9077106185                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             204026                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1288                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169379                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        204026                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       578937                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       578937                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 578937                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13147072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13147072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13147072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            204135                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  204135    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              204135                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           554772840                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1103078270                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1651464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           16                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1818749                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              145                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             145                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           471                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1650994                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          957                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4952393                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4953350                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31104                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105781248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              105812352                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          171615                       # Total snoops (count)
system.tol2bus.snoopTraffic                     82432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1823225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052049                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.222126                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1728328     94.80%     94.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  94897      5.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1823225                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  14275762685                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1669105295                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            712050                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2501475585                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
