
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.60000000000000000000;
1.60000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_20_20_20_0";
mvm_20_20_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_20_20_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_20_20_20_0' with
	the parameters "20,20,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k20_p20_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k20_p20_b20_g0' with
	the parameters "5,19". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP19 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k20_p20_b20_g0' with
	the parameters "1,20,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col20_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "20,20". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col20_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE20' with
	the parameters "20,20,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE20_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1011 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP19_0'
  Processing 'memory_b20_SIZE20_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE20_0'
  Processing 'singlepath_n_row1_n_col20_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k20_p20_b20_g0'
  Processing 'mvm_20_20_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'increaser_b5_TOP19_1_DW01_inc_0'
  Processing 'increaser_b5_TOP19_2_DW01_inc_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'increaser_b5_TOP19_3_DW01_inc_0'
  Processing 'increaser_b5_TOP19_4_DW01_inc_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'increaser_b5_TOP19_5_DW01_inc_0'
  Processing 'increaser_b5_TOP19_6_DW01_inc_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'increaser_b5_TOP19_7_DW01_inc_0'
  Processing 'increaser_b5_TOP19_8_DW01_inc_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'increaser_b5_TOP19_9_DW01_inc_0'
  Processing 'increaser_b5_TOP19_10_DW01_inc_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'increaser_b5_TOP19_11_DW01_inc_0'
  Processing 'increaser_b5_TOP19_12_DW01_inc_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'increaser_b5_TOP19_13_DW01_inc_0'
  Processing 'increaser_b5_TOP19_14_DW01_inc_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'increaser_b5_TOP19_15_DW01_inc_0'
  Processing 'increaser_b5_TOP19_16_DW01_inc_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'increaser_b5_TOP19_17_DW01_inc_0'
  Processing 'increaser_b5_TOP19_18_DW01_inc_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'increaser_b5_TOP19_19_DW01_inc_0'
  Processing 'increaser_b5_TOP19_20_DW01_inc_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'increaser_b5_TOP19_21_DW01_inc_0'
  Processing 'increaser_b5_TOP19_22_DW01_inc_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'increaser_b5_TOP19_23_DW01_inc_0'
  Processing 'increaser_b5_TOP19_24_DW01_inc_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'increaser_b5_TOP19_25_DW01_inc_0'
  Processing 'increaser_b5_TOP19_26_DW01_inc_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'increaser_b5_TOP19_27_DW01_inc_0'
  Processing 'increaser_b5_TOP19_28_DW01_inc_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'increaser_b5_TOP19_29_DW01_inc_0'
  Processing 'increaser_b5_TOP19_30_DW01_inc_0'
  Processing 'mac_b20_g0_16_DW01_add_0'
  Processing 'increaser_b5_TOP19_31_DW01_inc_0'
  Processing 'increaser_b5_TOP19_32_DW01_inc_0'
  Processing 'mac_b20_g0_17_DW01_add_0'
  Processing 'increaser_b5_TOP19_33_DW01_inc_0'
  Processing 'increaser_b5_TOP19_34_DW01_inc_0'
  Processing 'mac_b20_g0_18_DW01_add_0'
  Processing 'increaser_b5_TOP19_35_DW01_inc_0'
  Processing 'increaser_b5_TOP19_36_DW01_inc_0'
  Processing 'mac_b20_g0_19_DW01_add_0'
  Processing 'increaser_b5_TOP19_37_DW01_inc_0'
  Processing 'increaser_b5_TOP19_38_DW01_inc_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Processing 'increaser_b5_TOP19_39_DW01_inc_0'
  Processing 'increaser_b5_TOP19_40_DW01_inc_0'
  Processing 'increaser_b5_TOP19_0_DW01_inc_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_16_DW_mult_tc_0'
  Mapping 'mac_b20_g0_17_DW_mult_tc_0'
  Mapping 'mac_b20_g0_18_DW_mult_tc_0'
  Mapping 'mac_b20_g0_19_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:50  283642.4      1.80    1806.1   23056.1                          
    0:00:50  283642.4      1.80    1806.1   23056.1                          
    0:00:50  283977.6      1.80    1806.1   23056.1                          
    0:00:50  284304.8      1.80    1806.1   23056.1                          
    0:00:50  284632.0      1.80    1806.1   23056.1                          
    0:00:50  284959.1      1.80    1806.1   23056.1                          
    0:00:51  285286.3      1.80    1806.1   23056.1                          
    0:00:51  285613.5      1.80    1806.1   23056.1                          
    0:00:51  286074.0      1.80    1800.6   21083.5                          
    0:01:28  267639.9      0.71     830.6      12.6                          
    0:01:29  267630.3      0.71     830.6      12.6                          
    0:01:29  267630.3      0.71     830.6      12.6                          
    0:01:30  267631.4      0.71     830.5      12.6                          
    0:01:30  267631.4      0.71     830.5      12.6                          
    0:01:31  267631.4      0.71     830.5      12.6                          
    0:01:58  201247.1      0.51     312.7       0.0                          
    0:02:02  200792.2      0.49     325.7       0.0                          
    0:02:07  200894.1      0.45     309.9       0.0                          
    0:02:12  200895.4      0.45     308.9       0.0                          
    0:02:13  200897.0      0.45     308.1       0.0                          
    0:02:14  200899.2      0.45     307.6       0.0                          
    0:02:15  200900.8      0.44     307.2       0.0                          
    0:02:16  200903.7      0.44     306.6       0.0                          
    0:02:17  200906.1      0.44     306.0       0.0                          
    0:02:18  200909.0      0.44     305.6       0.0                          
    0:02:19  200913.0      0.44     305.0       0.0                          
    0:02:20  200915.6      0.44     304.2       0.0                          
    0:02:20  200918.3      0.44     302.5       0.0                          
    0:02:21  200921.0      0.43     301.6       0.0                          
    0:02:21  200924.4      0.43     300.1       0.0                          
    0:02:22  200927.9      0.43     298.8       0.0                          
    0:02:23  200931.3      0.43     297.4       0.0                          
    0:02:23  200934.8      0.43     296.4       0.0                          
    0:02:24  200935.9      0.42     296.3       0.0                          
    0:02:25  200722.8      0.42     296.3       0.0                          
    0:02:25  200722.8      0.42     296.3       0.0                          
    0:02:25  200722.8      0.42     296.3       0.0                          
    0:02:25  200722.8      0.42     296.3       0.0                          
    0:02:25  200722.8      0.42     296.3       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:25  200722.8      0.42     296.3       0.0                          
    0:02:26  200750.2      0.39     280.5       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:26  200755.8      0.38     278.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:26  200764.6      0.37     274.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:26  200768.6      0.37     272.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:26  200781.3      0.37     271.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:26  200790.1      0.37     270.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:27  200800.2      0.37     269.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:27  200806.9      0.36     268.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:27  200815.9      0.36     268.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:27  200840.4      0.36     267.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:27  200862.7      0.36     265.5      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:27  200873.1      0.36     264.0      13.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:28  200886.9      0.36     262.9      13.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:28  200896.5      0.35     261.2      13.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:28  200902.3      0.35     260.6      13.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:28  200915.1      0.35     259.4      13.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:28  200922.6      0.35     258.8      13.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:28  200934.3      0.35     257.7      13.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:28  200938.0      0.35     256.8      13.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:28  200945.2      0.35     256.3      13.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200959.3      0.35     255.5      13.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200961.1      0.35     255.0      13.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200965.9      0.34     254.9      13.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200974.4      0.34     254.4      13.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200979.2      0.34     254.3      13.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200985.3      0.34     254.2      13.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200988.0      0.34     253.9      13.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200993.1      0.34     253.8      13.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200995.2      0.34     253.6      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  200998.4      0.34     253.1      13.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:30  201005.8      0.34     252.9      13.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:30  201007.2      0.34     252.0      13.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:30  201026.3      0.34     251.5      26.2 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:30  201027.1      0.34     251.2      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:30  201035.6      0.34     251.3      26.2 path/genblk1[19].path/path/add_out_reg[39]/D
    0:02:30  201039.3      0.34     251.1      26.2 path/genblk1[19].path/path/add_out_reg[35]/D
    0:02:30  201045.2      0.34     250.9      26.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:30  201050.2      0.34     250.4      26.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:30  201055.3      0.34     250.1      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:30  201063.0      0.34     249.7      26.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:31  201071.0      0.34     249.6      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  201084.6      0.34     249.0      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:31  201089.9      0.34     248.7      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  201092.3      0.33     248.2      26.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:31  201095.5      0.33     248.1      26.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  201101.3      0.33     248.1      26.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  201109.8      0.33     247.9      26.2 path/genblk1[17].path/path/add_out_reg[39]/D
    0:02:31  201115.9      0.33     247.5      26.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:31  201115.1      0.33     247.4      26.2 path/genblk1[19].path/path/add_out_reg[39]/D
    0:02:31  201117.8      0.33     246.9      26.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  201123.7      0.33     246.7      26.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:32  201129.0      0.33     246.6      26.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:32  201135.9      0.33     246.5      26.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:32  201137.0      0.33     246.6      26.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  201146.0      0.33     246.2      26.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:32  201150.8      0.33     245.8      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:32  201156.6      0.33     245.6      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  201162.2      0.33     245.3      26.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  201165.7      0.33     245.0      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:32  201172.1      0.33     244.8      26.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:32  201179.5      0.33     244.6      26.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:32  201182.7      0.33     244.7      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:33  201185.1      0.33     244.2      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  201191.5      0.33     244.1      26.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:33  201196.0      0.33     243.7      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:33  201196.5      0.33     243.7      26.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:33  201197.3      0.33     243.5      26.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:33  201204.5      0.33     243.3      26.2 path/genblk1[16].path/path/add_out_reg[39]/D
    0:02:33  201206.4      0.33     243.1      26.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:33  201206.9      0.33     243.0      26.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:33  201221.0      0.33     242.4      45.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:33  201223.7      0.33     242.2      45.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:34  201228.5      0.33     242.0      45.4 path/genblk1[19].path/path/add_out_reg[39]/D
    0:02:34  201231.1      0.33     241.8      45.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:34  201236.2      0.33     241.6      45.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:34  201239.4      0.32     241.5      45.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  201242.0      0.32     241.4      45.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:34  201247.6      0.32     241.3      45.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:34  201249.5      0.32     241.2      45.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:34  201266.2      0.32     240.9      64.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:34  201274.2      0.32     240.7      64.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:34  201277.1      0.32     240.4      64.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:34  201282.7      0.32     240.2      64.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:34  201285.9      0.32     239.9      64.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  201289.4      0.32     239.8      64.6 path/genblk1[17].path/path/add_out_reg[35]/D
    0:02:35  201297.9      0.32     239.7      64.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:35  201299.5      0.32     239.7      64.6 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:35  201300.3      0.32     239.6      64.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  201302.7      0.32     239.6      64.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  201318.6      0.32     239.4      64.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:35  201318.6      0.32     239.3      64.6 path/genblk1[13].path/path/add_out_reg[37]/D
    0:02:35  201320.2      0.32     239.2      64.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:35  201325.6      0.32     239.1      64.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:35  201326.6      0.32     239.0      64.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:35  201327.2      0.32     239.0      64.6 path/genblk1[17].path/path/add_out_reg[35]/D
    0:02:35  201327.9      0.32     238.9      64.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:35  201328.5      0.32     238.7      64.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:35  201331.9      0.32     238.6      64.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:36  201335.7      0.32     238.5      64.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:36  201337.8      0.32     238.2      64.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:36  201338.9      0.32     238.0      64.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:36  201348.4      0.32     238.0      64.6 path/genblk1[12].path/path/add_out_reg[38]/D
    0:02:36  201350.6      0.32     237.9      64.6 path/genblk1[17].path/path/add_out_reg[35]/D
    0:02:36  201364.4      0.32     237.7      64.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:36  201364.7      0.32     237.6      64.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:36  201369.4      0.32     237.5      64.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:36  201375.3      0.32     237.3      64.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:36  201378.2      0.32     237.0      64.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:36  201385.1      0.32     236.7      64.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:36  201389.7      0.32     236.6      64.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:37  201397.6      0.31     236.2      64.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:37  201398.7      0.31     236.0      64.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:37  201403.0      0.31     235.6      64.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:37  201404.0      0.31     235.3      64.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:37  201414.1      0.31     235.1      64.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:37  201419.7      0.31     235.5      64.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:37  201420.8      0.31     235.5      64.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:37  201422.1      0.31     235.3      64.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:37  201423.7      0.31     235.3      64.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:37  201432.8      0.31     235.0      64.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:37  201435.1      0.31     234.9      64.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:38  201441.3      0.31     234.4      64.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:38  201442.6      0.31     234.3      64.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:38  201448.4      0.31     234.2      64.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:38  201451.4      0.31     234.0      64.6 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:38  201455.9      0.31     233.9      64.6 path/genblk1[7].path/path/add_out_reg[36]/D
    0:02:38  201458.3      0.31     233.9      64.6 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:38  201460.9      0.31     233.8      64.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:38  201467.3      0.31     233.6      64.6 path/genblk1[14].path/path/add_out_reg[33]/D
    0:02:38  201470.0      0.31     233.5      64.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:38  201475.6      0.31     233.3      64.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:38  201483.0      0.31     232.9      64.6 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:38  201487.5      0.31     232.8      64.6 path/genblk1[7].path/path/add_out_reg[36]/D
    0:02:39  201492.6      0.31     232.7      64.6 path/genblk1[18].path/path/add_out_reg[35]/D
    0:02:39  201492.9      0.31     232.4      64.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:39  201495.8      0.31     232.4      64.6 path/genblk1[7].path/path/add_out_reg[36]/D
    0:02:39  201498.2      0.31     232.3      64.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:39  201501.1      0.31     232.2      64.6 path/genblk1[12].path/path/add_out_reg[38]/D
    0:02:39  201505.6      0.31     231.9      64.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:39  201508.3      0.31     231.7      64.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:39  201517.1      0.31     231.5      64.6 path/genblk1[5].path/path/add_out_reg[35]/D
    0:02:39  201518.4      0.31     231.5      64.6 path/genblk1[17].path/path/add_out_reg[38]/D
    0:02:39  201535.4      0.31     231.1      77.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:39  201538.1      0.31     231.1      77.6 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:39  201542.9      0.31     231.0      77.6 path/genblk1[14].path/path/add_out_reg[37]/D
    0:02:39  201554.0      0.31     230.8      77.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:40  201557.0      0.31     230.7      77.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:40  201562.8      0.31     230.5      77.6 path/genblk1[7].path/path/add_out_reg[36]/D
    0:02:40  201570.8      0.31     230.3      77.6 path/genblk1[2].path/path/add_out_reg[37]/D
    0:02:40  201577.2      0.30     230.2      77.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:40  201579.1      0.30     230.0      77.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:40  201579.9      0.30     229.8      77.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:40  201584.4      0.30     229.6      77.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:40  201601.4      0.30     229.2      90.6 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:40  201608.3      0.30     229.2      90.6 path/genblk1[18].path/path/add_out_reg[35]/D
    0:02:40  201626.7      0.30     228.8     138.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:40  201632.0      0.30     228.7     138.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:41  201632.0      0.30     228.3     138.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:41  201634.9      0.30     228.3     138.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:41  201635.7      0.30     228.4     138.2 path/genblk1[7].path/path/add_out_reg[36]/D
    0:02:41  201644.8      0.30     228.2     138.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:41  201649.8      0.30     227.8     138.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:41  201653.3      0.30     227.5     138.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:41  201655.9      0.30     227.5     138.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:41  201655.9      0.30     227.3     138.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:41  201659.7      0.30     227.2     138.2 path/genblk1[18].path/path/add_out_reg[35]/D
    0:02:41  201666.0      0.30     226.9     138.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:41  201680.7      0.30     226.6     157.4 path/genblk1[15].path/path/add_out_reg[39]/D
    0:02:41  201683.9      0.30     226.5     157.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:42  201694.8      0.30     226.2     176.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:42  201699.0      0.30     226.1     176.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:42  201701.7      0.30     226.1     176.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:42  201705.1      0.30     226.1     176.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:42  201713.1      0.30     225.9     176.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:42  201714.7      0.30     225.9     176.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:42  201722.2      0.30     225.6     176.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:42  201725.6      0.30     225.5     176.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:42  201744.5      0.30     225.4     215.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:42  201748.0      0.30     225.2     215.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:42  201752.0      0.30     225.1     215.1 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:42  201763.9      0.30     225.1     234.3 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:43  201771.9      0.30     224.9     234.3 path/genblk1[11].path/path/add_out_reg[36]/D
    0:02:43  201775.4      0.30     224.9     234.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:43  201780.7      0.30     224.6     234.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:43  201775.4      0.30     224.6     215.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:43  201776.2      0.30     224.5     215.1 path/genblk1[7].path/path/add_out_reg[36]/D
    0:02:43  201779.1      0.30     224.4     215.1 path/genblk1[12].path/path/add_out_reg[33]/D
    0:02:43  201784.7      0.30     224.2     215.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:43  201783.9      0.30     224.0     215.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:43  201788.7      0.30     223.9     215.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:43  201792.1      0.30     223.9     215.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:43  201798.5      0.30     223.6     215.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:43  201810.7      0.29     223.3     215.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:43  201805.2      0.29     223.3     195.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:44  201809.7      0.29     223.2     195.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:44  201818.7      0.29     223.0     195.9 path/genblk1[9].path/path/add_out_reg[35]/D
    0:02:44  201819.5      0.29     222.9     195.9 path/genblk1[16].path/path/add_out_reg[37]/D
    0:02:44  201822.7      0.29     222.7     195.9 path/genblk1[17].path/path/add_out_reg[35]/D
    0:02:44  201823.2      0.29     222.7     195.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:44  201826.4      0.29     222.6     195.9 path/genblk1[12].path/path/add_out_reg[34]/D
    0:02:44  201837.6      0.29     222.5     208.9 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:44  201838.9      0.29     222.5     208.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:44  201851.7      0.29     222.4     222.0 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:44  201852.5      0.29     222.4     222.0 path/genblk1[13].path/path/add_out_reg[35]/D
    0:02:44  201854.4      0.29     222.3     222.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:44  201854.9      0.29     222.2     222.0 path/genblk1[9].path/path/add_out_reg[36]/D
    0:02:45  201861.8      0.29     222.2     222.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201866.6      0.29     222.2     222.0 path/path/path/add_out_reg[37]/D
    0:02:45  201870.1      0.29     222.2     222.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:45  201874.8      0.29     222.0     222.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:45  201893.5      0.29     221.7     235.0 path/genblk1[14].path/path/add_out_reg[33]/D
    0:02:45  201895.1      0.29     221.6     235.0 path/genblk1[17].path/path/add_out_reg[35]/D
    0:02:45  201895.9      0.29     221.6     235.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:02:45  201901.2      0.29     221.4     235.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:45  201901.4      0.29     221.2     235.0 path/genblk1[11].path/path/add_out_reg[36]/D
    0:02:45  201904.1      0.29     221.1     235.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:45  201908.6      0.29     221.0     235.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:45  201923.5      0.29     220.8     254.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:46  201925.4      0.29     220.6     254.3 path/genblk1[14].path/path/add_out_reg[32]/D
    0:02:46  201937.6      0.29     220.0     254.3 path/genblk1[14].path/path/add_out_reg[32]/D
    0:02:46  201951.7      0.29     219.9     267.3 path/genblk1[3].path/path/add_out_reg[36]/D
    0:02:46  201955.4      0.29     219.8     267.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:46  201958.9      0.29     219.8     267.3 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:46  201963.7      0.29     219.2     267.3 path/genblk1[10].path/path/add_out_reg[39]/D
    0:02:46  201962.4      0.29     219.0     267.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:46  201966.1      0.29     218.9     267.3 path/genblk1[19].path/path/add_out_reg[38]/D
    0:02:46  201976.5      0.29     218.8     280.4 path/genblk1[13].path/path/add_out_reg[35]/D
    0:02:46  201980.2      0.29     218.6     280.4 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:46  201987.6      0.29     218.5     280.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:46  201988.4      0.29     218.2     280.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:47  201992.7      0.29     218.1     280.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:47  201985.0      0.29     217.9     267.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:47  201991.9      0.29     217.7     267.3 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:47  201994.3      0.28     217.6     267.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:47  202003.6      0.28     217.4     267.3 path/genblk1[7].path/path/add_out_reg[33]/D
    0:02:47  202014.0      0.28     217.3     314.9 path/path/path/add_out_reg[37]/D
    0:02:47  202043.0      0.28     217.0     381.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:47  202041.6      0.28     217.0     381.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:47  202044.3      0.28     216.9     381.5 path/genblk1[16].path/path/add_out_reg[34]/D
    0:02:47  202047.2      0.28     216.9     381.5 path/genblk1[6].path/path/add_out_reg[34]/D
    0:02:47  202053.1      0.28     216.8     381.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:47  202057.9      0.28     216.7     381.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:48  202064.0      0.28     216.6     381.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  202068.0      0.28     216.5     381.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  202070.1      0.28     216.5     381.4 path/genblk1[4].path/path/add_out_reg[34]/D
    0:02:48  202071.7      0.28     216.4     381.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:48  202074.3      0.28     216.2     381.4 path/genblk1[17].path/path/add_out_reg[35]/D
    0:02:48  202075.9      0.28     216.1     381.4 path/genblk1[4].path/path/add_out_reg[34]/D
    0:02:48  202075.4      0.28     216.1     381.4 path/genblk1[13].path/path/add_out_reg[35]/D
    0:02:48  202078.3      0.28     216.0     381.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:48  202079.4      0.28     216.0     381.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:48  202082.9      0.28     215.8     381.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:48  202085.3      0.28     215.7     381.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:48  202089.5      0.28     215.8     381.3 path/genblk1[13].path/path/add_out_reg[34]/D
    0:02:48  202089.0      0.28     215.7     381.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:49  202092.2      0.28     215.6     381.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:49  202099.6      0.28     215.5     381.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:49  202100.9      0.28     215.3     368.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:49  202103.3      0.28     215.2     368.4 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:49  202105.5      0.28     215.1     368.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:49  202106.5      0.28     215.0     368.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:49  202110.8      0.28     214.9     368.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:49  202105.5      0.28     214.8     355.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:49  202106.5      0.28     214.7     355.3 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:49  202112.4      0.28     214.5     355.3 path/genblk1[1].path/path/add_out_reg[39]/D
    0:02:49  202115.3      0.28     214.4     355.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:49  202125.4      0.28     214.2     355.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:50  202128.9      0.28     214.1     355.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:50  202131.3      0.28     214.1     355.3 path/genblk1[9].path/path/add_out_reg[37]/D
    0:02:50  202132.1      0.28     214.1     355.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:50  202134.7      0.28     213.8     355.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:50  202134.5      0.28     214.0     355.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:50  202135.5      0.28     214.0     355.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:50  202137.4      0.28     214.0     355.3 path/genblk1[19].path/path/add_out_reg[38]/D
    0:02:50  202145.9      0.28     213.8     355.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:50  202148.6      0.28     213.7     355.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:50  202151.8      0.28     213.6     355.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:50  202152.3      0.28     213.5     355.3 path/genblk1[17].path/path/add_out_reg[35]/D
    0:02:50  202154.9      0.28     213.3     355.2 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:50  202161.3      0.28     213.2     355.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:51  202172.5      0.28     213.1     368.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:51  202185.5      0.28     213.1     387.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:51  202191.7      0.28     213.0     387.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  202194.6      0.28     212.9     387.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  202200.4      0.28     212.7     387.3 path/genblk1[16].path/path/add_out_reg[39]/D
    0:02:51  202214.5      0.28     212.4     387.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:51  202212.9      0.28     212.2     368.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:51  202221.2      0.27     212.0     368.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:51  202221.7      0.27     212.0     368.1 path/genblk1[7].path/path/add_out_reg[36]/D
    0:02:51  202224.4      0.27     211.8     368.1 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:51  202231.8      0.27     211.7     368.1 path/genblk1[6].path/path/add_out_reg[34]/D
    0:02:51  202240.9      0.27     211.6     368.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:51  202241.9      0.27     211.5     368.1 path/genblk1[11].path/path/add_out_reg[38]/D
    0:02:52  202245.1      0.27     211.3     368.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:52  202249.1      0.27     211.2     368.1 path/genblk1[8].path/path/add_out_reg[35]/D
    0:02:52  202251.0      0.27     210.8     368.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:52  202251.8      0.27     210.8     368.1 path/path/path/add_out_reg[37]/D
    0:02:52  202265.3      0.27     210.6     381.2 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:52  202269.3      0.27     210.6     381.2 path/genblk1[8].path/path/add_out_reg[35]/D
    0:02:52  202272.8      0.27     210.6     381.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:52  202285.3      0.27     210.4     400.4 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:52  202289.0      0.27     210.3     400.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  202292.7      0.27     210.3     400.4 path/path/path/add_out_reg[37]/D
    0:02:52  202294.3      0.27     210.2     400.4 path/genblk1[7].path/path/add_out_reg[29]/D
    0:02:52  202285.0      0.27     210.1     354.8 path/genblk1[7].path/path/add_out_reg[30]/D
    0:02:53  202286.3      0.27     210.0     354.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:02:53  202287.4      0.27     209.9     354.8 path/genblk1[8].path/path/add_out_reg[35]/D
    0:02:53  202290.3      0.27     209.8     354.8 path/genblk1[8].path/path/add_out_reg[35]/D
    0:02:53  202296.7      0.27     209.7     354.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:53  202299.1      0.27     209.7     354.8 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:53  202301.5      0.27     209.6     354.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:02:53  202310.3      0.27     209.6     374.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:53  202311.9      0.27     209.5     374.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:02:53  202315.9      0.27     209.4     374.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:53  202317.2      0.27     209.3     374.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:53  202319.9      0.27     209.1     374.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:54  202326.2      0.27     209.1     374.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:54  202328.9      0.27     208.9     374.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:54  202331.6      0.27     208.8     373.9 path/genblk1[15].path/path/add_out_reg[34]/D
    0:02:54  202336.6      0.27     208.7     373.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:54  202338.7      0.27     208.7     373.9 path/genblk1[1].path/path/add_out_reg[34]/D
    0:02:54  202341.7      0.27     208.5     373.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:54  202343.3      0.27     208.4     373.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:54  202344.6      0.27     208.5     373.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:54  202346.2      0.27     208.4     373.9 path/genblk1[18].path/path/add_out_reg[39]/D
    0:02:54  202349.4      0.27     208.3     373.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:54  202351.8      0.27     208.2     373.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:54  202352.6      0.27     208.1     373.9 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:55  202359.0      0.27     208.0     373.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:55  202359.8      0.27     207.8     373.9 path/genblk1[16].path/path/add_out_reg[38]/D
    0:02:55  202365.9      0.27     207.7     373.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:55  202373.9      0.27     207.3     373.9 path/path/path/add_out_reg[37]/D
    0:02:55  202378.6      0.27     207.2     373.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:55  202382.9      0.27     207.4     373.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:55  202384.2      0.27     207.4     373.9 path/genblk1[6].path/path/add_out_reg[35]/D
    0:02:55  202385.3      0.27     207.2     373.9 path/path/path/add_out_reg[37]/D
    0:02:55  202385.6      0.27     207.2     373.9 path/genblk1[18].path/path/add_out_reg[37]/D
    0:02:55  202385.6      0.27     207.2     373.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  202390.6      0.27     207.1     373.9 path/genblk1[5].path/path/add_out_reg[37]/D
    0:02:55  202398.9      0.26     207.0     373.9 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:56  202400.7      0.26     206.6     369.1 path/genblk1[12].path/path/add_out_reg[37]/D
    0:02:56  202399.1      0.26     206.5     323.5 path/genblk1[15].path/path/add_out_reg[31]/D
    0:02:56  202402.3      0.26     206.5     323.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:56  202407.6      0.26     206.9     323.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:56  202412.7      0.26     206.7     323.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:56  202415.4      0.26     206.7     323.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:56  202412.4      0.26     206.5     310.4 path/genblk1[19].path/path/add_out_reg[35]/D
    0:02:56  202422.0      0.26     206.3     310.4 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:56  202425.2      0.26     206.2     310.4 path/genblk1[15].path/path/add_out_reg[31]/D
    0:02:56  202429.7      0.26     206.0     310.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:56  202436.1      0.26     205.9     310.4 path/path/path/add_out_reg[37]/D
    0:02:56  202440.1      0.26     205.8     310.4 path/genblk1[16].path/path/add_out_reg[38]/D
    0:02:57  202443.3      0.26     205.6     310.4 path/genblk1[19].path/path/add_out_reg[35]/D
    0:02:57  202447.0      0.26     205.5     310.4 path/genblk1[6].path/path/add_out_reg[35]/D
    0:03:00  202453.1      0.26     205.4     310.4 path/genblk1[19].path/path/add_out_reg[36]/D
    0:03:00  202451.3      0.26     205.3     291.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:00  202455.3      0.26     205.2     291.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:00  202457.1      0.26     205.1     291.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:00  202460.8      0.26     205.1     291.2 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:00  202460.6      0.26     205.0     291.2 path/genblk1[8].path/path/add_out_reg[35]/D
    0:03:00  202463.8      0.26     205.1     291.2 path/genblk1[16].path/path/add_out_reg[38]/D
    0:03:01  202473.1      0.26     205.0     338.8 path/path/path/add_out_reg[37]/D
    0:03:01  202474.9      0.26     204.9     338.8 path/genblk1[12].path/path/add_out_reg[35]/D
    0:03:01  202485.0      0.26     204.8     343.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:01  202486.1      0.26     204.8     343.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:01  202498.6      0.26     204.7     390.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:01  202498.6      0.26     204.6     390.8 path/genblk1[18].path/path/add_out_reg[39]/D
    0:03:01  202502.9      0.26     204.6     390.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:01  202503.1      0.26     204.5     390.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:01  202506.3      0.26     204.5     390.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:01  202507.4      0.26     204.4     390.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:01  202509.8      0.26     204.3     390.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:01  202527.6      0.26     204.3     438.2 path/path/path/add_out_reg[37]/D
    0:03:02  202537.2      0.26     204.2     457.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:02  202542.0      0.26     204.2     457.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  202548.1      0.26     203.9     457.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:02  202550.0      0.26     203.8     457.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:02  202553.7      0.26     203.6     457.4 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:02  202560.3      0.26     203.6     457.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  202561.7      0.26     203.3     457.4 path/genblk1[18].path/path/add_out_reg[39]/D
    0:03:02  202565.6      0.26     203.2     457.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:02  202565.9      0.26     203.2     457.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:02  202569.1      0.26     203.1     457.3 path/genblk1[16].path/path/add_out_reg[37]/D
    0:03:02  202568.6      0.26     203.1     457.3 path/genblk1[18].path/path/add_out_reg[39]/D
    0:03:02  202579.7      0.26     203.1     478.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:03  202580.8      0.26     203.1     478.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  202581.3      0.26     203.2     478.3 path/genblk1[1].path/path/add_out_reg[38]/D
    0:03:03  202581.6      0.26     203.1     478.3 path/path/path/add_out_reg[37]/D
    0:03:03  202583.5      0.26     203.0     478.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:03  202584.5      0.26     202.8     478.3 path/genblk1[13].path/path/add_out_reg[37]/D
    0:03:03  202585.1      0.26     202.7     478.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:03  202589.3      0.26     202.8     478.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:03  202601.0      0.26     202.6     478.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:03  202602.9      0.26     202.6     478.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:03  202605.5      0.26     202.5     478.3 path/genblk1[13].path/path/add_out_reg[37]/D
    0:03:03  202607.7      0.26     202.6     478.3 path/genblk1[6].path/path/add_out_reg[35]/D
    0:03:03  202609.3      0.26     202.6     478.3 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:03  202613.3      0.26     202.5     478.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:03  202615.9      0.26     202.4     478.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:04  202619.6      0.26     202.1     478.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:04  202622.8      0.26     202.1     478.2 path/genblk1[16].path/path/add_out_reg[35]/D
    0:03:04  202626.0      0.26     202.1     478.2 path/genblk1[2].path/path/add_out_reg[37]/D
    0:03:04  202632.4      0.26     201.9     478.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:04  202632.7      0.26     202.1     478.2 path/genblk1[2].path/path/add_out_reg[37]/D
    0:03:04  202628.7      0.26     202.0     459.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  202631.6      0.26     201.9     459.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:04  202631.3      0.26     201.8     459.0 path/genblk1[17].path/path/add_out_reg[37]/D
    0:03:04  202631.9      0.25     201.8     459.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:04  202634.8      0.25     201.7     459.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:04  202636.7      0.25     201.5     459.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:03:05  202639.3      0.25     201.3     459.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:05  202643.3      0.25     201.2     459.0 path/genblk1[6].path/path/add_out_reg[35]/D
    0:03:05  202644.6      0.25     201.2     459.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:03:05  202646.2      0.25     201.1     459.0 path/genblk1[19].path/path/add_out_reg[36]/D
    0:03:05  202647.3      0.25     201.1     459.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:05  202653.4      0.25     201.1     459.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:05  202657.9      0.25     201.0     459.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:05  202659.5      0.25     200.9     459.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:05  202660.3      0.25     200.9     459.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:05  202661.9      0.25     200.8     459.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:05  202662.7      0.25     200.6     459.0 path/genblk1[12].path/path/add_out_reg[29]/D
    0:03:05  202665.7      0.25     200.5     459.0 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:05  202668.3      0.25     200.4     459.0 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:05  202672.6      0.25     200.3     459.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:06  202672.3      0.25     200.3     459.0 path/genblk1[13].path/path/add_out_reg[37]/D
    0:03:06  202675.0      0.25     200.2     459.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:06  202682.4      0.25     200.1     459.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:06  202682.7      0.25     200.1     459.0 path/genblk1[17].path/path/add_out_reg[37]/D
    0:03:06  202683.8      0.25     200.1     458.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:06  202685.3      0.25     200.1     458.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:06  202688.8      0.25     200.2     458.9 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:06  202690.1      0.25     199.5     458.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:03:06  202690.9      0.25     199.6     458.9 path/genblk1[16].path/path/add_out_reg[36]/D
    0:03:06  202688.0      0.25     199.5     458.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:06  202692.3      0.25     199.4     458.9 path/genblk1[6].path/path/add_out_reg[35]/D
    0:03:06  202695.7      0.25     199.4     458.9 path/genblk1[19].path/path/add_out_reg[35]/D
    0:03:07  202695.5      0.25     199.4     458.9 path/path/path/add_out_reg[35]/D
    0:03:07  202698.6      0.25     199.4     458.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:07  202699.7      0.25     199.4     458.9 path/genblk1[18].path/path/add_out_reg[39]/D
    0:03:07  202703.4      0.25     199.3     458.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:07  202707.2      0.25     199.1     458.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:07  202712.5      0.25     199.1     394.8 path/genblk1[18].path/path/add_out_reg[39]/D
    0:03:07  202712.2      0.25     199.1     394.8 path/path/path/add_out_reg[38]/D
    0:03:07  202715.1      0.25     199.1     394.8 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:07  202711.9      0.25     198.7     349.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:07  202720.5      0.25     198.6     349.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:07  202727.1      0.25     198.5     349.2 path/genblk1[18].path/path/add_out_reg[39]/D
    0:03:08  202732.2      0.25     198.5     349.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:08  202735.9      0.25     198.3     349.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:08  202742.5      0.25     198.1     349.2 path/genblk1[6].path/path/add_out_reg[35]/D
    0:03:08  202748.4      0.25     198.0     349.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:08  202751.6      0.25     198.0     349.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:08  202756.4      0.25     197.9     349.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:08  202759.8      0.25     197.8     349.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:08  202765.1      0.25     197.6     349.2 path/genblk1[13].path/path/add_out_reg[37]/D
    0:03:08  202769.4      0.25     197.6     349.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:08  202779.2      0.25     197.5     349.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:08  202778.2      0.25     197.4     349.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:08  202785.6      0.25     197.4     349.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:08  202786.7      0.25     197.2     349.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:08  202788.8      0.25     197.2     349.2 path/genblk1[6].path/path/add_out_reg[35]/D
    0:03:09  202792.0      0.25     197.1     349.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:09  202794.7      0.25     197.1     349.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:09  202798.1      0.25     197.2     349.2 path/genblk1[16].path/path/add_out_reg[32]/D
    0:03:09  202799.5      0.25     197.1     308.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:09  202800.8      0.25     197.1     308.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:09  202807.7      0.25     197.0     308.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:09  202811.2      0.25     196.9     303.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:09  202814.9      0.25     197.1     303.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:09  202817.8      0.25     197.1     303.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:09  202818.1      0.25     197.1     303.2 path/genblk1[12].path/path/add_out_reg[29]/D
    0:03:09  202818.6      0.25     197.0     303.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:10  202820.2      0.25     196.9     303.2 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:10  202816.5      0.25     196.8     290.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:10  202819.1      0.25     196.8     290.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:10  202819.7      0.25     196.7     290.2 path/genblk1[18].path/path/add_out_reg[39]/D
    0:03:10  202823.7      0.25     196.5     290.2 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:10  202829.3      0.25     196.6     290.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:10  202835.1      0.25     196.5     290.2 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:10  202838.8      0.25     196.4     290.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:10  202843.4      0.24     196.3     290.2 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:10  202843.9      0.24     196.3     290.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:10  202848.4      0.24     196.3     290.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:10  202843.6      0.24     196.1     277.1 path/genblk1[6].path/path/add_out_reg[35]/D
    0:03:10  202850.8      0.24     196.3     277.1 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:10  202851.6      0.24     196.3     277.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  202857.4      0.24     196.2     277.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  202862.0      0.24     196.1     277.1 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:11  202855.1      0.24     196.1     264.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:11  202857.4      0.24     196.0     264.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:11  202861.7      0.24     196.4     264.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:11  202864.4      0.24     196.3     264.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:11  202867.8      0.24     196.2     264.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:11  202870.5      0.24     196.2     264.0 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:11  202870.0      0.24     196.0     264.0 path/genblk1[5].path/path/add_out_reg[31]/D
    0:03:11  202871.5      0.24     195.9     264.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:11  202872.6      0.24     196.0     264.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:11  202873.4      0.24     196.0     264.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:11  202875.5      0.24     196.0     264.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:11  202878.2      0.24     196.0     264.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  202879.5      0.24     196.0     264.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:12  202883.0      0.24     195.9     264.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:12  202886.4      0.24     195.8     264.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:12  202889.9      0.24     195.8     264.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:12  202891.8      0.24     195.8     264.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:12  202892.0      0.24     195.7     264.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:12  202894.2      0.24     195.7     264.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:12  202893.4      0.24     195.6     264.0 path/genblk1[7].path/path/add_out_reg[33]/D
    0:03:12  202896.0      0.24     195.6     264.0 path/genblk1[19].path/path/add_out_reg[39]/D
    0:03:12  202897.9      0.24     195.6     264.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:12  202899.2      0.24     195.6     264.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:12  202900.3      0.24     195.6     264.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:12  202901.3      0.24     195.5     261.6 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:12  202903.7      0.24     195.4     261.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  202908.5      0.24     195.4     261.6 path/genblk1[2].path/path/add_out_reg[38]/D
    0:03:13  202905.3      0.24     195.3     248.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:13  202908.5      0.24     195.3     248.6 path/genblk1[1].path/path/add_out_reg[35]/D
    0:03:13  202911.7      0.24     195.2     248.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:13  202917.3      0.24     195.1     248.6 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  202921.3      0.24     195.1     248.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:13  202923.7      0.24     195.0     248.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  202926.9      0.24     195.1     248.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:13  202930.6      0.24     195.0     248.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:13  202936.5      0.24     194.9     248.6 path/genblk1[19].path/path/add_out_reg[39]/D
    0:03:13  202938.0      0.24     194.9     248.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:13  202941.8      0.24     194.8     248.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  202943.6      0.24     194.8     248.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  202950.3      0.24     194.7     248.6 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:14  202955.3      0.24     194.7     248.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  202962.8      0.24     194.6     248.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  202969.2      0.24     194.5     248.6 path/genblk1[19].path/path/add_out_reg[39]/D
    0:03:14  202971.0      0.24     194.5     248.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:14  202975.6      0.24     194.4     248.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  202978.7      0.24     194.3     248.6 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:14  202982.2      0.24     194.2     248.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  202983.5      0.24     194.1     248.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  202982.2      0.24     194.1     248.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:14  202985.1      0.24     194.0     248.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  202986.2      0.24     193.9     248.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:14  202988.3      0.24     193.9     248.6 path/genblk1[18].path/path/add_out_reg[39]/D
    0:03:14  202995.8      0.24     193.8     248.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:14  202995.8      0.24     193.7     248.6 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:15  202994.2      0.24     193.6     248.6                          
    0:03:17  203000.3      0.24     193.6     248.6 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:17  203010.4      0.24     193.5     296.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:17  203010.9      0.24     193.5     296.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:17  203012.8      0.24     193.5     296.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:17  203016.5      0.24     193.3     296.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:18  203015.7      0.24     193.3     296.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:18  203020.5      0.24     193.3     296.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:18  203020.8      0.24     193.2     296.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:18  203021.0      0.24     193.2     296.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:18  203025.3      0.24     193.2     296.0 path/genblk1[18].path/path/add_out_reg[37]/D
    0:03:18  203029.3      0.24     193.0     296.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:18  203032.7      0.24     193.0     296.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:18  203042.9      0.24     192.9     316.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:18  203052.4      0.24     192.8     331.9 path/genblk1[2].path/path/add_out_reg[33]/D
    0:03:18  203057.2      0.24     192.8     331.9 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:18  203068.4      0.24     192.7     331.8 path/genblk1[2].path/path/add_out_reg[37]/D
    0:03:18  203083.5      0.24     192.6     379.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:19  203083.8      0.24     192.6     379.4 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:19  203087.3      0.24     192.5     379.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:19  203086.7      0.24     192.5     379.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:19  203090.7      0.24     192.3     379.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:19  203092.1      0.24     192.3     379.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:19  203091.0      0.24     192.3     379.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:19  203093.9      0.24     192.2     379.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:19  203095.5      0.24     192.1     379.4 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:19  203098.2      0.24     192.0     379.4 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:19  203099.8      0.24     192.0     379.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:19  203100.6      0.24     192.0     379.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:19  203106.4      0.24     192.0     379.4 path/genblk1[1].path/path/add_out_reg[35]/D
    0:03:19  203105.6      0.24     191.9     379.4 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:20  203105.4      0.24     192.0     379.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:20  203105.1      0.24     192.0     379.4 path/genblk1[8].path/path/add_out_reg[34]/D
    0:03:20  203116.5      0.24     191.9     398.6 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:20  203118.1      0.24     191.9     398.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:20  203113.1      0.24     191.9     379.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:20  203114.4      0.24     191.9     379.4 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:20  203115.5      0.24     191.8     379.4 path/genblk1[6].path/path/add_out_reg[37]/D
    0:03:20  203122.7      0.24     191.8     379.4 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:20  203131.2      0.24     191.8     389.8 path/genblk1[8].path/path/add_out_reg[37]/D
    0:03:20  203132.0      0.24     191.7     389.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:20  203131.7      0.24     191.7     387.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:20  203131.4      0.23     191.6     387.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:21  203133.8      0.23     191.5     387.9 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:21  203134.6      0.23     191.4     387.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:21  203139.9      0.23     191.3     387.9 path/genblk1[1].path/path/add_out_reg[35]/D
    0:03:21  203141.0      0.23     191.3     387.9 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:21  203140.7      0.23     191.3     387.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:21  203144.5      0.23     191.3     387.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:21  203149.3      0.23     191.3     387.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:21  203151.6      0.23     191.3     387.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:21  203151.6      0.23     191.3     387.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:21  203156.2      0.23     191.2     387.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:03:21  203161.2      0.23     191.2     387.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:21  203161.2      0.23     191.2     387.9 path/genblk1[8].path/path/add_out_reg[35]/D
    0:03:21  203163.6      0.23     191.0     387.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:21  203166.5      0.23     191.0     387.9 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:22  203167.9      0.23     190.9     387.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:22  203171.1      0.23     190.9     387.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:22  203166.5      0.23     190.8     368.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:22  203170.5      0.23     190.7     368.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:22  203173.2      0.23     190.7     368.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:22  203173.2      0.23     190.6     368.7 path/genblk1[2].path/path/add_out_reg[35]/D
    0:03:22  203174.8      0.23     190.6     368.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:22  203175.1      0.23     190.6     368.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:22  203176.4      0.23     190.3     368.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:22  203176.4      0.23     190.3     368.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:22  203176.6      0.23     190.3     368.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:23  203184.1      0.23     190.0     368.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:23  203186.5      0.23     190.0     368.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:23  203187.0      0.23     189.9     368.7 path/genblk1[4].path/path/add_out_reg[34]/D
    0:03:23  203194.5      0.23     189.9     368.7 path/genblk1[2].path/path/add_out_reg[35]/D
    0:03:23  203194.2      0.23     189.9     368.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:23  203197.9      0.23     189.6     368.7 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:23  203198.7      0.23     189.6     368.7 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:23  203200.6      0.23     189.5     368.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:23  203204.3      0.23     189.5     368.7 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:23  203209.1      0.23     189.4     368.7 path/genblk1[18].path/path/add_out_reg[37]/D
    0:03:23  203210.4      0.23     189.4     368.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:23  203212.8      0.23     189.4     368.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:23  203219.2      0.23     189.3     368.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:23  203220.3      0.23     189.3     368.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:24  203216.5      0.23     189.3     347.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:24  203216.3      0.23     189.2     347.7 path/genblk1[13].path/path/add_out_reg[35]/D
    0:03:24  203216.0      0.23     189.1     347.7 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:24  203218.4      0.23     189.1     347.7 path/genblk1[11].path/path/add_out_reg[35]/D
    0:03:24  203219.2      0.23     189.1     347.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:24  203228.5      0.23     189.1     362.6 path/genblk1[19].path/path/add_out_reg[38]/D
    0:03:24  203237.6      0.23     189.0     362.6 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:24  203238.1      0.23     189.0     362.6 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:24  203238.9      0.23     188.9     362.6 path/genblk1[13].path/path/add_out_reg[32]/D
    0:03:24  203239.7      0.23     188.9     362.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:24  203245.8      0.23     188.8     362.6 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:24  203250.9      0.23     188.7     362.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:25  203251.9      0.23     188.5     362.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:25  203251.1      0.23     188.5     357.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:25  203263.6      0.23     188.4     405.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:25  203267.9      0.23     188.0     401.7 path/genblk1[19].path/path/add_out_reg[34]/D
    0:03:25  203271.3      0.23     187.9     401.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:25  203278.0      0.23     187.7     401.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:25  203281.7      0.23     187.6     401.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:25  203282.8      0.23     187.6     401.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:25  203283.8      0.23     187.6     401.7 path/genblk1[13].path/path/add_out_reg[35]/D
    0:03:25  203287.0      0.23     187.5     401.7 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:25  203290.2      0.23     188.0     401.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:25  203290.8      0.23     187.9     401.7 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:26  203293.7      0.23     187.9     401.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:26  203295.6      0.23     187.9     401.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:26  203300.6      0.23     187.8     338.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:26  203300.9      0.23     187.8     338.3 path/genblk1[13].path/path/add_out_reg[35]/D
    0:03:26  203301.9      0.23     187.8     338.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:26  203305.4      0.23     187.7     333.4 path/genblk1[4].path/path/add_out_reg[34]/D
    0:03:26  203306.5      0.23     187.5     275.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:26  203312.0      0.23     187.4     275.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:26  203314.2      0.23     187.4     275.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:26  203315.0      0.23     187.4     275.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:26  203319.0      0.23     187.3     275.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:26  203320.6      0.23     187.3     275.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:26  203320.6      0.23     187.2     275.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:27  203323.2      0.23     187.2     275.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:27  203326.7      0.23     187.1     275.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:27  203331.2      0.23     187.0     275.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:27  203331.5      0.23     187.0     275.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:27  203334.1      0.23     186.9     275.8 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:27  203338.1      0.23     186.8     275.8 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:03:27  203342.1      0.23     186.7     275.8 path/genblk1[13].path/path/add_out_reg[35]/D
    0:03:27  203345.8      0.23     186.7     275.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:27  203355.7      0.23     186.7     275.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:27  203362.8      0.23     186.7     275.8 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:27  203367.1      0.23     186.5     275.8 path/genblk1[4].path/path/add_out_reg[34]/D
    0:03:27  203367.9      0.23     186.5     275.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:27  203369.0      0.23     186.5     275.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:27  203369.0      0.23     186.5     275.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:27  203371.6      0.23     186.4     275.8 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:27  203374.3      0.23     186.4     275.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:28  203374.6      0.23     186.4     275.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:28  203377.5      0.23     186.3     275.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:28  203380.1      0.23     186.3     275.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:28  203384.1      0.23     186.3     275.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:28  203386.0      0.23     186.2     275.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:28  203388.4      0.23     186.1     275.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:28  203393.4      0.23     186.1     275.8 path/genblk1[17].path/path/add_out_reg[39]/D
    0:03:28  203398.0      0.23     186.1     275.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:28  203398.5      0.23     186.0     275.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:28  203401.4      0.23     186.0     275.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:28  203403.8      0.23     186.0     275.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:28  203407.3      0.23     186.0     275.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:28  203409.4      0.23     186.1     275.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:29  203411.0      0.23     186.0     275.8 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:29  203411.5      0.23     186.0     275.8 path/path/path/add_out_reg[38]/D
    0:03:29  203414.5      0.23     186.0     275.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:29  203416.8      0.23     186.1     275.8 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:29  203421.9      0.23     186.0     275.8 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:29  203426.2      0.23     186.0     275.8 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:29  203429.3      0.23     186.0     275.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:29  203432.0      0.23     185.8     275.8 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:29  203433.6      0.23     185.7     275.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:29  203435.5      0.23     185.7     275.8 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:29  203432.3      0.23     185.7     275.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:29  203432.8      0.23     185.7     275.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:29  203433.3      0.23     185.7     275.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:30  203436.3      0.23     185.6     275.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:30  203436.8      0.23     185.5     275.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  203437.3      0.23     185.5     275.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:30  203443.4      0.23     185.5     275.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:30  203445.6      0.23     185.2     275.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:30  203448.8      0.23     185.2     275.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:30  203453.0      0.23     185.2     275.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:30  203453.8      0.23     185.2     275.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:30  203458.1      0.23     185.6     275.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:30  203461.3      0.23     185.5     275.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:30  203463.1      0.23     185.5     275.8 path/genblk1[17].path/path/add_out_reg[39]/D
    0:03:30  203463.1      0.23     185.5     275.8 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:30  203463.1      0.23     185.5     275.8 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:31  203463.1      0.23     185.5     275.8 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:31  203465.5      0.23     185.5     275.8 path/path/path/add_out_reg[38]/D
    0:03:31  203469.0      0.23     185.4     212.4 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:31  203470.0      0.23     185.4     210.5 path/genblk1[6].path/path/add_out_reg[37]/D
    0:03:31  203471.6      0.23     185.4     210.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:31  203471.6      0.23     185.3     210.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:31  203473.0      0.23     185.3     210.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:31  203474.0      0.23     185.3     210.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:31  203478.6      0.23     185.1     210.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:31  203479.9      0.23     185.2     210.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:31  203481.2      0.23     185.1     210.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:31  203483.1      0.23     185.0     210.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:31  203485.5      0.22     184.9     210.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:31  203490.3      0.22     184.9     210.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:32  203492.4      0.22     184.9     210.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:32  203497.4      0.22     184.8     210.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:32  203500.6      0.22     184.8     210.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:32  203503.0      0.22     185.2     210.5 path/genblk1[7].path/path/add_out_reg[37]/D
    0:03:32  203503.8      0.22     185.1     210.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  203511.0      0.22     185.1     210.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:32  203511.8      0.22     185.1     210.5 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:32  203514.5      0.22     185.1     210.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:32  203517.9      0.22     185.1     210.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:32  203517.9      0.22     185.1     210.5 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:32  203519.3      0.22     185.1     208.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:32  203517.9      0.22     185.1     208.3 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:32  203521.9      0.22     185.0     208.3 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:33  203525.4      0.22     185.0     208.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:33  203526.7      0.22     185.0     208.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:33  203527.5      0.22     185.0     208.3 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:33  203528.6      0.22     184.9     208.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:33  203529.4      0.22     184.9     208.3 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:33  203531.2      0.22     184.9     208.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:33  203534.7      0.22     184.9     144.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:33  203535.5      0.22     184.8     144.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:33  203538.7      0.22     184.8     144.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:33  203539.2      0.22     184.8     144.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:33  203542.1      0.22     184.7     144.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:33  203545.6      0.22     184.7     144.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:33  203553.6      0.22     184.7     144.9 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:34  203554.9      0.22     184.6     144.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:34  203556.8      0.22     184.6     144.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:34  203559.2      0.22     184.6     144.9 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:34  203559.7      0.22     184.6     144.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:34  203562.6      0.22     184.6     144.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:34  203562.9      0.22     184.6     144.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:34  203562.3      0.22     184.6     142.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:34  203562.3      0.22     184.5     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:34  203562.3      0.22     184.5     142.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:34  203566.9      0.22     184.5     142.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:34  203566.9      0.22     184.5     142.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:34  203570.3      0.22     184.4     142.1 path/genblk1[18].path/path/add_out_reg[37]/D
    0:03:34  203573.0      0.22     184.6     142.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:35  203574.9      0.22     184.6     142.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:35  203576.4      0.22     184.6     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:35  203579.6      0.22     184.6     142.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:35  203581.0      0.22     184.4     142.1 path/genblk1[15].path/path/add_out_reg[29]/D
    0:03:35  203583.9      0.22     184.3     142.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:35  203583.9      0.22     184.3     142.1 path/genblk1[13].path/path/add_out_reg[32]/D
    0:03:35  203587.1      0.22     184.3     142.1 path/genblk1[6].path/path/add_out_reg[37]/D
    0:03:35  203590.8      0.22     184.3     142.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:35  203591.6      0.22     184.2     142.1 path/genblk1[1].path/path/add_out_reg[35]/D
    0:03:35  203591.9      0.22     184.2     142.1 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:35  203592.9      0.22     184.2     142.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:35  203596.4      0.22     184.2     142.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:36  203604.6      0.22     184.1     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:36  203609.4      0.22     184.0     142.1 path/genblk1[13].path/path/add_out_reg[35]/D
    0:03:36  203612.1      0.22     184.0     142.1 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:36  203614.2      0.22     184.0     142.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:36  203614.0      0.22     183.9     142.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:36  203614.8      0.22     183.9     142.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:36  203614.5      0.22     183.9     142.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:36  203612.4      0.22     183.9     142.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:36  203619.5      0.22     183.8     142.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:36  203618.7      0.22     183.8     142.1 path/genblk1[3].path/path/add_out_reg[39]/D
    0:03:36  203619.8      0.22     183.9     142.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:36  203620.3      0.22     183.8     142.1 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:36  203620.3      0.22     183.8     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:37  203620.3      0.22     183.8     142.1 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:37  203621.9      0.22     183.7     142.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:37  203621.9      0.22     183.7     142.1 path/genblk1[13].path/path/add_out_reg[35]/D
    0:03:37  203623.8      0.22     183.7     142.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:37  203625.4      0.22     183.7     142.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:37  203627.5      0.22     183.7     142.1 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:37  203630.7      0.22     183.6     142.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:37  203633.1      0.22     183.6     142.1 path/genblk1[13].path/path/add_out_reg[35]/D
    0:03:37  203632.0      0.22     183.6     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:37  203635.2      0.22     183.6     142.1 path/genblk1[11].path/path/add_out_reg[37]/D
    0:03:37  203636.8      0.22     183.5     142.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:37  203638.7      0.22     183.5     142.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:37  203640.3      0.22     183.5     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:37  203641.4      0.22     183.5     142.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:38  203644.3      0.22     183.5     142.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:38  203645.9      0.22     183.5     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:38  203647.7      0.22     183.4     142.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:38  203652.5      0.22     183.4     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:38  203652.8      0.22     183.4     142.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:38  203652.5      0.22     183.4     142.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:38  203653.6      0.22     183.4     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:38  203653.3      0.22     183.4     142.1 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:38  203655.2      0.22     183.4     142.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:38  203656.8      0.22     183.4     142.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:38  203657.3      0.22     183.3     142.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:38  203658.1      0.22     183.3     142.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:39  203657.8      0.22     183.3     142.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:39  203659.7      0.22     183.2     142.1 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:39  203660.8      0.22     183.2     142.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:39  203662.9      0.22     183.2     142.1 path/genblk1[17].path/path/add_out_reg[39]/D
    0:03:39  203662.6      0.22     183.2     142.1 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:39  203673.0      0.22     183.2     183.3 path/genblk1[17].path/path/add_out_reg[39]/D
    0:03:39  203673.8      0.22     183.1     183.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:39  203675.1      0.22     183.1     183.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:39  203671.9      0.22     183.1     183.3 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:39  203672.7      0.22     183.1     183.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:39  203675.4      0.22     183.2     183.3 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:39  203676.2      0.22     183.2     183.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:40  203677.0      0.22     183.1     183.3 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:40  203681.0      0.22     183.1     183.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:40  203683.1      0.22     183.1     183.3 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:40  203685.5      0.22     183.0     183.3 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:40  203687.4      0.22     183.0     183.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:40  203687.4      0.22     183.0     183.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:40  203687.9      0.22     183.0     183.3 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:40  203688.7      0.22     182.9     183.3 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:40  203691.1      0.22     182.9     183.3 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:40  203691.1      0.22     182.9     183.3 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:40  203691.1      0.22     182.9     183.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:40  203691.9      0.22     182.9     183.3 path/genblk1[6].path/path/add_out_reg[37]/D
    0:03:40  203694.8      0.22     182.8     183.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:41  203697.7      0.22     182.8     183.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:41  203698.3      0.22     182.8     183.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:41  203700.4      0.22     182.8     183.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:41  203703.3      0.22     182.7     183.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:41  203712.9      0.22     182.7     204.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:41  203714.0      0.22     182.7     204.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:41  203722.7      0.22     182.7     225.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:41  203723.8      0.22     182.6     225.2 path/path/path/add_out_reg[38]/D
    0:03:41  203725.1      0.22     182.6     225.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:41  203727.0      0.22     182.5     225.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:41  203729.4      0.22     182.5     225.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:41  203732.3      0.22     182.5     225.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:41  203732.9      0.22     182.4     225.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:41  203733.4      0.22     182.4     225.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:42  203738.2      0.22     182.3     225.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:42  203742.4      0.22     182.3     225.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:42  203743.0      0.22     182.3     225.2 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:42  203744.3      0.22     182.3     225.2 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:42  203746.4      0.22     182.2     225.2 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:42  203750.1      0.22     182.2     225.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:42  203756.5      0.22     182.1     225.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:42  203758.7      0.22     182.0     225.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:42  203762.1      0.22     182.0     225.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:42  203762.9      0.22     181.9     225.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:42  203765.6      0.22     181.9     225.2 path/genblk1[6].path/path/add_out_reg[37]/D
    0:03:42  203769.6      0.22     181.9     225.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:42  203769.8      0.22     181.9     225.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:42  203770.6      0.22     181.9     225.2 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:43  203770.6      0.22     181.9     225.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:43  203770.6      0.22     181.9     225.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:43  203771.2      0.22     181.8     225.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:43  203773.0      0.22     181.8     225.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:43  203773.0      0.22     181.8     225.2 path/path/path/add_out_reg[38]/D
    0:03:43  203772.8      0.22     181.8     225.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:43  203772.8      0.22     181.8     225.2 path/path/path/add_out_reg[38]/D
    0:03:43  203774.1      0.22     181.8     225.2 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:43  203776.7      0.22     181.7     225.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:43  203779.4      0.22     181.7     225.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:43  203781.8      0.22     181.7     225.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:43  203784.7      0.22     181.7     225.2 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:43  203784.7      0.22     181.7     225.2 path/genblk1[11].path/path/add_out_reg[37]/D
    0:03:44  203788.4      0.22     181.7     225.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:44  203790.8      0.22     182.1     225.2 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:44  203791.9      0.22     182.1     225.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:44  203792.4      0.22     182.0     225.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:44  203791.9      0.22     182.0     225.2 path/genblk1[10].path/path/add_out_reg[35]/D
    0:03:44  203796.2      0.22     182.0     225.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:44  203798.0      0.22     182.0     225.2 path/path/path/add_out_reg[38]/D
    0:03:44  203800.7      0.22     181.9     225.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:44  203802.0      0.22     181.7     225.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:44  203802.0      0.22     181.7     225.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:44  203804.4      0.22     181.7     225.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:44  203807.3      0.22     181.6     225.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:44  203806.3      0.22     181.5     225.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:45  203806.3      0.22     181.4     225.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:45  203807.1      0.22     181.4     225.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:45  203809.2      0.22     181.4     225.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:45  203815.6      0.22     181.3     225.2 path/path/path/add_out_reg[38]/D
    0:03:45  203817.2      0.22     181.3     225.2 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:45  203817.2      0.22     181.3     225.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:45  203822.5      0.22     181.2     225.2 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:45  203824.6      0.22     181.3     225.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:45  203826.8      0.22     181.2     225.2 path/genblk1[13].path/path/add_out_reg[32]/D
    0:03:45  203826.2      0.22     181.2     225.2 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:45  203828.1      0.22     181.2     225.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:45  203829.1      0.22     181.2     225.2 path/genblk1[6].path/path/add_out_reg[37]/D
    0:03:45  203831.3      0.22     181.1     225.2 path/path/path/add_out_reg[38]/D
    0:03:45  203832.6      0.22     181.1     225.2 path/genblk1[18].path/path/add_out_reg[37]/D
    0:03:45  203835.3      0.22     181.0     225.2 path/genblk1[5].path/path/add_out_reg[35]/D
    0:03:46  203836.9      0.22     181.0     225.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:46  203838.5      0.22     180.9     225.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:46  203839.3      0.22     180.9     225.2 path/genblk1[6].path/path/add_out_reg[33]/D
    0:03:46  203839.3      0.22     180.9     225.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:46  203841.1      0.22     180.9     225.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:46  203844.6      0.22     180.8     225.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:46  203845.4      0.22     180.8     225.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:46  203845.4      0.22     180.8     225.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:46  203847.5      0.22     180.8     225.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:46  203849.6      0.22     180.7     225.2 path/genblk1[15].path/path/add_out_reg[39]/D
    0:03:46  203851.2      0.22     180.7     225.2 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:46  203852.3      0.22     180.7     225.2 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:46  203854.7      0.22     180.7     225.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:47  203855.5      0.22     180.7     225.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:47  203856.5      0.22     180.6     225.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:47  203856.0      0.22     180.6     225.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:47  203857.3      0.22     180.6     225.2 path/genblk1[15].path/path/add_out_reg[39]/D
    0:03:47  203860.0      0.22     180.6     225.2 path/genblk1[4].path/path/add_out_reg[38]/D
    0:03:47  203859.7      0.22     180.6     225.2 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  203861.6      0.22     180.6     225.2 path/genblk1[13].path/path/add_out_reg[33]/D
    0:03:47  203858.4      0.22     180.6     225.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:47  203855.2      0.22     180.5     220.4 path/genblk1[18].path/path/add_out_reg[37]/D
    0:03:47  203856.0      0.22     180.5     220.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:47  203857.9      0.22     180.5     220.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:47  203859.5      0.22     180.4     220.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:47  203863.7      0.22     180.4     220.4 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:47  203856.5      0.22     180.4     217.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:47  203857.9      0.22     180.3     217.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:48  203857.6      0.22     180.3     217.2                          
    0:03:50  203859.5      0.22     180.2     217.2 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:50  203859.5      0.22     180.2     217.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:50  203860.8      0.22     180.2     217.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:50  203858.7      0.22     180.1     196.2 path/genblk1[18].path/path/add_out_reg[37]/D
    0:03:50  203862.1      0.22     180.1     196.2 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:50  203866.9      0.22     180.1     196.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:51  203870.9      0.22     180.1     196.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:51  203881.0      0.22     180.1     215.5 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:51  203880.5      0.22     180.0     215.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:03:51  203880.5      0.22     180.0     215.5 path/genblk1[11].path/path/add_out_reg[37]/D
    0:03:51  203881.8      0.22     180.0     215.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:51  203884.2      0.22     180.0     215.5 path/genblk1[15].path/path/add_out_reg[39]/D
    0:03:51  203888.5      0.22     180.0     215.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:51  203892.2      0.22     180.0     215.5 path/genblk1[13].path/path/add_out_reg[33]/D
    0:03:51  203890.3      0.22     179.9     215.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:51  203892.7      0.22     179.9     215.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:51  203896.4      0.22     179.9     215.5 path/genblk1[15].path/path/add_out_reg[39]/D
    0:03:51  203896.7      0.22     179.8     215.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:51  203898.0      0.22     179.8     215.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:51  203898.0      0.22     179.8     215.5 path/genblk1[9].path/path/add_out_reg[37]/D
    0:03:51  203903.9      0.22     179.8     215.5 path/genblk1[18].path/path/add_out_reg[37]/D
    0:03:51  203903.1      0.21     179.8     215.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:52  203905.0      0.21     179.7     215.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:52  203905.8      0.21     179.7     215.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:52  203906.3      0.21     179.7     215.5 path/path/path/add_out_reg[35]/D
    0:03:52  203909.5      0.21     179.6     215.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:52  203910.5      0.21     179.6     215.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:52  203914.5      0.21     179.5     215.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:52  203915.9      0.21     179.4     215.5 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:52  203916.9      0.21     179.2     215.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:52  203919.1      0.21     179.3     215.5 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:52  203924.1      0.21     179.2     215.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:52  203923.8      0.21     179.2     215.5 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:53  203925.2      0.21     179.2     215.5 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:53  203926.5      0.21     179.2     215.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:53  203926.5      0.21     179.2     215.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:53  203928.1      0.21     179.2     215.5 path/genblk1[1].path/path/add_out_reg[35]/D
    0:03:53  203921.4      0.21     179.2     212.3 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:53  203921.4      0.21     179.2     212.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:53  203921.4      0.21     179.1     212.3 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:53  203925.2      0.21     179.1     212.3 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:53  203925.7      0.21     179.0     212.3 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:53  203926.0      0.21     179.0     212.3 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:53  203926.0      0.21     179.0     212.3 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:53  203938.7      0.21     178.9     212.3 path/genblk1[18].path/path/add_out_reg[37]/D
    0:03:53  203938.7      0.21     178.9     212.3 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:53  203949.4      0.21     178.9     259.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:54  203951.0      0.21     178.8     259.9 path/genblk1[13].path/path/add_out_reg[33]/D
    0:03:54  203955.2      0.21     178.7     259.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:54  203955.8      0.21     178.6     259.9 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:54  203957.1      0.21     178.6     259.9 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:54  203957.9      0.21     178.7     259.9 path/genblk1[4].path/path/add_out_reg[39]/D
    0:03:54  203957.9      0.21     178.6     259.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:54  203960.0      0.21     178.6     259.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:54  203960.3      0.21     178.6     259.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:54  203962.9      0.21     178.5     259.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:54  203963.5      0.21     178.5     259.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:54  203965.1      0.21     178.5     259.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:54  203965.1      0.21     178.5     259.9 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:55  203967.2      0.21     178.5     259.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:55  203968.0      0.21     178.5     259.9 path/genblk1[1].path/path/add_out_reg[35]/D
    0:03:55  203969.3      0.21     178.5     259.9 path/genblk1[3].path/path/add_out_reg[37]/D
    0:03:55  203970.4      0.21     178.4     259.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:55  203971.7      0.21     178.4     259.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:03:55  203974.1      0.21     178.4     259.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][25]/D
    0:03:55  203975.2      0.21     178.3     259.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:55  203976.2      0.21     178.3     259.9 path/genblk1[4].path/path/add_out_reg[33]/D
    0:03:55  203978.1      0.21     178.3     259.9 path/genblk1[4].path/path/add_out_reg[33]/D
    0:03:55  203980.5      0.21     178.3     259.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:55  203988.2      0.21     178.2     259.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:55  203989.3      0.21     178.1     259.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:55  203989.8      0.21     178.1     259.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:55  203995.9      0.21     178.1     259.9 path/genblk1[4].path/path/add_out_reg[33]/D
    0:03:55  203996.2      0.21     178.1     259.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:56  203995.9      0.21     178.0     259.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:56  203996.7      0.21     177.9     259.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:56  203998.6      0.21     177.9     257.7 path/genblk1[1].path/path/add_out_reg[35]/D
    0:03:56  204000.2      0.21     177.8     255.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:56  203999.7      0.21     177.8     255.3                          
    0:03:59  203999.7      0.21     177.8     255.3                          
    0:04:11  198874.9      0.21     177.8     255.3                          
    0:04:12  198877.6      0.21     177.8     255.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:12  198877.6      0.21     177.8     255.3                          
    0:04:12  198746.4      0.21     177.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:12  198748.8      0.21     177.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:12  198749.3      0.21     177.4       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:04:12  198758.7      0.21     177.4      20.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:12  198756.8      0.21     177.3      20.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:13  198757.9      0.21     177.3      20.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:13  198758.1      0.21     177.3      20.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  198758.1      0.21     177.3      20.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:13  198758.4      0.21     177.3      20.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:13  198758.4      0.21     177.3      20.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:13  198758.7      0.21     177.2      20.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:13  198758.9      0.21     177.2      20.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:13  198758.9      0.21     177.2      20.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  198758.9      0.21     177.2      20.7 path/path/path/add_out_reg[35]/D
    0:04:13  198764.8      0.21     177.0      20.7 path/genblk1[4].path/path/add_out_reg[33]/D
    0:04:13  198765.0      0.21     177.0      20.7 path/genblk1[9].path/path/add_out_reg[39]/D
    0:04:13  198764.8      0.21     177.0      20.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:13  198770.4      0.21     176.9      20.7 path/genblk1[5].path/path/add_out_reg[35]/D
    0:04:14  198770.9      0.21     176.9      20.7 path/genblk1[1].path/path/add_out_reg[35]/D
    0:04:14  198772.5      0.21     176.9      20.7 path/genblk1[6].path/path/add_out_reg[33]/D
    0:04:14  198773.8      0.21     176.9      20.7 path/genblk1[9].path/path/add_out_reg[39]/D
    0:04:14  198773.8      0.21     176.9      20.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:14  198773.8      0.21     176.9      20.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:14  198776.2      0.21     176.9      20.7 path/path/path/add_out_reg[35]/D
    0:04:14  198791.9      0.21     176.9      41.7 path/genblk1[4].path/path/add_out_reg[33]/D
    0:04:14  198791.4      0.21     176.8      41.7 path/genblk1[9].path/path/add_out_reg[39]/D
    0:04:14  198793.2      0.21     176.8      41.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:15  198795.6      0.21     176.8      41.7 path/genblk1[1].path/path/add_out_reg[35]/D
    0:04:15  198794.8      0.21     176.7      41.7 path/genblk1[5].path/path/add_out_reg[35]/D
    0:04:15  198795.6      0.21     176.7      41.7 path/genblk1[5].path/path/add_out_reg[35]/D
    0:04:15  198796.4      0.21     176.7      41.7 path/path/path/add_out_reg[35]/D
    0:04:15  198796.7      0.21     176.7      41.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:15  198799.9      0.21     176.7      41.7 path/path/path/add_out_reg[35]/D
    0:04:16  198782.3      0.21     176.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  198782.1      0.21     176.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  198784.5      0.21     176.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  198788.4      0.21     176.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:04:16  198789.2      0.21     176.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  198788.2      0.21     176.6       0.0 path/genblk1[4].path/path/add_out_reg[33]/D
    0:04:16  198788.2      0.21     176.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  198789.8      0.21     176.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:16  198789.5      0.21     176.5       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:16  198789.5      0.21     176.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:16  198793.5      0.21     176.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:16  198794.0      0.21     176.5       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:04:17  198794.8      0.21     176.5       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:04:17  198795.9      0.21     176.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  198796.4      0.21     176.5       0.0 path/genblk1[4].path/path/add_out_reg[33]/D
    0:04:17  198797.0      0.21     176.5       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:04:17  198798.6      0.21     176.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:17  198801.2      0.21     176.4       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:17  198800.9      0.21     176.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:17  198803.1      0.21     176.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:04:17  198804.1      0.21     176.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:17  198808.4      0.21     176.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:17  198810.8      0.21     176.3       0.0 path/genblk1[5].path/path/add_out_reg[35]/D
    0:04:17  198810.8      0.21     176.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  198816.6      0.21     176.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:18  198821.7      0.21     176.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:18  198827.5      0.21     176.2       0.0 path/path/path/add_out_reg[35]/D
    0:04:18  198829.1      0.21     176.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:18  198830.5      0.21     176.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:18  198831.5      0.21     176.1       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:18  198832.1      0.21     176.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:18  198834.7      0.21     176.1       0.0 path/genblk1[4].path/path/add_out_reg[33]/D
    0:04:18  198836.6      0.21     176.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:18  198837.9      0.21     176.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:18  198837.9      0.21     176.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:19  198840.1      0.21     175.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:19  198845.1      0.21     175.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:19  198845.6      0.21     175.7       0.0 path/genblk1[13].path/path/add_out_reg[33]/D
    0:04:19  198846.2      0.21     175.8       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:04:19  198846.2      0.21     175.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:19  198848.6      0.21     175.8       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:19  198849.6      0.21     175.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:19  198851.2      0.21     175.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:19  198853.1      0.21     175.6       0.0 path/genblk1[9].path/path/add_out_reg[34]/D
    0:04:19  198857.6      0.21     175.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:19  198866.7      0.21     175.4       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:19  198866.4      0.21     175.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:19  198871.2      0.21     175.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:19  198874.1      0.21     175.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:19  198875.7      0.21     175.3       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:04:20  198875.4      0.21     175.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:20  198877.6      0.21     175.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:20  198877.6      0.21     175.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:20  198879.4      0.21     175.3       0.0 path/genblk1[9].path/path/add_out_reg[34]/D
    0:04:20  198883.4      0.21     175.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:20  198883.9      0.21     175.2       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:04:20  198886.9      0.21     175.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:20  198885.5      0.21     175.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:20  198884.5      0.21     175.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  198887.4      0.21     175.1       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:20  198889.0      0.21     175.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:20  198892.5      0.21     175.0       0.0 path/genblk1[9].path/path/add_out_reg[34]/D
    0:04:21  198894.3      0.21     174.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:21  198895.1      0.21     174.9       0.0 path/genblk1[4].path/path/add_out_reg[33]/D
    0:04:21  198898.3      0.21     174.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:21  198897.8      0.21     174.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:21  198897.8      0.21     174.9       0.0 path/genblk1[18].path/path/add_out_reg[37]/D
    0:04:21  198898.8      0.21     174.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:21  198899.4      0.21     174.9       0.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:04:21  198899.9      0.21     174.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  198901.5      0.21     174.8       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:21  198904.2      0.21     174.8       0.0 path/path/path/add_out_reg[35]/D
    0:04:21  198905.0      0.21     174.7       0.0 path/genblk1[3].path/path/add_out_reg[27]/D
    0:04:21  198907.6      0.21     174.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:22  198907.6      0.21     174.7       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:04:22  198911.6      0.21     174.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:22  198911.6      0.21     174.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:22  198915.6      0.21     174.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  198916.1      0.21     174.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:22  198914.3      0.21     174.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:22  198914.5      0.21     174.3       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:04:22  198918.3      0.21     174.3       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:04:22  198919.1      0.21     174.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  198919.9      0.21     174.3       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  198920.9      0.21     174.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:22  198922.0      0.21     174.2       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:04:22  198924.4      0.21     174.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:22  198925.4      0.21     174.0       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:22  198925.2      0.21     174.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:23  198928.1      0.21     173.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:23  198929.4      0.21     173.8       0.0 path/path/path/add_out_reg[38]/D
    0:04:23  198930.2      0.21     173.8       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:23  198930.2      0.21     173.8       0.0                          
    0:04:24  198930.2      0.21     173.8       0.0                          
    0:04:31  196037.5      0.21     172.9       0.0                          
    0:04:34  193912.1      0.21     172.8       0.0                          
    0:04:35  193638.7      0.21     172.8       0.0                          
    0:04:36  193374.5      0.21     172.8       0.0                          
    0:04:37  193117.1      0.21     172.8       0.0                          
    0:04:38  192924.5      0.21     172.8       0.0                          
    0:04:39  192731.9      0.21     172.8       0.0                          
    0:04:40  192539.3      0.21     172.8       0.0                          
    0:04:40  192347.3      0.21     172.8       0.0                          
    0:04:41  192155.2      0.21     172.8       0.0                          
    0:04:42  191952.5      0.21     172.8       0.0                          
    0:04:43  191707.3      0.21     172.8       0.0                          
    0:04:44  191493.9      0.21     172.8       0.0                          
    0:04:45  191365.7      0.21     172.8       0.0                          
    0:04:46  191274.2      0.21     172.8       0.0                          
    0:04:47  191199.7      0.21     172.8       0.0                          
    0:04:47  191199.7      0.21     172.8       0.0                          
    0:04:48  191199.7      0.21     172.8       0.0                          
    0:04:49  190830.3      0.23     175.0       0.0                          
    0:04:50  190827.3      0.23     175.0       0.0                          
    0:04:50  190827.3      0.23     175.0       0.0                          
    0:04:50  190827.3      0.23     175.0       0.0                          
    0:04:50  190827.3      0.23     175.0       0.0                          
    0:04:50  190827.3      0.23     175.0       0.0                          
    0:04:50  190827.3      0.23     175.0       0.0                          
    0:04:50  190829.5      0.22     173.7       0.0 path/path/path/add_out_reg[38]/D
    0:04:50  190835.3      0.21     173.7       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:04:50  190837.4      0.21     173.5       0.0 path/genblk1[9].path/path/add_out_reg[34]/D
    0:04:51  190841.2      0.21     173.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:04:51  190846.2      0.21     173.2       0.0 path/path/path/add_out_reg[38]/D
    0:04:51  190849.4      0.21     173.2       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:51  190852.1      0.21     172.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:51  190853.1      0.21     172.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:04:51  190855.8      0.21     172.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:04:51  190859.3      0.21     172.6       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:51  190862.7      0.21     172.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:04:51  190864.0      0.21     172.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:04:51  190868.0      0.21     172.5       0.0 path/genblk1[11].path/path/add_out_reg[37]/D
    0:04:51  190867.2      0.21     172.5       0.0                          
    0:04:52  190862.2      0.21     172.5       0.0                          
    0:04:52  190850.7      0.21     172.5       0.0                          
    0:04:52  190829.7      0.21     172.5       0.0                          
    0:04:52  190792.8      0.21     172.5       0.0                          
    0:04:53  190751.3      0.21     172.5       0.0                          
    0:04:53  190722.0      0.21     172.4       0.0                          
    0:04:53  190686.9      0.21     172.4       0.0                          
    0:04:55  190605.0      0.21     172.4       0.0                          
    0:04:55  190560.8      0.21     172.4       0.0                          
    0:04:56  190538.2      0.21     172.4       0.0                          
    0:04:56  190509.7      0.21     172.4       0.0                          
    0:04:56  190458.4      0.21     171.9       0.0                          
    0:04:56  190429.1      0.21     171.9       0.0                          
    0:04:57  190387.9      0.21     171.9       0.0                          
    0:04:57  190343.7      0.21     171.9       0.0                          
    0:04:57  190292.1      0.21     171.9       0.0                          
    0:04:58  190159.7      0.21     171.9       0.0                          
    0:04:58  190007.3      0.21     171.9       0.0                          
    0:04:58  189854.8      0.21     171.9       0.0                          
    0:04:59  189701.6      0.21     171.9       0.0                          
    0:04:59  189549.2      0.21     171.9       0.0                          
    0:04:59  189396.8      0.21     171.9       0.0                          
    0:05:00  189243.6      0.21     171.9       0.0                          
    0:05:00  189091.2      0.21     171.9       0.0                          
    0:05:01  188938.7      0.21     171.9       0.0                          
    0:05:01  188869.3      0.21     171.9       0.0                          
    0:05:01  188797.2      0.21     171.9       0.0                          
    0:05:02  188720.1      0.21     171.9       0.0                          
    0:05:02  188639.7      0.21     171.9       0.0                          
    0:05:03  188549.3      0.21     171.9       0.0                          
    0:05:03  188517.4      0.21     171.9       0.0                          
    0:05:03  188500.6      0.21     171.8       0.0                          
    0:05:03  188462.1      0.21     171.8       0.0                          
    0:05:03  188407.8      0.21     171.8       0.0                          
    0:05:03  188400.6      0.21     171.8       0.0                          
    0:05:03  188364.2      0.21     171.8       0.0                          
    0:05:04  188246.3      0.21     171.8       0.0                          
    0:05:04  188138.3      0.21     171.8       0.0                          
    0:05:04  188080.6      0.21     171.8       0.0                          
    0:05:04  188058.0      0.21     171.8       0.0                          
    0:05:05  188025.6      0.21     171.8       0.0                          
    0:05:05  187956.9      0.21     171.8       0.0                          
    0:05:06  187867.3      0.21     171.8       0.0                          
    0:05:06  187804.0      0.21     171.8       0.0                          
    0:05:06  187793.3      0.21     171.8       0.0                          
    0:05:06  187780.6      0.21     171.8       0.0                          
    0:05:07  187761.7      0.21     171.8       0.0                          
    0:05:07  187759.0      0.21     171.8       0.0                          
    0:05:07  187755.0      0.21     171.8       0.0                          
    0:05:08  187750.0      0.21     171.7       0.0                          
    0:05:08  187744.9      0.21     171.7       0.0                          
    0:05:08  187741.7      0.21     171.7       0.0                          
    0:05:08  187739.1      0.21     171.7       0.0                          
    0:05:08  187733.0      0.21     171.7       0.0                          
    0:05:08  187723.1      0.21     171.7       0.0                          
    0:05:09  187721.5      0.21     171.7       0.0                          
    0:05:09  187711.7      0.21     171.7       0.0                          
    0:05:09  187705.3      0.21     171.7       0.0                          
    0:05:09  187700.2      0.21     171.7       0.0                          
    0:05:09  187694.1      0.21     171.7       0.0                          
    0:05:09  187690.1      0.21     171.7       0.0                          
    0:05:09  187688.3      0.21     171.7       0.0                          
    0:05:10  187684.8      0.21     171.7       0.0                          
    0:05:10  187678.2      0.21     171.7       0.0                          
    0:05:12  187675.8      0.21     171.7       0.0                          
    0:05:13  187652.1      0.22     173.5       0.0                          
    0:05:13  187651.8      0.22     173.5       0.0                          
    0:05:13  187651.8      0.22     173.5       0.0                          
    0:05:13  187651.8      0.22     173.5       0.0                          
    0:05:13  187651.8      0.22     173.5       0.0                          
    0:05:13  187651.8      0.22     173.5       0.0                          
    0:05:13  187651.8      0.22     173.5       0.0                          
    0:05:13  187656.1      0.21     172.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:14  187657.7      0.21     172.1       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:14  187661.4      0.21     172.0       0.0 path/path/path/add_out_reg[38]/D
    0:05:14  187663.5      0.21     171.9       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:14  187664.3      0.21     171.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:14  187664.3      0.21     171.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:05:14  187664.3      0.21     171.7       0.0 path/genblk1[1].path/path/add_out_reg[35]/D
    0:05:14  187668.3      0.21     171.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:14  187671.2      0.21     171.6       0.0 path/genblk1[10].path/path/add_out_reg[35]/D
    0:05:14  187670.7      0.21     171.5       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:14  187670.7      0.21     171.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:14  187672.8      0.21     171.5       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:05:15  187676.6      0.21     171.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:15  187673.6      0.21     171.5       0.0                          
    0:05:15  187673.6      0.21     171.5       0.0                          
    0:05:15  187676.0      0.21     171.5       0.0                          
    0:05:15  187677.6      0.21     171.4       0.0                          
    0:05:15  187680.0      0.21     171.4       0.0                          
    0:05:15  187687.2      0.21     171.4       0.0 path/genblk1[5].path/path/add_out_reg[39]/D
    0:05:15  187690.1      0.21     171.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:15  187693.6      0.21     171.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:15  187693.9      0.21     171.1       0.0 path/genblk1[18].path/path/add_out_reg[37]/D
    0:05:15  187693.9      0.21     171.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  187696.5      0.21     171.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  187699.4      0.21     171.0       0.0 path/genblk1[9].path/path/add_out_reg[33]/D
    0:05:16  187704.0      0.21     171.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:16  187704.8      0.21     171.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:05:16  187708.7      0.21     171.0       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:16  187711.4      0.21     171.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:05:16  187712.2      0.21     171.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  187713.5      0.21     171.0       0.0 path/path/path/add_out_reg[38]/D
    0:05:16  187714.3      0.21     171.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:05:16  187723.1      0.21     170.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_20_20_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[13].path/path/reset': 1963 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 21248 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 10:10:15 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_20_20_20_0' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              88446.596599
Buf/Inv area:                     6948.452026
Noncombinational area:           99276.516563
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                187723.113162
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 10:10:25 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_20_20_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  72.2579 mW   (92%)
  Net Switching Power  =   5.8809 mW    (8%)
                         ---------
Total Dynamic Power    =  78.1388 mW  (100%)

Cell Leakage Power     =   4.0271 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       6.9778e+04          683.3290        1.6792e+06        7.2140e+04  (  87.79%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.4849e+03        5.1976e+03        2.3479e+06        1.0030e+04  (  12.21%)
--------------------------------------------------------------------------------------------------
Total          7.2263e+04 uW     5.8810e+03 uW     4.0271e+06 nW     8.2171e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_20_20_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 10:10:25 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[18]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/path/path/add_out_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_20_20_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[18]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/path/Mat_a_Mem/Mem/data_out_tri_enable_reg[18]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/path/Mat_a_Mem/Mem/U26/Z (TBUF_X2)                 0.13       0.21 f
  path/path/Mat_a_Mem/Mem/data_out[18] (memory_b20_SIZE20_LOGSIZE5_0)
                                                          0.00       0.21 f
  path/path/Mat_a_Mem/data_out[18] (seqMemory_b20_SIZE20_0)
                                                          0.00       0.21 f
  path/path/path/in0[18] (mac_b20_g0_0)                   0.00       0.21 f
  path/path/path/mult_21/a[18] (mac_b20_g0_0_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/path/path/mult_21/U2151/Z (XOR2_X1)                0.07       0.29 f
  path/path/path/mult_21/U2194/ZN (NAND2_X1)              0.04       0.32 r
  path/path/path/mult_21/U1280/Z (BUF_X1)                 0.04       0.37 r
  path/path/path/mult_21/U1830/ZN (OAI22_X1)              0.04       0.41 f
  path/path/path/mult_21/U575/CO (FA_X1)                  0.11       0.51 f
  path/path/path/mult_21/U563/S (FA_X1)                   0.12       0.64 f
  path/path/path/mult_21/U561/CO (FA_X1)                  0.09       0.73 f
  path/path/path/mult_21/U552/S (FA_X1)                   0.13       0.86 r
  path/path/path/mult_21/U551/S (FA_X1)                   0.12       0.98 f
  path/path/path/mult_21/U1619/ZN (NAND2_X1)              0.04       1.02 r
  path/path/path/mult_21/U2211/ZN (OAI21_X1)              0.03       1.06 f
  path/path/path/mult_21/U2189/ZN (AOI21_X1)              0.05       1.11 r
  path/path/path/mult_21/U2187/ZN (OAI21_X1)              0.04       1.15 f
  path/path/path/mult_21/U1273/Z (BUF_X2)                 0.05       1.20 f
  path/path/path/mult_21/U2267/ZN (AOI21_X1)              0.05       1.25 r
  path/path/path/mult_21/U1340/ZN (XNOR2_X1)              0.05       1.29 f
  path/path/path/mult_21/product[27] (mac_b20_g0_0_DW_mult_tc_1)
                                                          0.00       1.29 f
  path/path/path/add_27/A[27] (mac_b20_g0_0_DW01_add_1)
                                                          0.00       1.29 f
  path/path/path/add_27/U778/ZN (NAND2_X1)                0.04       1.33 r
  path/path/path/add_27/U842/ZN (OAI21_X1)                0.03       1.37 f
  path/path/path/add_27/U627/ZN (AOI21_X1)                0.06       1.43 r
  path/path/path/add_27/U841/ZN (OAI21_X1)                0.03       1.46 f
  path/path/path/add_27/U837/ZN (AOI21_X1)                0.05       1.51 r
  path/path/path/add_27/U814/ZN (OAI21_X1)                0.04       1.55 f
  path/path/path/add_27/U463/Z (BUF_X1)                   0.05       1.60 f
  path/path/path/add_27/U852/ZN (AOI21_X1)                0.04       1.64 r
  path/path/path/add_27/U476/ZN (XNOR2_X1)                0.06       1.70 r
  path/path/path/add_27/SUM[38] (mac_b20_g0_0_DW01_add_1)
                                                          0.00       1.70 r
  path/path/path/U17/ZN (INV_X1)                          0.02       1.73 f
  path/path/path/U18/ZN (NOR2_X1)                         0.04       1.77 r
  path/path/path/add_out_reg[38]/D (DFF_X2)               0.01       1.78 r
  data arrival time                                                  1.78

  clock clk (rise edge)                                   1.60       1.60
  clock network delay (ideal)                             0.00       1.60
  path/path/path/add_out_reg[38]/CK (DFF_X2)              0.00       1.60 r
  library setup time                                     -0.03       1.57
  data required time                                                 1.57
  --------------------------------------------------------------------------
  data required time                                                 1.57
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.21


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 19 nets to module multipath_k20_p20_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
