{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699626946569 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699626946570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 15:35:46 2023 " "Processing started: Fri Nov 10 15:35:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699626946570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699626946570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 231109_bemicro_up3_001_io_001 -c bemicro_scomp_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off 231109_bemicro_up3_001_io_001 -c bemicro_scomp_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699626946570 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699626946947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699626946947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/scomp.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/scomp.v" { { "Info" "ISGN_ENTITY_NAME" "1 scomp " "Found entity 1: scomp" {  } { { "hdl/scomp.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/scomp.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699626954390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699626954390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/debounce_f4s.v 3 3 " "Found 3 design units, including 3 entities, in source file hdl/debounce_f4s.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_f4s " "Found entity 1: debounce_f4s" {  } { { "hdl/debounce_f4s.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/debounce_f4s.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699626954391 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Found entity 2: clock_div" {  } { { "hdl/debounce_f4s.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/debounce_f4s.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699626954391 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Found entity 3: my_dff" {  } { { "hdl/debounce_f4s.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/debounce_f4s.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699626954391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699626954391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/clock_divider_50mto1h_10h_100h.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/clock_divider_50mto1h_10h_100h.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider_50Mto1H_10H_100H " "Found entity 1: Clock_divider_50Mto1H_10H_100H" {  } { { "hdl/Clock_divider_50Mto1H_10H_100H.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/Clock_divider_50Mto1H_10H_100H.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699626954392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699626954392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/bemicro_scomp_top.v 1 1 " "Found 1 design units, including 1 entities, in source file hdl/bemicro_scomp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 bemicro_scomp_top " "Found entity 1: bemicro_scomp_top" {  } { { "hdl/bemicro_scomp_top.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/bemicro_scomp_top.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699626954395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699626954395 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bemicro_scomp_top.v(38) " "Verilog HDL Instantiation warning at bemicro_scomp_top.v(38): instance has no name" {  } { { "hdl/bemicro_scomp_top.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/bemicro_scomp_top.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1699626954395 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bemicro_scomp_top " "Elaborating entity \"bemicro_scomp_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699626954441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider_50Mto1H_10H_100H Clock_divider_50Mto1H_10H_100H:comb_10 " "Elaborating entity \"Clock_divider_50Mto1H_10H_100H\" for hierarchy \"Clock_divider_50Mto1H_10H_100H:comb_10\"" {  } { { "hdl/bemicro_scomp_top.v" "comb_10" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/bemicro_scomp_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699626954448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_f4s debounce_f4s:db_user1 " "Elaborating entity \"debounce_f4s\" for hierarchy \"debounce_f4s:db_user1\"" {  } { { "hdl/bemicro_scomp_top.v" "db_user1" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/bemicro_scomp_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699626954460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_dff debounce_f4s:db_user1\|my_dff:d0 " "Elaborating entity \"my_dff\" for hierarchy \"debounce_f4s:db_user1\|my_dff:d0\"" {  } { { "hdl/debounce_f4s.v" "d0" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/debounce_f4s.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699626954467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scomp scomp:cpu1 " "Elaborating entity \"scomp\" for hierarchy \"scomp:cpu1\"" {  } { { "hdl/bemicro_scomp_top.v" "cpu1" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/bemicro_scomp_top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699626954474 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 scomp.v(85) " "Verilog HDL assignment warning at scomp.v(85): truncated value with size 32 to match size of target (8)" {  } { { "hdl/scomp.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/scomp.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699626954475 "|bemicro_scomp_top|scomp:cpu1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scomp.v(72) " "Verilog HDL Case Statement information at scomp.v(72): all case item expressions in this case statement are onehot" {  } { { "hdl/scomp.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/scomp.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699626954476 "|bemicro_scomp_top|scomp:cpu1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "register_A scomp.v(170) " "Verilog HDL Always Construct warning at scomp.v(170): variable \"register_A\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "hdl/scomp.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/scomp.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1699626954477 "|bemicro_scomp_top|scomp:cpu1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "scomp.v(160) " "Verilog HDL Case Statement information at scomp.v(160): all case item expressions in this case statement are onehot" {  } { { "hdl/scomp.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/scomp.v" 160 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699626954477 "|bemicro_scomp_top|scomp:cpu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram scomp:cpu1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"scomp:cpu1\|altsyncram:altsyncram_component\"" {  } { { "hdl/scomp.v" "altsyncram_component" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/scomp.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699626954543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scomp:cpu1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"scomp:cpu1\|altsyncram:altsyncram_component\"" {  } { { "hdl/scomp.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/scomp.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699626954557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scomp:cpu1\|altsyncram:altsyncram_component " "Instantiated megafunction \"scomp:cpu1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699626954558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699626954558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699626954558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699626954558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699626954558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fibonacci.mif " "Parameter \"init_file\" = \"fibonacci.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699626954558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699626954558 ""}  } { { "hdl/scomp.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/scomp.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699626954558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mct.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mct.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mct " "Found entity 1: altsyncram_mct" {  } { { "db/altsyncram_mct.tdf" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/db/altsyncram_mct.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699626954601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699626954601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mct scomp:cpu1\|altsyncram:altsyncram_component\|altsyncram_mct:auto_generated " "Elaborating entity \"altsyncram_mct\" for hierarchy \"scomp:cpu1\|altsyncram:altsyncram_component\|altsyncram_mct:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699626954602 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a altsyncram_component 16 8 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be ignored." {  } { { "hdl/scomp.v" "altsyncram_component" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/scomp.v" 55 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1699626954679 "|bemicro_scomp_top|scomp:cpu1|altsyncram:altsyncram_component"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_cpu " "Found clock multiplexer clk_cpu" {  } { { "hdl/bemicro_scomp_top.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/bemicro_scomp_top.v" 21 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699626954828 "|bemicro_scomp_top|clk_cpu"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clk_sw1 " "Found clock multiplexer clk_sw1" {  } { { "hdl/bemicro_scomp_top.v" "" { Text "C:/Dati/Progetti/altera/231109_bemicro_up3_001_io_001/hdl/bemicro_scomp_top.v" 20 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1699626954828 "|bemicro_scomp_top|clk_sw1"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1699626954828 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699626955250 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699626955636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699626955756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699626955756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "241 " "Implemented 241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699626955805 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699626955805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Implemented 212 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699626955805 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699626955805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699626955805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699626955831 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 15:35:55 2023 " "Processing ended: Fri Nov 10 15:35:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699626955831 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699626955831 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699626955831 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699626955831 ""}
