<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/instance/tc1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d28a4824dc47e487b107a5db32ef43c4.xhtml">examples</a></li><li class="navelem"><a class="el" href="dir_0e96b936377161858012b6f31c3bd790.xhtml">atmel_samg55</a></li><li class="navelem"><a class="el" href="dir_0ae219bfaa679f3dbaaacda5fb614d9c.xhtml">src</a></li><li class="navelem"><a class="el" href="dir_67951177d7f5e66661a526635115739c.xhtml">ASF</a></li><li class="navelem"><a class="el" href="dir_48be2503ae6ae6de0698f11fb632640c.xhtml">sam</a></li><li class="navelem"><a class="el" href="dir_7f529e4fc6ea7f44596b5de9bf0437d9.xhtml">utils</a></li><li class="navelem"><a class="el" href="dir_ac7f1bd40a4e1acdd23b3d2004ea04d6.xhtml">cmsis</a></li><li class="navelem"><a class="el" href="dir_e52153a309e79ea7ef542584943148af.xhtml">samg</a></li><li class="navelem"><a class="el" href="dir_295dc956b22fd3b5130153261f8e1cfd.xhtml">samg55</a></li><li class="navelem"><a class="el" href="dir_0cbb778e238e84dc6f6e8469495480cc.xhtml">include</a></li><li class="navelem"><a class="el" href="dir_09314c8bcf9f95fb2152f0a0f557ddac.xhtml">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">tc1.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2014-2015 Atmel Corporation.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="tc1_8h__dep__incl.svg" width="1274" height="171"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div>
</div>
</div>
<p><a href="tc1_8h_source.xhtml">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a1a93729d5a56e338ea1bebb720feec99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a1a93729d5a56e338ea1bebb720feec99">REG_TC1_CCR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014000U)</td></tr>
<tr class="memdesc:a1a93729d5a56e338ea1bebb720feec99"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Channel Control Register (channel = 0)  <a href="#a1a93729d5a56e338ea1bebb720feec99">More...</a><br /></td></tr>
<tr class="separator:a1a93729d5a56e338ea1bebb720feec99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1019d4d033bd3ad6de9c0e9b8c2e523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#ae1019d4d033bd3ad6de9c0e9b8c2e523">REG_TC1_CMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014004U)</td></tr>
<tr class="memdesc:ae1019d4d033bd3ad6de9c0e9b8c2e523"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Channel Mode Register (channel = 0)  <a href="#ae1019d4d033bd3ad6de9c0e9b8c2e523">More...</a><br /></td></tr>
<tr class="separator:ae1019d4d033bd3ad6de9c0e9b8c2e523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad898f4f94f40c4f1924cbaa4dca4b74a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#ad898f4f94f40c4f1924cbaa4dca4b74a">REG_TC1_SMMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014008U)</td></tr>
<tr class="memdesc:ad898f4f94f40c4f1924cbaa4dca4b74a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Stepper Motor Mode Register (channel = 0)  <a href="#ad898f4f94f40c4f1924cbaa4dca4b74a">More...</a><br /></td></tr>
<tr class="separator:ad898f4f94f40c4f1924cbaa4dca4b74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1ab1cd5289852c841f0722504faacb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#ac1ab1cd5289852c841f0722504faacb7">REG_TC1_CV0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014010U)</td></tr>
<tr class="memdesc:ac1ab1cd5289852c841f0722504faacb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Counter Value (channel = 0)  <a href="#ac1ab1cd5289852c841f0722504faacb7">More...</a><br /></td></tr>
<tr class="separator:ac1ab1cd5289852c841f0722504faacb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a848465d4f679356adb292eb0987e760e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a848465d4f679356adb292eb0987e760e">REG_TC1_RA0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014014U)</td></tr>
<tr class="memdesc:a848465d4f679356adb292eb0987e760e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Register A (channel = 0)  <a href="#a848465d4f679356adb292eb0987e760e">More...</a><br /></td></tr>
<tr class="separator:a848465d4f679356adb292eb0987e760e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193b187323c5089397b8ad158f7e4ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a193b187323c5089397b8ad158f7e4ad8">REG_TC1_RB0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014018U)</td></tr>
<tr class="memdesc:a193b187323c5089397b8ad158f7e4ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Register B (channel = 0)  <a href="#a193b187323c5089397b8ad158f7e4ad8">More...</a><br /></td></tr>
<tr class="separator:a193b187323c5089397b8ad158f7e4ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0997e0a0c6757a4a7cc9fa37bbea9cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#ae0997e0a0c6757a4a7cc9fa37bbea9cf">REG_TC1_RC0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001401CU)</td></tr>
<tr class="memdesc:ae0997e0a0c6757a4a7cc9fa37bbea9cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Register C (channel = 0)  <a href="#ae0997e0a0c6757a4a7cc9fa37bbea9cf">More...</a><br /></td></tr>
<tr class="separator:ae0997e0a0c6757a4a7cc9fa37bbea9cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a935eb8f87892a1104b47550cd90f869a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a935eb8f87892a1104b47550cd90f869a">REG_TC1_SR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014020U)</td></tr>
<tr class="memdesc:a935eb8f87892a1104b47550cd90f869a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Status Register (channel = 0)  <a href="#a935eb8f87892a1104b47550cd90f869a">More...</a><br /></td></tr>
<tr class="separator:a935eb8f87892a1104b47550cd90f869a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03dd33773f32104f2e0cf249cb9f5bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a03dd33773f32104f2e0cf249cb9f5bb2">REG_TC1_IER0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014024U)</td></tr>
<tr class="memdesc:a03dd33773f32104f2e0cf249cb9f5bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Interrupt Enable Register (channel = 0)  <a href="#a03dd33773f32104f2e0cf249cb9f5bb2">More...</a><br /></td></tr>
<tr class="separator:a03dd33773f32104f2e0cf249cb9f5bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24348251ba37c9dd47c36969895ac2ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a24348251ba37c9dd47c36969895ac2ed">REG_TC1_IDR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014028U)</td></tr>
<tr class="memdesc:a24348251ba37c9dd47c36969895ac2ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Interrupt Disable Register (channel = 0)  <a href="#a24348251ba37c9dd47c36969895ac2ed">More...</a><br /></td></tr>
<tr class="separator:a24348251ba37c9dd47c36969895ac2ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d093ed8b165524aac10b595fd3f533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#ac7d093ed8b165524aac10b595fd3f533">REG_TC1_IMR0</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001402CU)</td></tr>
<tr class="memdesc:ac7d093ed8b165524aac10b595fd3f533"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Interrupt Mask Register (channel = 0)  <a href="#ac7d093ed8b165524aac10b595fd3f533">More...</a><br /></td></tr>
<tr class="separator:ac7d093ed8b165524aac10b595fd3f533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2e8743b8b7da57f9025043100ff759f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#ab2e8743b8b7da57f9025043100ff759f">REG_TC1_CCR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014040U)</td></tr>
<tr class="memdesc:ab2e8743b8b7da57f9025043100ff759f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Channel Control Register (channel = 1)  <a href="#ab2e8743b8b7da57f9025043100ff759f">More...</a><br /></td></tr>
<tr class="separator:ab2e8743b8b7da57f9025043100ff759f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f2d5eff2d32fb28e5698c8317d704dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a9f2d5eff2d32fb28e5698c8317d704dc">REG_TC1_CMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014044U)</td></tr>
<tr class="memdesc:a9f2d5eff2d32fb28e5698c8317d704dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Channel Mode Register (channel = 1)  <a href="#a9f2d5eff2d32fb28e5698c8317d704dc">More...</a><br /></td></tr>
<tr class="separator:a9f2d5eff2d32fb28e5698c8317d704dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4d8b8cf0b31aa09b8fa5e4bd9de685"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#afa4d8b8cf0b31aa09b8fa5e4bd9de685">REG_TC1_SMMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014048U)</td></tr>
<tr class="memdesc:afa4d8b8cf0b31aa09b8fa5e4bd9de685"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Stepper Motor Mode Register (channel = 1)  <a href="#afa4d8b8cf0b31aa09b8fa5e4bd9de685">More...</a><br /></td></tr>
<tr class="separator:afa4d8b8cf0b31aa09b8fa5e4bd9de685"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888be47a2921b9f8630354fb70c517d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a888be47a2921b9f8630354fb70c517d6">REG_TC1_CV1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014050U)</td></tr>
<tr class="memdesc:a888be47a2921b9f8630354fb70c517d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Counter Value (channel = 1)  <a href="#a888be47a2921b9f8630354fb70c517d6">More...</a><br /></td></tr>
<tr class="separator:a888be47a2921b9f8630354fb70c517d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1de01fc17117df52d13686240bce5548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a1de01fc17117df52d13686240bce5548">REG_TC1_RA1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014054U)</td></tr>
<tr class="memdesc:a1de01fc17117df52d13686240bce5548"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Register A (channel = 1)  <a href="#a1de01fc17117df52d13686240bce5548">More...</a><br /></td></tr>
<tr class="separator:a1de01fc17117df52d13686240bce5548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f79416d7d5c0cbbf227e081f576bd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a8f79416d7d5c0cbbf227e081f576bd43">REG_TC1_RB1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014058U)</td></tr>
<tr class="memdesc:a8f79416d7d5c0cbbf227e081f576bd43"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Register B (channel = 1)  <a href="#a8f79416d7d5c0cbbf227e081f576bd43">More...</a><br /></td></tr>
<tr class="separator:a8f79416d7d5c0cbbf227e081f576bd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafe30889d4a6bfc70eafd8483e1afe28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#aafe30889d4a6bfc70eafd8483e1afe28">REG_TC1_RC1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001405CU)</td></tr>
<tr class="memdesc:aafe30889d4a6bfc70eafd8483e1afe28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Register C (channel = 1)  <a href="#aafe30889d4a6bfc70eafd8483e1afe28">More...</a><br /></td></tr>
<tr class="separator:aafe30889d4a6bfc70eafd8483e1afe28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeca34baaced2078bf2fa0992c76f8d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#aeca34baaced2078bf2fa0992c76f8d37">REG_TC1_SR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014060U)</td></tr>
<tr class="memdesc:aeca34baaced2078bf2fa0992c76f8d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Status Register (channel = 1)  <a href="#aeca34baaced2078bf2fa0992c76f8d37">More...</a><br /></td></tr>
<tr class="separator:aeca34baaced2078bf2fa0992c76f8d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5f9be56aa41be407aa7a2ce374acd15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#ac5f9be56aa41be407aa7a2ce374acd15">REG_TC1_IER1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014064U)</td></tr>
<tr class="memdesc:ac5f9be56aa41be407aa7a2ce374acd15"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Interrupt Enable Register (channel = 1)  <a href="#ac5f9be56aa41be407aa7a2ce374acd15">More...</a><br /></td></tr>
<tr class="separator:ac5f9be56aa41be407aa7a2ce374acd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a2058863d10887d4a3630c29d3c434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#ad5a2058863d10887d4a3630c29d3c434">REG_TC1_IDR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014068U)</td></tr>
<tr class="memdesc:ad5a2058863d10887d4a3630c29d3c434"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Interrupt Disable Register (channel = 1)  <a href="#ad5a2058863d10887d4a3630c29d3c434">More...</a><br /></td></tr>
<tr class="separator:ad5a2058863d10887d4a3630c29d3c434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96952d44f697f9d2a9e45595a447f624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a96952d44f697f9d2a9e45595a447f624">REG_TC1_IMR1</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001406CU)</td></tr>
<tr class="memdesc:a96952d44f697f9d2a9e45595a447f624"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Interrupt Mask Register (channel = 1)  <a href="#a96952d44f697f9d2a9e45595a447f624">More...</a><br /></td></tr>
<tr class="separator:a96952d44f697f9d2a9e45595a447f624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77f89550ca23289c16f20cf1399d0501"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a77f89550ca23289c16f20cf1399d0501">REG_TC1_CCR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014080U)</td></tr>
<tr class="memdesc:a77f89550ca23289c16f20cf1399d0501"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Channel Control Register (channel = 2)  <a href="#a77f89550ca23289c16f20cf1399d0501">More...</a><br /></td></tr>
<tr class="separator:a77f89550ca23289c16f20cf1399d0501"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa654ced5d4436a03a3c010d42ba35f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#aa654ced5d4436a03a3c010d42ba35f82">REG_TC1_CMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014084U)</td></tr>
<tr class="memdesc:aa654ced5d4436a03a3c010d42ba35f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Channel Mode Register (channel = 2)  <a href="#aa654ced5d4436a03a3c010d42ba35f82">More...</a><br /></td></tr>
<tr class="separator:aa654ced5d4436a03a3c010d42ba35f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8434dfe0d7c8993ca4d2f166ff62e28a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a8434dfe0d7c8993ca4d2f166ff62e28a">REG_TC1_SMMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014088U)</td></tr>
<tr class="memdesc:a8434dfe0d7c8993ca4d2f166ff62e28a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Stepper Motor Mode Register (channel = 2)  <a href="#a8434dfe0d7c8993ca4d2f166ff62e28a">More...</a><br /></td></tr>
<tr class="separator:a8434dfe0d7c8993ca4d2f166ff62e28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad2dc55a122e8ee76d5ff1d0f454bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a4ad2dc55a122e8ee76d5ff1d0f454bac">REG_TC1_CV2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014090U)</td></tr>
<tr class="memdesc:a4ad2dc55a122e8ee76d5ff1d0f454bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Counter Value (channel = 2)  <a href="#a4ad2dc55a122e8ee76d5ff1d0f454bac">More...</a><br /></td></tr>
<tr class="separator:a4ad2dc55a122e8ee76d5ff1d0f454bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78f4f20030ee0084744dcfa455bf65dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a78f4f20030ee0084744dcfa455bf65dc">REG_TC1_RA2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014094U)</td></tr>
<tr class="memdesc:a78f4f20030ee0084744dcfa455bf65dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Register A (channel = 2)  <a href="#a78f4f20030ee0084744dcfa455bf65dc">More...</a><br /></td></tr>
<tr class="separator:a78f4f20030ee0084744dcfa455bf65dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad548bb344ae81930954c2ff1dc84e567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#ad548bb344ae81930954c2ff1dc84e567">REG_TC1_RB2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014098U)</td></tr>
<tr class="memdesc:ad548bb344ae81930954c2ff1dc84e567"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Register B (channel = 2)  <a href="#ad548bb344ae81930954c2ff1dc84e567">More...</a><br /></td></tr>
<tr class="separator:ad548bb344ae81930954c2ff1dc84e567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d375e430df9b27a2ee47c4e70a244a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a4d375e430df9b27a2ee47c4e70a244a1">REG_TC1_RC2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001409CU)</td></tr>
<tr class="memdesc:a4d375e430df9b27a2ee47c4e70a244a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Register C (channel = 2)  <a href="#a4d375e430df9b27a2ee47c4e70a244a1">More...</a><br /></td></tr>
<tr class="separator:a4d375e430df9b27a2ee47c4e70a244a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62a161c34345cbc0e78f040d3c83948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a62a161c34345cbc0e78f040d3c83948a">REG_TC1_SR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400140A0U)</td></tr>
<tr class="memdesc:a62a161c34345cbc0e78f040d3c83948a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Status Register (channel = 2)  <a href="#a62a161c34345cbc0e78f040d3c83948a">More...</a><br /></td></tr>
<tr class="separator:a62a161c34345cbc0e78f040d3c83948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22a818b2b4f2f72bd6493503bfda7c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a22a818b2b4f2f72bd6493503bfda7c51">REG_TC1_IER2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400140A4U)</td></tr>
<tr class="memdesc:a22a818b2b4f2f72bd6493503bfda7c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Interrupt Enable Register (channel = 2)  <a href="#a22a818b2b4f2f72bd6493503bfda7c51">More...</a><br /></td></tr>
<tr class="separator:a22a818b2b4f2f72bd6493503bfda7c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae2f161243b82761caa3188ef33c9a9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#aae2f161243b82761caa3188ef33c9a9c">REG_TC1_IDR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400140A8U)</td></tr>
<tr class="memdesc:aae2f161243b82761caa3188ef33c9a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Interrupt Disable Register (channel = 2)  <a href="#aae2f161243b82761caa3188ef33c9a9c">More...</a><br /></td></tr>
<tr class="separator:aae2f161243b82761caa3188ef33c9a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b6f07f63b6475d07aa28ea3a743aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a87b6f07f63b6475d07aa28ea3a743aa6">REG_TC1_IMR2</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400140ACU)</td></tr>
<tr class="memdesc:a87b6f07f63b6475d07aa28ea3a743aa6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Interrupt Mask Register (channel = 2)  <a href="#a87b6f07f63b6475d07aa28ea3a743aa6">More...</a><br /></td></tr>
<tr class="separator:a87b6f07f63b6475d07aa28ea3a743aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a5a9db00bee43f20f84c1394eb43c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a92a5a9db00bee43f20f84c1394eb43c8">REG_TC1_BCR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400140C0U)</td></tr>
<tr class="memdesc:a92a5a9db00bee43f20f84c1394eb43c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Block Control Register  <a href="#a92a5a9db00bee43f20f84c1394eb43c8">More...</a><br /></td></tr>
<tr class="separator:a92a5a9db00bee43f20f84c1394eb43c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf331041d336e4e8e376ab2ae53a58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#aadf331041d336e4e8e376ab2ae53a58a">REG_TC1_BMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400140C4U)</td></tr>
<tr class="memdesc:aadf331041d336e4e8e376ab2ae53a58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Block Mode Register  <a href="#aadf331041d336e4e8e376ab2ae53a58a">More...</a><br /></td></tr>
<tr class="separator:aadf331041d336e4e8e376ab2ae53a58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60bbd23ce97c1f8fe1a74d749c789783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="tc1_8h.xhtml#a60bbd23ce97c1f8fe1a74d749c789783">REG_TC1_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400140E4U)</td></tr>
<tr class="memdesc:a60bbd23ce97c1f8fe1a74d749c789783"><td class="mdescLeft">&#160;</td><td class="mdescRight">(TC1) Write Protection Mode Register  <a href="#a60bbd23ce97c1f8fe1a74d749c789783">More...</a><br /></td></tr>
<tr class="separator:a60bbd23ce97c1f8fe1a74d749c789783"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2014-2015 Atmel Corporation. </p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a92a5a9db00bee43f20f84c1394eb43c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a5a9db00bee43f20f84c1394eb43c8">&sect;&nbsp;</a></span>REG_TC1_BCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_BCR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400140C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Block Control Register </p>

</div>
</div>
<a id="aadf331041d336e4e8e376ab2ae53a58a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf331041d336e4e8e376ab2ae53a58a">&sect;&nbsp;</a></span>REG_TC1_BMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_BMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400140C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Block Mode Register </p>

</div>
</div>
<a id="a1a93729d5a56e338ea1bebb720feec99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a93729d5a56e338ea1bebb720feec99">&sect;&nbsp;</a></span>REG_TC1_CCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_CCR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Channel Control Register (channel = 0) </p>

</div>
</div>
<a id="ab2e8743b8b7da57f9025043100ff759f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2e8743b8b7da57f9025043100ff759f">&sect;&nbsp;</a></span>REG_TC1_CCR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_CCR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Channel Control Register (channel = 1) </p>

</div>
</div>
<a id="a77f89550ca23289c16f20cf1399d0501"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77f89550ca23289c16f20cf1399d0501">&sect;&nbsp;</a></span>REG_TC1_CCR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_CCR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014080U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Channel Control Register (channel = 2) </p>

</div>
</div>
<a id="ae1019d4d033bd3ad6de9c0e9b8c2e523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1019d4d033bd3ad6de9c0e9b8c2e523">&sect;&nbsp;</a></span>REG_TC1_CMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_CMR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Channel Mode Register (channel = 0) </p>

</div>
</div>
<a id="a9f2d5eff2d32fb28e5698c8317d704dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f2d5eff2d32fb28e5698c8317d704dc">&sect;&nbsp;</a></span>REG_TC1_CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_CMR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Channel Mode Register (channel = 1) </p>

</div>
</div>
<a id="aa654ced5d4436a03a3c010d42ba35f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa654ced5d4436a03a3c010d42ba35f82">&sect;&nbsp;</a></span>REG_TC1_CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_CMR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014084U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Channel Mode Register (channel = 2) </p>

</div>
</div>
<a id="ac1ab1cd5289852c841f0722504faacb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1ab1cd5289852c841f0722504faacb7">&sect;&nbsp;</a></span>REG_TC1_CV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_CV0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Counter Value (channel = 0) </p>

</div>
</div>
<a id="a888be47a2921b9f8630354fb70c517d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888be47a2921b9f8630354fb70c517d6">&sect;&nbsp;</a></span>REG_TC1_CV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_CV1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Counter Value (channel = 1) </p>

</div>
</div>
<a id="a4ad2dc55a122e8ee76d5ff1d0f454bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad2dc55a122e8ee76d5ff1d0f454bac">&sect;&nbsp;</a></span>REG_TC1_CV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_CV2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014090U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Counter Value (channel = 2) </p>

</div>
</div>
<a id="a24348251ba37c9dd47c36969895ac2ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24348251ba37c9dd47c36969895ac2ed">&sect;&nbsp;</a></span>REG_TC1_IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_IDR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Interrupt Disable Register (channel = 0) </p>

</div>
</div>
<a id="ad5a2058863d10887d4a3630c29d3c434"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a2058863d10887d4a3630c29d3c434">&sect;&nbsp;</a></span>REG_TC1_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_IDR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Interrupt Disable Register (channel = 1) </p>

</div>
</div>
<a id="aae2f161243b82761caa3188ef33c9a9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae2f161243b82761caa3188ef33c9a9c">&sect;&nbsp;</a></span>REG_TC1_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_IDR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400140A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Interrupt Disable Register (channel = 2) </p>

</div>
</div>
<a id="a03dd33773f32104f2e0cf249cb9f5bb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03dd33773f32104f2e0cf249cb9f5bb2">&sect;&nbsp;</a></span>REG_TC1_IER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_IER0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Interrupt Enable Register (channel = 0) </p>

</div>
</div>
<a id="ac5f9be56aa41be407aa7a2ce374acd15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5f9be56aa41be407aa7a2ce374acd15">&sect;&nbsp;</a></span>REG_TC1_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_IER1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x40014064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Interrupt Enable Register (channel = 1) </p>

</div>
</div>
<a id="a22a818b2b4f2f72bd6493503bfda7c51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22a818b2b4f2f72bd6493503bfda7c51">&sect;&nbsp;</a></span>REG_TC1_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_IER2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t*)0x400140A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Interrupt Enable Register (channel = 2) </p>

</div>
</div>
<a id="ac7d093ed8b165524aac10b595fd3f533"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7d093ed8b165524aac10b595fd3f533">&sect;&nbsp;</a></span>REG_TC1_IMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_IMR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001402CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Interrupt Mask Register (channel = 0) </p>

</div>
</div>
<a id="a96952d44f697f9d2a9e45595a447f624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96952d44f697f9d2a9e45595a447f624">&sect;&nbsp;</a></span>REG_TC1_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_IMR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x4001406CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Interrupt Mask Register (channel = 1) </p>

</div>
</div>
<a id="a87b6f07f63b6475d07aa28ea3a743aa6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b6f07f63b6475d07aa28ea3a743aa6">&sect;&nbsp;</a></span>REG_TC1_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_IMR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400140ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Interrupt Mask Register (channel = 2) </p>

</div>
</div>
<a id="a848465d4f679356adb292eb0987e760e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a848465d4f679356adb292eb0987e760e">&sect;&nbsp;</a></span>REG_TC1_RA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_RA0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Register A (channel = 0) </p>

</div>
</div>
<a id="a1de01fc17117df52d13686240bce5548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1de01fc17117df52d13686240bce5548">&sect;&nbsp;</a></span>REG_TC1_RA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_RA1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Register A (channel = 1) </p>

</div>
</div>
<a id="a78f4f20030ee0084744dcfa455bf65dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78f4f20030ee0084744dcfa455bf65dc">&sect;&nbsp;</a></span>REG_TC1_RA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_RA2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014094U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Register A (channel = 2) </p>

</div>
</div>
<a id="a193b187323c5089397b8ad158f7e4ad8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193b187323c5089397b8ad158f7e4ad8">&sect;&nbsp;</a></span>REG_TC1_RB0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_RB0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Register B (channel = 0) </p>

</div>
</div>
<a id="a8f79416d7d5c0cbbf227e081f576bd43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f79416d7d5c0cbbf227e081f576bd43">&sect;&nbsp;</a></span>REG_TC1_RB1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_RB1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Register B (channel = 1) </p>

</div>
</div>
<a id="ad548bb344ae81930954c2ff1dc84e567"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad548bb344ae81930954c2ff1dc84e567">&sect;&nbsp;</a></span>REG_TC1_RB2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_RB2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014098U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Register B (channel = 2) </p>

</div>
</div>
<a id="ae0997e0a0c6757a4a7cc9fa37bbea9cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0997e0a0c6757a4a7cc9fa37bbea9cf">&sect;&nbsp;</a></span>REG_TC1_RC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_RC0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Register C (channel = 0) </p>

</div>
</div>
<a id="aafe30889d4a6bfc70eafd8483e1afe28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafe30889d4a6bfc70eafd8483e1afe28">&sect;&nbsp;</a></span>REG_TC1_RC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_RC1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001405CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Register C (channel = 1) </p>

</div>
</div>
<a id="a4d375e430df9b27a2ee47c4e70a244a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d375e430df9b27a2ee47c4e70a244a1">&sect;&nbsp;</a></span>REG_TC1_RC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_RC2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x4001409CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Register C (channel = 2) </p>

</div>
</div>
<a id="ad898f4f94f40c4f1924cbaa4dca4b74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad898f4f94f40c4f1924cbaa4dca4b74a">&sect;&nbsp;</a></span>REG_TC1_SMMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_SMMR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Stepper Motor Mode Register (channel = 0) </p>

</div>
</div>
<a id="afa4d8b8cf0b31aa09b8fa5e4bd9de685"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa4d8b8cf0b31aa09b8fa5e4bd9de685">&sect;&nbsp;</a></span>REG_TC1_SMMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_SMMR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Stepper Motor Mode Register (channel = 1) </p>

</div>
</div>
<a id="a8434dfe0d7c8993ca4d2f166ff62e28a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8434dfe0d7c8993ca4d2f166ff62e28a">&sect;&nbsp;</a></span>REG_TC1_SMMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_SMMR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x40014088U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Stepper Motor Mode Register (channel = 2) </p>

</div>
</div>
<a id="a935eb8f87892a1104b47550cd90f869a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a935eb8f87892a1104b47550cd90f869a">&sect;&nbsp;</a></span>REG_TC1_SR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_SR0&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Status Register (channel = 0) </p>

</div>
</div>
<a id="aeca34baaced2078bf2fa0992c76f8d37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeca34baaced2078bf2fa0992c76f8d37">&sect;&nbsp;</a></span>REG_TC1_SR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_SR1&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x40014060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Status Register (channel = 1) </p>

</div>
</div>
<a id="a62a161c34345cbc0e78f040d3c83948a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62a161c34345cbc0e78f040d3c83948a">&sect;&nbsp;</a></span>REG_TC1_SR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_SR2&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t*)0x400140A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Status Register (channel = 2) </p>

</div>
</div>
<a id="a60bbd23ce97c1f8fe1a74d749c789783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60bbd23ce97c1f8fe1a74d749c789783">&sect;&nbsp;</a></span>REG_TC1_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_TC1_WPMR&#160;&#160;&#160;(*(<a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t*)0x400140E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(TC1) Write Protection Mode Register </p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
