#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5557b91ae6d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5557b919b740 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale -9 -10;
P_0x5557b90edd20 .param/str "DATA_INIT_FILE" 0 3 5, "\000";
P_0x5557b90edd60 .param/str "INSTR_INIT_FILE" 0 3 4, "test/1-binary/sw/sw_1.hex.txt";
P_0x5557b90edda0 .param/l "TIMEOUT_CYCLES" 0 3 6, +C4<00000000000000000000000111110100>;
v0x5557b9203790_0 .net "active", 0 0, v0x5557b91fb240_0;  1 drivers
v0x5557b9203850_0 .net "address", 31 0, v0x5557b91fe390_0;  1 drivers
v0x5557b9203910_0 .net "byteenable", 3 0, v0x5557b91fe470_0;  1 drivers
v0x5557b9203a40_0 .var "clk", 0 0;
v0x5557b9203bf0_0 .var "clk_enable", 0 0;
v0x5557b9203cb0_0 .var/i "counter", 31 0;
v0x5557b9203d90_0 .net "read", 0 0, v0x5557b91fe530_0;  1 drivers
v0x5557b9203e30_0 .net "readdata", 31 0, v0x5557b9203120_0;  1 drivers
v0x5557b9203f80_0 .net "register_v0", 31 0, L_0x5557b9216c20;  1 drivers
v0x5557b92040d0_0 .var "rst", 0 0;
v0x5557b9204170_0 .net "waitrequest", 0 0, v0x5557b9203470_0;  1 drivers
v0x5557b92042a0_0 .net "write", 0 0, v0x5557b91fe7e0_0;  1 drivers
v0x5557b92043d0_0 .net "writedata", 31 0, v0x5557b91fe8a0_0;  1 drivers
E_0x5557b90c3480 .event negedge, v0x5557b91f2f10_0;
S_0x5557b91c89d0 .scope module, "CPU" "mips_cpu_bus" 3 73, 4 1 0, S_0x5557b919b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /OUTPUT 32 "address";
    .port_info 5 /OUTPUT 1 "write";
    .port_info 6 /OUTPUT 1 "read";
    .port_info 7 /INPUT 1 "waitrequest";
    .port_info 8 /OUTPUT 32 "writedata";
    .port_info 9 /OUTPUT 4 "byteenable";
    .port_info 10 /INPUT 32 "readdata";
v0x5557b91fdc20_0 .net "active", 0 0, v0x5557b91fb240_0;  alias, 1 drivers
v0x5557b9200de0_0 .net "address", 31 0, v0x5557b91fe390_0;  alias, 1 drivers
v0x5557b9200ef0_0 .net "byteenable", 3 0, v0x5557b91fe470_0;  alias, 1 drivers
v0x5557b9200fe0_0 .net "clk", 0 0, v0x5557b9203a40_0;  1 drivers
v0x5557b9201080_0 .net "clk_enable", 0 0, L_0x5557b9204520;  1 drivers
v0x5557b9201170_0 .net "data_address", 31 0, v0x5557b91fbdc0_0;  1 drivers
v0x5557b9201260_0 .net "data_byteenable", 3 0, v0x5557b91f30b0_0;  1 drivers
v0x5557b9201320_0 .net "data_read", 0 0, v0x5557b91f3260_0;  1 drivers
v0x5557b92013c0_0 .net "data_readdata", 31 0, v0x5557b9200490_0;  1 drivers
v0x5557b9201510_0 .net "data_write", 0 0, v0x5557b91f3320_0;  1 drivers
v0x5557b92015b0_0 .net "data_writedata", 31 0, v0x5557b91fc080_0;  1 drivers
v0x5557b9201670_0 .net "instr_address", 31 0, v0x5557b91fc3d0_0;  1 drivers
v0x5557b9201780_0 .net "instr_read", 0 0, v0x5557b91fc490_0;  1 drivers
v0x5557b9201870_0 .net "instr_readdata", 31 0, v0x5557b92005d0_0;  1 drivers
v0x5557b92019c0_0 .net "read", 0 0, v0x5557b91fe530_0;  alias, 1 drivers
v0x5557b9201a60_0 .net "readdata", 31 0, v0x5557b9203120_0;  alias, 1 drivers
v0x5557b9201b70_0 .net "register_v0", 31 0, L_0x5557b9216c20;  alias, 1 drivers
v0x5557b9201d90_0 .net "reset", 0 0, v0x5557b92040d0_0;  1 drivers
v0x5557b9201e30_0 .net "stall", 0 0, v0x5557b9200850_0;  1 drivers
v0x5557b9201ed0_0 .net "waitrequest", 0 0, v0x5557b9203470_0;  alias, 1 drivers
v0x5557b9201fc0_0 .net "write", 0 0, v0x5557b91fe7e0_0;  alias, 1 drivers
v0x5557b92020b0_0 .net "writedata", 31 0, v0x5557b91fe8a0_0;  alias, 1 drivers
L_0x5557b9204520 .reduce/nor v0x5557b9200850_0;
S_0x5557b91c74e0 .scope module, "cpuInst" "mips_cpu_harvard" 4 51, 5 1 0, S_0x5557b91c89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "active";
    .port_info 4 /OUTPUT 32 "register_v0";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /OUTPUT 4 "byte_enable";
    .port_info 8 /OUTPUT 1 "instr_read";
    .port_info 9 /OUTPUT 32 "data_address";
    .port_info 10 /OUTPUT 1 "data_write";
    .port_info 11 /OUTPUT 1 "data_read";
    .port_info 12 /OUTPUT 32 "data_writedata";
    .port_info 13 /INPUT 32 "data_readdata";
v0x5557b91fab60_0 .net "HI_alu2reg", 31 0, v0x5557b91dc780_0;  1 drivers
v0x5557b91fac40_0 .net "HI_reg2alu", 31 0, v0x5557b91f8220_0;  1 drivers
v0x5557b91fad50_0 .net "HI_write_enable", 0 0, v0x5557b91f23f0_0;  1 drivers
v0x5557b91fae40_0 .net "LO_alu2reg", 31 0, v0x5557b91b9520_0;  1 drivers
v0x5557b91faf30_0 .net "LO_reg2alu", 31 0, v0x5557b91f8580_0;  1 drivers
v0x5557b91fb090_0 .net "LO_write_enable", 0 0, v0x5557b91f2490_0;  1 drivers
v0x5557b91fb180_0 .var "act", 0 0;
v0x5557b91fb240_0 .var "active", 0 0;
v0x5557b91fb2e0_0 .net "alu_control", 4 0, v0x5557b91f2550_0;  1 drivers
v0x5557b91fb380_0 .net "alu_input", 31 0, v0x5557b91f5350_0;  1 drivers
v0x5557b91fb490_0 .net "alu_sel", 0 0, v0x5557b91f2ff0_0;  1 drivers
v0x5557b91fb580_0 .net "aluout", 31 0, v0x5557b91f0d60_0;  1 drivers
v0x5557b91fb690_0 .net "branch_cond", 2 0, v0x5557b91f25f0_0;  1 drivers
v0x5557b91fb7a0_0 .net "branch_is_true", 0 0, v0x5557b91f11c0_0;  1 drivers
v0x5557b91fb840_0 .net "byte_enable", 3 0, v0x5557b91f30b0_0;  alias, 1 drivers
v0x5557b91fb900_0 .net "byte_offset", 1 0, L_0x5557b921acd0;  1 drivers
v0x5557b91fb9f0_0 .net "clk", 0 0, v0x5557b9203a40_0;  alias, 1 drivers
v0x5557b91fbba0_0 .net "clk_enable", 0 0, L_0x5557b9204520;  alias, 1 drivers
v0x5557b91fbc60_0 .var "clken", 0 0;
v0x5557b91fbd00_0 .net "curr_pc", 31 0, v0x5557b91f6b30_0;  1 drivers
v0x5557b91fbdc0_0 .var "data_address", 31 0;
v0x5557b91fbea0_0 .net "data_read", 0 0, v0x5557b91f3260_0;  alias, 1 drivers
v0x5557b91fbf40_0 .net "data_readdata", 31 0, v0x5557b9200490_0;  alias, 1 drivers
v0x5557b91fbfe0_0 .net "data_write", 0 0, v0x5557b91f3320_0;  alias, 1 drivers
v0x5557b91fc080_0 .var "data_writedata", 31 0;
v0x5557b91fc140_0 .net "extended_data", 31 0, v0x5557b91fa6a0_0;  1 drivers
v0x5557b91fc250_0 .net "extended_imm", 31 0, L_0x5557b92154a0;  1 drivers
v0x5557b91fc310_0 .net "imm", 15 0, L_0x5557b92046a0;  1 drivers
v0x5557b91fc3d0_0 .var "instr_address", 31 0;
v0x5557b91fc490_0 .var "instr_read", 0 0;
v0x5557b91fc550_0 .net "instr_readdata", 31 0, v0x5557b92005d0_0;  alias, 1 drivers
v0x5557b91fc660_0 .net "j_addr", 25 0, L_0x5557b92045e0;  1 drivers
v0x5557b91fc720_0 .net "link_pc", 31 0, L_0x5557b9214c20;  1 drivers
v0x5557b91fc810_0 .net "lwlr_data", 31 0, v0x5557b91f48d0_0;  1 drivers
v0x5557b91fc920_0 .net "lwlr_sel", 1 0, v0x5557b91f38b0_0;  1 drivers
v0x5557b91fc9e0_0 .net "next_pc", 31 0, v0x5557b91f7a70_0;  1 drivers
v0x5557b91fcad0_0 .net "pc_sel", 1 0, v0x5557b91f3990_0;  1 drivers
v0x5557b91fcbe0_0 .net "rd", 4 0, L_0x5557b9204990;  1 drivers
v0x5557b91fcca0_0 .net "reg_addr_sel", 1 0, v0x5557b91f3b50_0;  1 drivers
v0x5557b91fcd90_0 .net "reg_data_a", 31 0, v0x5557b91f9200_0;  1 drivers
v0x5557b91fce50_0 .net "reg_data_b", 31 0, v0x5557b91f9310_0;  1 drivers
v0x5557b91fcf10_0 .net "reg_data_sel", 1 0, v0x5557b91f3c30_0;  1 drivers
v0x5557b91fd020_0 .net "reg_write_addr", 4 0, v0x5557b91f4dd0_0;  1 drivers
v0x5557b91fd130_0 .net "reg_write_data", 31 0, v0x5557b91f5f50_0;  1 drivers
v0x5557b91fd240_0 .net "reg_write_enable", 0 0, v0x5557b91f3d10_0;  1 drivers
v0x5557b91fd330_0 .net "register_v0", 31 0, L_0x5557b9216c20;  alias, 1 drivers
v0x5557b91fd3f0_0 .net "reset", 0 0, v0x5557b92040d0_0;  alias, 1 drivers
v0x5557b91fd520_0 .net "rs", 4 0, L_0x5557b9204740;  1 drivers
v0x5557b91fd5c0_0 .net "rt", 4 0, L_0x5557b92047e0;  1 drivers
v0x5557b91fd660_0 .net "shamt", 4 0, L_0x5557b9215970;  1 drivers
v0x5557b91fd770_0 .net "signextend_sel", 0 0, v0x5557b91f4050_0;  1 drivers
E_0x5557b90c3e80/0 .event edge, v0x5557b91fb180_0, v0x5557b91fbba0_0, v0x5557b91f3dd0_0, v0x5557b91f6b30_0;
E_0x5557b90c3e80/1 .event edge, v0x5557b91f47f0_0, v0x5557b91f0d60_0;
E_0x5557b90c3e80 .event/or E_0x5557b90c3e80/0, E_0x5557b90c3e80/1;
L_0x5557b92045e0 .part v0x5557b92005d0_0, 0, 26;
L_0x5557b92046a0 .part v0x5557b92005d0_0, 0, 16;
L_0x5557b9204740 .part v0x5557b92005d0_0, 21, 5;
L_0x5557b92047e0 .part v0x5557b92005d0_0, 16, 5;
L_0x5557b9204990 .part v0x5557b92005d0_0, 11, 5;
L_0x5557b92156b0 .part v0x5557b91f38b0_0, 1, 1;
L_0x5557b921ad70 .part v0x5557b91f38b0_0, 0, 1;
S_0x5557b91c6090 .scope module, "ALU_1" "ALU" 5 146, 6 3 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 5 "alu_control";
    .port_info 3 /INPUT 3 "branch_cond";
    .port_info 4 /INPUT 32 "LO_input";
    .port_info 5 /INPUT 32 "HI_input";
    .port_info 6 /INPUT 5 "sa";
    .port_info 7 /OUTPUT 32 "alu_result";
    .port_info 8 /OUTPUT 1 "branch_cond_true";
    .port_info 9 /OUTPUT 32 "LO_output";
    .port_info 10 /OUTPUT 32 "HI_output";
    .port_info 11 /OUTPUT 2 "byte_offset";
enum0x5557b9156280 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
enum0x5557b9158e40 .enum4 (3)
   "BRANCH_NOTHING" 3'b000,
   "BRANCH_EQUAL" 3'b001,
   "BRANCH_NOT_EQUAL" 3'b010,
   "BRANCH_LTZ" 3'b011,
   "BRANCH_GTZ" 3'b100,
   "BRANCH_LTEZ" 3'b101,
   "BRANCH_GTEZ" 3'b110
 ;
L_0x5557b91dc660 .functor AND 32, v0x5557b91f9200_0, L_0x5557b9215b10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5557b91bc730 .functor AND 32, v0x5557b91f9200_0, v0x5557b91f5350_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5557b91b8f50 .functor OR 32, v0x5557b91f9200_0, L_0x5557b9215b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557b90bec60 .functor OR 32, v0x5557b91f9200_0, v0x5557b91f5350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557b9216470 .functor XOR 32, v0x5557b91f9200_0, L_0x5557b9215b10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557b92164e0 .functor XOR 32, v0x5557b91f9200_0, v0x5557b91f5350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5557b9216ea0 .functor NOT 32, v0x5557b91f5350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5557b91971b0_0 .net "A", 31 0, v0x5557b91f9200_0;  alias, 1 drivers
v0x5557b918f2f0_0 .net "B", 31 0, v0x5557b91f5350_0;  alias, 1 drivers
v0x5557b91dfb30_0 .net "HI_input", 31 0, v0x5557b91f8220_0;  alias, 1 drivers
v0x5557b91dc780_0 .var "HI_output", 31 0;
v0x5557b91d8ba0_0 .net "LO_input", 31 0, v0x5557b91f8580_0;  alias, 1 drivers
v0x5557b91b9520_0 .var "LO_output", 31 0;
L_0x7f68e04f60f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557b90d48c0_0 .net/2u *"_ivl_0", 15 0, L_0x7f68e04f60f0;  1 drivers
v0x5557b91ed3d0_0 .net *"_ivl_10", 31 0, L_0x5557b91dc660;  1 drivers
v0x5557b91ed4b0_0 .net *"_ivl_102", 63 0, L_0x5557b9218bd0;  1 drivers
L_0x7f68e04f6498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557b91ed590_0 .net *"_ivl_105", 31 0, L_0x7f68e04f6498;  1 drivers
v0x5557b91ed670_0 .net *"_ivl_106", 63 0, L_0x5557b9218dd0;  1 drivers
L_0x7f68e04f64e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557b91ed750_0 .net *"_ivl_109", 31 0, L_0x7f68e04f64e0;  1 drivers
L_0x7f68e04f6528 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5557b91ed830_0 .net/2u *"_ivl_112", 4 0, L_0x7f68e04f6528;  1 drivers
v0x5557b91ed910_0 .net *"_ivl_114", 0 0, L_0x5557b9219150;  1 drivers
v0x5557b91ed9d0_0 .net *"_ivl_117", 31 0, L_0x5557b9219240;  1 drivers
v0x5557b91edab0_0 .net *"_ivl_119", 31 0, L_0x5557b9219030;  1 drivers
v0x5557b91edb90_0 .net *"_ivl_12", 31 0, L_0x5557b91bc730;  1 drivers
L_0x7f68e04f6570 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x5557b91edc70_0 .net/2u *"_ivl_122", 4 0, L_0x7f68e04f6570;  1 drivers
v0x5557b91edd50_0 .net *"_ivl_124", 0 0, L_0x5557b9219730;  1 drivers
v0x5557b91ede10_0 .net *"_ivl_127", 31 0, L_0x5557b9219820;  1 drivers
v0x5557b91edef0_0 .net *"_ivl_129", 31 0, L_0x5557b9219a10;  1 drivers
L_0x7f68e04f65b8 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x5557b91edfd0_0 .net/2u *"_ivl_132", 4 0, L_0x7f68e04f65b8;  1 drivers
v0x5557b91ee0b0_0 .net *"_ivl_134", 0 0, L_0x5557b9219da0;  1 drivers
v0x5557b91ee170_0 .net/s *"_ivl_136", 31 0, L_0x5557b9219e90;  1 drivers
v0x5557b91ee250_0 .net *"_ivl_138", 31 0, L_0x5557b9219b50;  1 drivers
L_0x7f68e04f6600 .functor BUFT 1, C4<10010>, C4<0>, C4<0>, C4<0>;
v0x5557b91ee330_0 .net/2u *"_ivl_142", 4 0, L_0x7f68e04f6600;  1 drivers
v0x5557b91ee410_0 .net *"_ivl_144", 0 0, L_0x5557b921a1d0;  1 drivers
v0x5557b91ee4d0_0 .net/s *"_ivl_146", 31 0, L_0x5557b921a2c0;  1 drivers
v0x5557b91ee5b0_0 .net *"_ivl_148", 31 0, L_0x5557b921a4f0;  1 drivers
v0x5557b91ee690_0 .net *"_ivl_153", 29 0, L_0x5557b921a8f0;  1 drivers
L_0x7f68e04f6648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557b91ee770_0 .net/2u *"_ivl_154", 1 0, L_0x7f68e04f6648;  1 drivers
L_0x7f68e04f6180 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x5557b91ee850_0 .net/2u *"_ivl_16", 4 0, L_0x7f68e04f6180;  1 drivers
v0x5557b91ee930_0 .net *"_ivl_18", 0 0, L_0x5557b9216050;  1 drivers
v0x5557b91ee9f0_0 .net *"_ivl_20", 31 0, L_0x5557b91b8f50;  1 drivers
v0x5557b91eead0_0 .net *"_ivl_22", 31 0, L_0x5557b90bec60;  1 drivers
L_0x7f68e04f61c8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x5557b91eebb0_0 .net/2u *"_ivl_26", 4 0, L_0x7f68e04f61c8;  1 drivers
v0x5557b91eec90_0 .net *"_ivl_28", 0 0, L_0x5557b9216380;  1 drivers
v0x5557b91eed50_0 .net *"_ivl_3", 15 0, L_0x5557b9215a40;  1 drivers
v0x5557b91eee30_0 .net *"_ivl_30", 31 0, L_0x5557b9216470;  1 drivers
v0x5557b91eef10_0 .net *"_ivl_32", 31 0, L_0x5557b92164e0;  1 drivers
v0x5557b91eeff0_0 .net *"_ivl_36", 0 0, L_0x5557b9216720;  1 drivers
L_0x7f68e04f6210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5557b91ef0b0_0 .net/2u *"_ivl_38", 31 0, L_0x7f68e04f6210;  1 drivers
L_0x7f68e04f6258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557b91ef190_0 .net/2u *"_ivl_40", 31 0, L_0x7f68e04f6258;  1 drivers
v0x5557b91ef270_0 .net *"_ivl_44", 0 0, L_0x5557b92169d0;  1 drivers
L_0x7f68e04f62a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5557b91ef330_0 .net/2u *"_ivl_46", 31 0, L_0x7f68e04f62a0;  1 drivers
L_0x7f68e04f62e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5557b91ef410_0 .net/2u *"_ivl_48", 31 0, L_0x7f68e04f62e8;  1 drivers
L_0x7f68e04f6330 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x5557b91ef4f0_0 .net/2u *"_ivl_52", 4 0, L_0x7f68e04f6330;  1 drivers
v0x5557b91ef5d0_0 .net *"_ivl_54", 0 0, L_0x5557b9216db0;  1 drivers
v0x5557b91ef690_0 .net *"_ivl_56", 31 0, L_0x5557b9216ea0;  1 drivers
L_0x7f68e04f6378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5557b91ef770_0 .net/2u *"_ivl_58", 31 0, L_0x7f68e04f6378;  1 drivers
L_0x7f68e04f6138 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x5557b91ef850_0 .net/2u *"_ivl_6", 4 0, L_0x7f68e04f6138;  1 drivers
v0x5557b91ef930_0 .net *"_ivl_60", 31 0, L_0x5557b9216f10;  1 drivers
L_0x7f68e04f63c0 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0x5557b91efa10_0 .net/2u *"_ivl_66", 4 0, L_0x7f68e04f63c0;  1 drivers
v0x5557b91efaf0_0 .net *"_ivl_68", 0 0, L_0x5557b9217430;  1 drivers
v0x5557b91efbb0_0 .net *"_ivl_70", 31 0, L_0x5557b9217520;  1 drivers
v0x5557b91efc90_0 .net *"_ivl_72", 31 0, L_0x5557b9217660;  1 drivers
L_0x7f68e04f6408 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x5557b91efd70_0 .net/2u *"_ivl_76", 4 0, L_0x7f68e04f6408;  1 drivers
v0x5557b91efe50_0 .net *"_ivl_78", 0 0, L_0x5557b92175c0;  1 drivers
v0x5557b91eff10_0 .net *"_ivl_8", 0 0, L_0x5557b9215cd0;  1 drivers
v0x5557b91effd0_0 .net *"_ivl_80", 31 0, L_0x5557b9217a80;  1 drivers
v0x5557b91f00b0_0 .net *"_ivl_82", 31 0, L_0x5557b92177a0;  1 drivers
L_0x7f68e04f6450 .functor BUFT 1, C4<01110>, C4<0>, C4<0>, C4<0>;
v0x5557b91f0190_0 .net/2u *"_ivl_86", 4 0, L_0x7f68e04f6450;  1 drivers
v0x5557b91f0270_0 .net *"_ivl_88", 0 0, L_0x5557b9217e70;  1 drivers
v0x5557b91f0330_0 .net *"_ivl_90", 31 0, L_0x5557b9217f60;  1 drivers
v0x5557b91f0410_0 .net *"_ivl_92", 31 0, L_0x5557b92180e0;  1 drivers
v0x5557b91f0900_0 .net/s *"_ivl_96", 63 0, L_0x5557b9218640;  1 drivers
v0x5557b91f09e0_0 .net/s *"_ivl_98", 63 0, L_0x5557b92188f0;  1 drivers
v0x5557b91f0ac0_0 .net "adder_B", 31 0, L_0x5557b9217170;  1 drivers
v0x5557b91f0ba0_0 .net "adder_result", 31 0, L_0x5557b92172b0;  1 drivers
v0x5557b91f0c80_0 .net "alu_control", 4 0, v0x5557b91f2550_0;  alias, 1 drivers
v0x5557b91f0d60_0 .var "alu_result", 31 0;
v0x5557b91f0e40_0 .net "bitwise_and", 31 0, L_0x5557b9215ee0;  1 drivers
v0x5557b91f0f20_0 .net "bitwise_or", 31 0, L_0x5557b92161b0;  1 drivers
v0x5557b91f1000_0 .net "bitwise_xor", 31 0, L_0x5557b9216590;  1 drivers
v0x5557b91f10e0_0 .net "branch_cond", 2 0, v0x5557b91f25f0_0;  alias, 1 drivers
v0x5557b91f11c0_0 .var "branch_cond_true", 0 0;
v0x5557b91f1280_0 .net "byte_offset", 1 0, L_0x5557b921acd0;  alias, 1 drivers
v0x5557b91f1360_0 .net "immediate_zero_extend", 31 0, L_0x5557b9215b10;  1 drivers
v0x5557b91f1440_0 .net "less_than_signed", 31 0, L_0x5557b9216b80;  1 drivers
v0x5557b91f1520_0 .net "less_than_unsigned", 31 0, L_0x5557b9216850;  1 drivers
v0x5557b91f1600_0 .net "lwlr_addr", 31 0, L_0x5557b921a9e0;  1 drivers
v0x5557b91f16e0_0 .net "product_hi", 31 0, L_0x5557b9219460;  1 drivers
v0x5557b91f17c0_0 .net "product_lo", 31 0, L_0x5557b9219ab0;  1 drivers
v0x5557b91f18a0_0 .net "quotient", 31 0, L_0x5557b9219bf0;  1 drivers
v0x5557b91f1980_0 .net "remainder", 31 0, L_0x5557b921a590;  1 drivers
v0x5557b91f1a60_0 .net "sa", 4 0, L_0x5557b9215970;  alias, 1 drivers
v0x5557b91f1b40_0 .net "shift_left_logical", 31 0, L_0x5557b9217700;  1 drivers
v0x5557b91f1c20_0 .net "shift_right_arithmetic", 31 0, L_0x5557b9218390;  1 drivers
v0x5557b91f1d00_0 .net "shift_right_logical", 31 0, L_0x5557b9217be0;  1 drivers
v0x5557b91f1de0_0 .net/s "signed_product", 63 0, L_0x5557b9218a90;  1 drivers
v0x5557b91f1ec0_0 .net "unsigned_product", 63 0, L_0x5557b9218ef0;  1 drivers
E_0x5557b915cd30/0 .event edge, v0x5557b91f0c80_0, v0x5557b91f0ba0_0, v0x5557b91f0e40_0, v0x5557b91f0f20_0;
E_0x5557b915cd30/1 .event edge, v0x5557b91f1000_0, v0x5557b91f1440_0, v0x5557b91f1520_0, v0x5557b91f1b40_0;
E_0x5557b915cd30/2 .event edge, v0x5557b91f1d00_0, v0x5557b91f1c20_0, v0x5557b918f2f0_0, v0x5557b91f1600_0;
E_0x5557b915cd30/3 .event edge, v0x5557b91d8ba0_0, v0x5557b91dfb30_0, v0x5557b91f10e0_0, v0x5557b91971b0_0;
E_0x5557b915cd30/4 .event edge, v0x5557b91f16e0_0, v0x5557b91f17c0_0, v0x5557b91f18a0_0, v0x5557b91f1980_0;
E_0x5557b915cd30 .event/or E_0x5557b915cd30/0, E_0x5557b915cd30/1, E_0x5557b915cd30/2, E_0x5557b915cd30/3, E_0x5557b915cd30/4;
L_0x5557b9215a40 .part v0x5557b91f5350_0, 0, 16;
L_0x5557b9215b10 .concat [ 16 16 0 0], L_0x5557b9215a40, L_0x7f68e04f60f0;
L_0x5557b9215cd0 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f6138;
L_0x5557b9215ee0 .functor MUXZ 32, L_0x5557b91bc730, L_0x5557b91dc660, L_0x5557b9215cd0, C4<>;
L_0x5557b9216050 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f6180;
L_0x5557b92161b0 .functor MUXZ 32, L_0x5557b90bec60, L_0x5557b91b8f50, L_0x5557b9216050, C4<>;
L_0x5557b9216380 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f61c8;
L_0x5557b9216590 .functor MUXZ 32, L_0x5557b92164e0, L_0x5557b9216470, L_0x5557b9216380, C4<>;
L_0x5557b9216720 .cmp/gt 32, v0x5557b91f5350_0, v0x5557b91f9200_0;
L_0x5557b9216850 .functor MUXZ 32, L_0x7f68e04f6258, L_0x7f68e04f6210, L_0x5557b9216720, C4<>;
L_0x5557b92169d0 .cmp/gt.s 32, v0x5557b91f5350_0, v0x5557b91f9200_0;
L_0x5557b9216b80 .functor MUXZ 32, L_0x7f68e04f62e8, L_0x7f68e04f62a0, L_0x5557b92169d0, C4<>;
L_0x5557b9216db0 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f6330;
L_0x5557b9216f10 .arith/sum 32, L_0x5557b9216ea0, L_0x7f68e04f6378;
L_0x5557b9217170 .functor MUXZ 32, v0x5557b91f5350_0, L_0x5557b9216f10, L_0x5557b9216db0, C4<>;
L_0x5557b92172b0 .arith/sum 32, v0x5557b91f9200_0, L_0x5557b9217170;
L_0x5557b9217430 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f63c0;
L_0x5557b9217520 .shift/l 32, v0x5557b91f5350_0, L_0x5557b9215970;
L_0x5557b9217660 .shift/l 32, v0x5557b91f5350_0, v0x5557b91f9200_0;
L_0x5557b9217700 .functor MUXZ 32, L_0x5557b9217660, L_0x5557b9217520, L_0x5557b9217430, C4<>;
L_0x5557b92175c0 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f6408;
L_0x5557b9217a80 .shift/r 32, v0x5557b91f5350_0, L_0x5557b9215970;
L_0x5557b92177a0 .shift/r 32, v0x5557b91f5350_0, v0x5557b91f9200_0;
L_0x5557b9217be0 .functor MUXZ 32, L_0x5557b92177a0, L_0x5557b9217a80, L_0x5557b92175c0, C4<>;
L_0x5557b9217e70 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f6450;
L_0x5557b9217f60 .shift/rs 32, v0x5557b91f5350_0, L_0x5557b9215970;
L_0x5557b92180e0 .shift/rs 32, v0x5557b91f5350_0, v0x5557b91f9200_0;
L_0x5557b9218390 .functor MUXZ 32, L_0x5557b92180e0, L_0x5557b9217f60, L_0x5557b9217e70, C4<>;
L_0x5557b9218640 .extend/s 64, v0x5557b91f9200_0;
L_0x5557b92188f0 .extend/s 64, v0x5557b91f5350_0;
L_0x5557b9218a90 .arith/mult 64, L_0x5557b9218640, L_0x5557b92188f0;
L_0x5557b9218bd0 .concat [ 32 32 0 0], v0x5557b91f9200_0, L_0x7f68e04f6498;
L_0x5557b9218dd0 .concat [ 32 32 0 0], v0x5557b91f5350_0, L_0x7f68e04f64e0;
L_0x5557b9218ef0 .arith/mult 64, L_0x5557b9218bd0, L_0x5557b9218dd0;
L_0x5557b9219150 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f6528;
L_0x5557b9219240 .part L_0x5557b9218a90, 32, 32;
L_0x5557b9219030 .part L_0x5557b9218ef0, 32, 32;
L_0x5557b9219460 .functor MUXZ 32, L_0x5557b9219030, L_0x5557b9219240, L_0x5557b9219150, C4<>;
L_0x5557b9219730 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f6570;
L_0x5557b9219820 .part L_0x5557b9218a90, 0, 32;
L_0x5557b9219a10 .part L_0x5557b9218ef0, 0, 32;
L_0x5557b9219ab0 .functor MUXZ 32, L_0x5557b9219a10, L_0x5557b9219820, L_0x5557b9219730, C4<>;
L_0x5557b9219da0 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f65b8;
L_0x5557b9219e90 .arith/div.s 32, v0x5557b91f9200_0, v0x5557b91f5350_0;
L_0x5557b9219b50 .arith/div 32, v0x5557b91f9200_0, v0x5557b91f5350_0;
L_0x5557b9219bf0 .functor MUXZ 32, L_0x5557b9219b50, L_0x5557b9219e90, L_0x5557b9219da0, C4<>;
L_0x5557b921a1d0 .cmp/eq 5, v0x5557b91f2550_0, L_0x7f68e04f6600;
L_0x5557b921a2c0 .arith/mod.s 32, v0x5557b91f9200_0, v0x5557b91f5350_0;
L_0x5557b921a4f0 .arith/mod 32, v0x5557b91f9200_0, v0x5557b91f5350_0;
L_0x5557b921a590 .functor MUXZ 32, L_0x5557b921a4f0, L_0x5557b921a2c0, L_0x5557b921a1d0, C4<>;
L_0x5557b921a8f0 .part L_0x5557b92172b0, 2, 30;
L_0x5557b921a9e0 .concat [ 2 30 0 0], L_0x7f68e04f6648, L_0x5557b921a8f0;
L_0x5557b921acd0 .part L_0x5557b92172b0, 0, 2;
S_0x5557b91f2120 .scope module, "ALU_decoder_1" "ALU_decoder" 5 137, 7 1 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /OUTPUT 5 "alu_control";
    .port_info 2 /OUTPUT 3 "branch_cond";
    .port_info 3 /OUTPUT 5 "sa";
    .port_info 4 /OUTPUT 1 "LO_write_enable";
    .port_info 5 /OUTPUT 1 "HI_write_enable";
enum0x5557b914d970 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_ADDIU" 6'b001001,
   "OPCODE_ANDI" 6'b001100,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_ORI" 6'b001101,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001,
   "OPCODE_SLTI" 6'b001010,
   "OPCODE_SLTIU" 6'b001011,
   "OPCODE_SW" 6'b101011,
   "OPCODE_XORI" 6'b001110,
   "OPCODE_LUI" 6'b001111,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011
 ;
enum0x5557b9150410 .enum4 (6)
   "FUNC_ADDU" 6'b100001,
   "FUNC_AND" 6'b100100,
   "FUNC_MULT" 6'b011000,
   "FUNC_MULTU" 6'b011001,
   "FUNC_OR" 6'b100101,
   "FUNC_SLL" 6'b000000,
   "FUNC_SLLV" 6'b000100,
   "FUNC_SLT" 6'b101010,
   "FUNC_SLTU" 6'b101011,
   "FUNC_SRA" 6'b000011,
   "FUNC_SRAV" 6'b000111,
   "FUNC_SRL" 6'b000010,
   "FUNC_SRLV" 6'b000110,
   "FUNC_SUBU" 6'b100011,
   "FUNC_XOR" 6'b100110,
   "FUNC_DIV" 6'b011010,
   "FUNC_DIVU" 6'b011011,
   "FUNC_MTLO" 6'b010011,
   "FUNC_MTHI" 6'b010001,
   "FUNC_JALR" 6'b001001,
   "FUNC_JR" 6'b001000,
   "FUNC_MFLO" 6'b010010,
   "FUNC_MFHI" 6'b010000
 ;
enum0x5557b9152aa0 .enum4 (5)
   "BRANCH_BGEZ" 5'b00001,
   "BRANCH_BGEZAL" 5'b10001,
   "BRANCH_BLTZ" 5'b00000,
   "BRANCH_BLTZAL" 5'b10000
 ;
enum0x5557b9153450 .enum4 (5)
   "CONTROL_ADD" 5'b00000,
   "CONTROL_SUB" 5'b00001,
   "CONTROL_AND" 5'b00010,
   "CONTROL_ANDI" 5'b00011,
   "CONTROL_OR" 5'b00100,
   "CONTROL_ORI" 5'b00101,
   "CONTROL_XOR" 5'b00110,
   "CONTROL_XORI" 5'b00111,
   "CONTROL_SLT" 5'b01000,
   "CONTROL_SLTU" 5'b01001,
   "CONTROL_SLL" 5'b01010,
   "CONTROL_SLLV" 5'b01011,
   "CONTROL_SRL" 5'b01100,
   "CONTROL_SRLV" 5'b01101,
   "CONTROL_SRA" 5'b01110,
   "CONTROL_SRAV" 5'b01111,
   "CONTROL_MULT" 5'b10000,
   "CONTROL_MULTU" 5'b10001,
   "CONTROL_DIV" 5'b10010,
   "CONTROL_DIVU" 5'b10011,
   "CONTROL_LUI" 5'b10100,
   "CONTROL_MTLO" 5'b10101,
   "CONTROL_MTHI" 5'b10110,
   "CONTROL_LWLR" 5'b10111,
   "CONTROL_MFLO" 5'b11000,
   "CONTROL_MFHI" 5'b11001
 ;
v0x5557b91f23f0_0 .var "HI_write_enable", 0 0;
v0x5557b91f2490_0 .var "LO_write_enable", 0 0;
v0x5557b91f2550_0 .var "alu_control", 4 0;
v0x5557b91f25f0_0 .var "branch_cond", 2 0;
v0x5557b91f26c0_0 .net "branch_field", 4 0, L_0x5557b92158d0;  1 drivers
v0x5557b91f2780_0 .net "func_code", 5 0, L_0x5557b9215830;  1 drivers
v0x5557b91f2860_0 .net "instr_opcode", 5 0, L_0x5557b9215790;  1 drivers
v0x5557b91f2940_0 .net "instr_readdata", 31 0, v0x5557b92005d0_0;  alias, 1 drivers
v0x5557b91f2a20_0 .net "sa", 4 0, L_0x5557b9215970;  alias, 1 drivers
E_0x5557b9131ed0 .event edge, v0x5557b91f2860_0, v0x5557b91f2780_0;
E_0x5557b9050b40 .event edge, v0x5557b91f2860_0, v0x5557b91f26c0_0;
L_0x5557b9215790 .part v0x5557b92005d0_0, 26, 6;
L_0x5557b9215830 .part v0x5557b92005d0_0, 0, 6;
L_0x5557b92158d0 .part v0x5557b92005d0_0, 16, 5;
L_0x5557b9215970 .part v0x5557b92005d0_0, 6, 5;
S_0x5557b91f2b80 .scope module, "decoder_1" "decoder" 5 86, 8 3 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_readdata";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "active";
    .port_info 4 /INPUT 1 "is_true";
    .port_info 5 /OUTPUT 2 "pc_sel";
    .port_info 6 /OUTPUT 1 "data_write";
    .port_info 7 /OUTPUT 1 "data_read";
    .port_info 8 /OUTPUT 4 "byte_enable";
    .port_info 9 /OUTPUT 1 "reg_write_enable";
    .port_info 10 /OUTPUT 2 "reg_addr_sel";
    .port_info 11 /OUTPUT 1 "alu_sel";
    .port_info 12 /OUTPUT 2 "reg_data_sel";
    .port_info 13 /OUTPUT 1 "signextend_sel";
    .port_info 14 /OUTPUT 2 "lwlr_sel";
enum0x5557b914a690 .enum4 (6)
   "OPCODE_R" 6'b000000,
   "OPCODE_J" 6'b000010,
   "OPCODE_JAL" 6'b000011,
   "OPCODE_BRANCH" 6'b000001,
   "OPCODE_BEQ" 6'b000100,
   "OPCODE_BGTZ" 6'b000111,
   "OPCODE_BLEZ" 6'b000110,
   "OPCODE_BNE" 6'b000101,
   "OPCODE_LB" 6'b100000,
   "OPCODE_LH" 6'b100001,
   "OPCODE_LBU" 6'b100100,
   "OPCODE_LHU" 6'b100101,
   "OPCODE_LW" 6'b100011,
   "OPCODE_LWL" 6'b100010,
   "OPCODE_LWR" 6'b100110,
   "OPCODE_SW" 6'b101011,
   "OPCODE_SB" 6'b101000,
   "OPCODE_SH" 6'b101001
 ;
v0x5557b91f2f10_0 .net "active", 0 0, v0x5557b91fb240_0;  alias, 1 drivers
v0x5557b91f2ff0_0 .var "alu_sel", 0 0;
v0x5557b91f30b0_0 .var "byte_enable", 3 0;
v0x5557b91f31a0_0 .net "clk_enable", 0 0, v0x5557b91fbc60_0;  1 drivers
v0x5557b91f3260_0 .var "data_read", 0 0;
v0x5557b91f3320_0 .var "data_write", 0 0;
v0x5557b91f33e0_0 .net "funct_code", 5 0, L_0x5557b9214fd0;  1 drivers
v0x5557b91f34c0_0 .net "immediate", 15 0, L_0x5557b9215070;  1 drivers
v0x5557b91f35a0_0 .net "instr_opcode", 5 0, L_0x5557b9214d50;  1 drivers
v0x5557b91f3680_0 .net "instr_readdata", 31 0, v0x5557b92005d0_0;  alias, 1 drivers
v0x5557b91f3740_0 .net "is_true", 0 0, v0x5557b91f11c0_0;  alias, 1 drivers
v0x5557b91f3810_0 .net "j_addr", 25 0, L_0x5557b9215150;  1 drivers
v0x5557b91f38b0_0 .var "lwlr_sel", 1 0;
v0x5557b91f3990_0 .var "pc_sel", 1 0;
v0x5557b91f3a70_0 .net "rd", 4 0, L_0x5557b9214f30;  1 drivers
v0x5557b91f3b50_0 .var "reg_addr_sel", 1 0;
v0x5557b91f3c30_0 .var "reg_data_sel", 1 0;
v0x5557b91f3d10_0 .var "reg_write_enable", 0 0;
v0x5557b91f3dd0_0 .net "reset", 0 0, v0x5557b92040d0_0;  alias, 1 drivers
v0x5557b91f3e90_0 .net "rs", 4 0, L_0x5557b9214df0;  1 drivers
v0x5557b91f3f70_0 .net "rt", 4 0, L_0x5557b9214e90;  1 drivers
v0x5557b91f4050_0 .var "signextend_sel", 0 0;
E_0x5557b90cd260/0 .event edge, v0x5557b91f31a0_0, v0x5557b91f35a0_0, v0x5557b91f33e0_0, v0x5557b91f33e0_0;
E_0x5557b90cd260/1 .event edge, v0x5557b91f33e0_0, v0x5557b91f3f70_0, v0x5557b91f11c0_0;
E_0x5557b90cd260 .event/or E_0x5557b90cd260/0, E_0x5557b90cd260/1;
L_0x5557b9214d50 .part v0x5557b92005d0_0, 26, 6;
L_0x5557b9214df0 .part v0x5557b92005d0_0, 21, 5;
L_0x5557b9214e90 .part v0x5557b92005d0_0, 16, 5;
L_0x5557b9214f30 .part v0x5557b92005d0_0, 11, 5;
L_0x5557b9214fd0 .part v0x5557b92005d0_0, 0, 6;
L_0x5557b9215070 .part v0x5557b92005d0_0, 0, 16;
L_0x5557b9215150 .part v0x5557b92005d0_0, 0, 26;
S_0x5557b91f42f0 .scope module, "lwlr_1" "lwlr" 5 187, 9 1 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 2 "byte_offset";
    .port_info 3 /INPUT 1 "lwl";
    .port_info 4 /OUTPUT 32 "reg_write_data";
v0x5557b91f4550_0 .net "byte_offset", 1 0, L_0x5557b921acd0;  alias, 1 drivers
v0x5557b91f4660_0 .net "data_readdata", 31 0, v0x5557b9200490_0;  alias, 1 drivers
v0x5557b91f4720_0 .net "lwl", 0 0, L_0x5557b921ad70;  1 drivers
v0x5557b91f47f0_0 .net "reg_data_b", 31 0, v0x5557b91f9310_0;  alias, 1 drivers
v0x5557b91f48d0_0 .var "reg_write_data", 31 0;
E_0x5557b91e2bb0/0 .event edge, v0x5557b91f1280_0, v0x5557b91f4720_0, v0x5557b91f4660_0, v0x5557b91f47f0_0;
E_0x5557b91e2bb0/1 .event edge, v0x5557b91f4660_0, v0x5557b91f4660_0, v0x5557b91f47f0_0, v0x5557b91f47f0_0;
E_0x5557b91e2bb0/2 .event edge, v0x5557b91f4660_0, v0x5557b91f4660_0, v0x5557b91f47f0_0, v0x5557b91f47f0_0;
E_0x5557b91e2bb0/3 .event edge, v0x5557b91f4660_0, v0x5557b91f4660_0, v0x5557b91f47f0_0;
E_0x5557b91e2bb0 .event/or E_0x5557b91e2bb0/0, E_0x5557b91e2bb0/1, E_0x5557b91e2bb0/2, E_0x5557b91e2bb0/3;
S_0x5557b91f4a50 .scope module, "mux1_1" "mux1" 5 112, 10 1 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rt";
    .port_info 1 /INPUT 5 "rd";
    .port_info 2 /INPUT 2 "select";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
v0x5557b91f4cd0_0 .net "rd", 4 0, L_0x5557b9204990;  alias, 1 drivers
v0x5557b91f4dd0_0 .var "reg_write_addr", 4 0;
v0x5557b91f4eb0_0 .net "rt", 4 0, L_0x5557b92047e0;  alias, 1 drivers
v0x5557b91f4f70_0 .net "select", 1 0, v0x5557b91f3b50_0;  alias, 1 drivers
E_0x5557b91e3850 .event edge, v0x5557b91f3b50_0, v0x5557b91f3b50_0, v0x5557b91f4cd0_0, v0x5557b91f4eb0_0;
S_0x5557b91f50f0 .scope module, "mux2_1" "mux2" 5 119, 11 1 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "reg_data_b";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "alu_input";
v0x5557b91f5350_0 .var "alu_input", 31 0;
v0x5557b91f5460_0 .net "extended_imm", 31 0, L_0x5557b92154a0;  alias, 1 drivers
v0x5557b91f5520_0 .net "reg_data_b", 31 0, v0x5557b91f9310_0;  alias, 1 drivers
v0x5557b91f5620_0 .net "select", 0 0, v0x5557b91f2ff0_0;  alias, 1 drivers
E_0x5557b91f52d0 .event edge, v0x5557b91f2ff0_0, v0x5557b91f5460_0, v0x5557b91f47f0_0;
S_0x5557b91f5760 .scope module, "mux3_1" "mux3" 5 126, 12 1 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 32 "lwlr_data";
    .port_info 3 /INPUT 32 "signextend_data";
    .port_info 4 /INPUT 32 "link_pc";
    .port_info 5 /INPUT 2 "select";
    .port_info 6 /INPUT 1 "islwlr";
    .port_info 7 /OUTPUT 32 "reg_write_data";
v0x5557b91f5b00_0 .net "aluout", 31 0, v0x5557b91f0d60_0;  alias, 1 drivers
v0x5557b91f5be0_0 .net "data_readdata", 31 0, v0x5557b9200490_0;  alias, 1 drivers
v0x5557b91f5cb0_0 .net "islwlr", 0 0, L_0x5557b92156b0;  1 drivers
v0x5557b91f5d80_0 .net "link_pc", 31 0, L_0x5557b9214c20;  alias, 1 drivers
v0x5557b91f5e40_0 .net "lwlr_data", 31 0, v0x5557b91f48d0_0;  alias, 1 drivers
v0x5557b91f5f50_0 .var "reg_write_data", 31 0;
v0x5557b91f6010_0 .net "select", 1 0, v0x5557b91f3c30_0;  alias, 1 drivers
v0x5557b91f6100_0 .net "signextend_data", 31 0, v0x5557b91fa6a0_0;  alias, 1 drivers
E_0x5557b91f5a60/0 .event edge, v0x5557b91f3c30_0, v0x5557b91f0d60_0, v0x5557b91f5cb0_0, v0x5557b91f48d0_0;
E_0x5557b91f5a60/1 .event edge, v0x5557b91f4660_0, v0x5557b91f6100_0, v0x5557b91f5d80_0;
E_0x5557b91f5a60 .event/or E_0x5557b91f5a60/0, E_0x5557b91f5a60/1;
S_0x5557b91f6310 .scope module, "pc_1" "pc" 5 67, 13 3 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "new_pc";
    .port_info 1 /OUTPUT 32 "pc";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 1 "is_branch";
v0x5557b91f6600_0 .var "branching", 0 0;
v0x5557b91f66e0_0 .net "clk", 0 0, v0x5557b9203a40_0;  alias, 1 drivers
v0x5557b91f67a0_0 .net "clk_enable", 0 0, v0x5557b91fbc60_0;  alias, 1 drivers
v0x5557b91f68a0_0 .var "intermediate_pc", 31 0;
o0x7f68e05412f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557b91f6940_0 .net "is_branch", 0 0, o0x7f68e05412f8;  0 drivers
v0x5557b91f6a50_0 .net "new_pc", 31 0, v0x5557b91f7a70_0;  alias, 1 drivers
v0x5557b91f6b30_0 .var "pc", 31 0;
v0x5557b91f6c10_0 .net "reset", 0 0, v0x5557b92040d0_0;  alias, 1 drivers
E_0x5557b91f6580 .event posedge, v0x5557b91f66e0_0;
S_0x5557b91f6d90 .scope module, "pcnext_1" "pcnext" 5 75, 14 3 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "extended_imm";
    .port_info 2 /INPUT 26 "j_addr";
    .port_info 3 /INPUT 32 "reg_data_a";
    .port_info 4 /INPUT 2 "pc_sel";
    .port_info 5 /INPUT 1 "is_true";
    .port_info 6 /OUTPUT 32 "link_pc";
    .port_info 7 /OUTPUT 32 "pcnext";
enum0x5557b91499d0 .enum4 (2)
   "INCREMENT" 2'b00,
   "BRANCH" 2'b01,
   "JUMP" 2'b10,
   "JR" 2'b11
 ;
L_0x7f68e04f6018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5557b91f70c0_0 .net/2u *"_ivl_0", 31 0, L_0x7f68e04f6018;  1 drivers
L_0x7f68e04f60a8 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5557b91f71c0_0 .net/2u *"_ivl_10", 31 0, L_0x7f68e04f60a8;  1 drivers
v0x5557b91f72a0_0 .net *"_ivl_6", 29 0, L_0x5557b9214ae0;  1 drivers
L_0x7f68e04f6060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557b91f7390_0 .net *"_ivl_8", 1 0, L_0x7f68e04f6060;  1 drivers
v0x5557b91f7470_0 .net "extended_imm", 31 0, L_0x5557b92154a0;  alias, 1 drivers
v0x5557b91f7580_0 .net "is_true", 0 0, v0x5557b91f11c0_0;  alias, 1 drivers
v0x5557b91f7670_0 .net "j_addr", 25 0, L_0x5557b92045e0;  alias, 1 drivers
v0x5557b91f7730_0 .net "link_pc", 31 0, L_0x5557b9214c20;  alias, 1 drivers
v0x5557b91f77f0_0 .net "pc", 31 0, v0x5557b91f6b30_0;  alias, 1 drivers
v0x5557b91f78c0_0 .net "pc_increment", 31 0, L_0x5557b9214a40;  1 drivers
v0x5557b91f7980_0 .net "pc_sel", 1 0, v0x5557b91f3990_0;  alias, 1 drivers
v0x5557b91f7a70_0 .var "pcnext", 31 0;
v0x5557b91f7b40_0 .net "reg_data_a", 31 0, v0x5557b91f9200_0;  alias, 1 drivers
v0x5557b91f7c10_0 .net "shifted_imm", 31 0, L_0x5557b9214b80;  1 drivers
E_0x5557b91f64a0/0 .event edge, v0x5557b91f3990_0, v0x5557b91f78c0_0, v0x5557b91f11c0_0, v0x5557b91f7c10_0;
E_0x5557b91f64a0/1 .event edge, v0x5557b91f7670_0, v0x5557b91971b0_0;
E_0x5557b91f64a0 .event/or E_0x5557b91f64a0/0, E_0x5557b91f64a0/1;
L_0x5557b9214a40 .arith/sum 32, v0x5557b91f6b30_0, L_0x7f68e04f6018;
L_0x5557b9214ae0 .part L_0x5557b92154a0, 0, 30;
L_0x5557b9214b80 .concat [ 2 30 0 0], L_0x7f68e04f6060, L_0x5557b9214ae0;
L_0x5557b9214c20 .arith/sum 32, v0x5557b91f6b30_0, L_0x7f68e04f60a8;
S_0x5557b91f7dd0 .scope module, "reg_file_hi_lo_1" "reg_file_hi_lo" 5 161, 15 3 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 32 "LO_input";
    .port_info 4 /INPUT 32 "HI_input";
    .port_info 5 /INPUT 1 "LO_write_enable";
    .port_info 6 /INPUT 1 "HI_write_enable";
    .port_info 7 /OUTPUT 32 "LO_output";
    .port_info 8 /OUTPUT 32 "HI_output";
v0x5557b91f8110_0 .net "HI_input", 31 0, v0x5557b91dc780_0;  alias, 1 drivers
v0x5557b91f8220_0 .var "HI_output", 31 0;
v0x5557b91f82f0_0 .var "HI_reg", 31 0;
v0x5557b91f83c0_0 .net "HI_write_enable", 0 0, v0x5557b91f23f0_0;  alias, 1 drivers
v0x5557b91f8490_0 .net "LO_input", 31 0, v0x5557b91b9520_0;  alias, 1 drivers
v0x5557b91f8580_0 .var "LO_output", 31 0;
v0x5557b91f8650_0 .var "LO_reg", 31 0;
v0x5557b91f8710_0 .net "LO_write_enable", 0 0, v0x5557b91f2490_0;  alias, 1 drivers
v0x5557b91f87e0_0 .net "clk", 0 0, v0x5557b9203a40_0;  alias, 1 drivers
v0x5557b91f88b0_0 .net "clk_enable", 0 0, v0x5557b91fbc60_0;  alias, 1 drivers
v0x5557b91f8950_0 .net "reset", 0 0, v0x5557b92040d0_0;  alias, 1 drivers
E_0x5557b91f8090 .event edge, v0x5557b91f8650_0, v0x5557b91f82f0_0;
S_0x5557b91f8b70 .scope module, "register_file_1" "register_file" 5 173, 16 3 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clk_enable";
    .port_info 3 /INPUT 5 "read_reg1";
    .port_info 4 /INPUT 5 "read_reg2";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /OUTPUT 32 "read_data_b";
    .port_info 7 /OUTPUT 32 "register_v0";
    .port_info 8 /INPUT 5 "write_reg";
    .port_info 9 /INPUT 1 "write_enable";
    .port_info 10 /INPUT 32 "write_data";
v0x5557b91f9610_2 .array/port v0x5557b91f9610, 2;
L_0x5557b9216c20 .functor BUFZ 32, v0x5557b91f9610_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5557b91f8f90_0 .net "clk", 0 0, v0x5557b9203a40_0;  alias, 1 drivers
v0x5557b91f90a0_0 .net "clk_enable", 0 0, v0x5557b91fbc60_0;  alias, 1 drivers
v0x5557b91f9160_0 .var/i "index", 31 0;
v0x5557b91f9200_0 .var "read_data_a", 31 0;
v0x5557b91f9310_0 .var "read_data_b", 31 0;
v0x5557b91f9470_0 .net "read_reg1", 4 0, L_0x5557b9204740;  alias, 1 drivers
v0x5557b91f9550_0 .net "read_reg2", 4 0, L_0x5557b92047e0;  alias, 1 drivers
v0x5557b91f9610 .array "reg_file", 0 31, 31 0;
v0x5557b91f9bc0_0 .net "register_v0", 31 0, L_0x5557b9216c20;  alias, 1 drivers
v0x5557b91f9ca0_0 .net "reset", 0 0, v0x5557b92040d0_0;  alias, 1 drivers
v0x5557b91f9d40_0 .net "write_data", 31 0, v0x5557b91f5f50_0;  alias, 1 drivers
v0x5557b91f9e00_0 .net "write_enable", 0 0, v0x5557b91f3d10_0;  alias, 1 drivers
v0x5557b91f9ea0_0 .net "write_reg", 4 0, v0x5557b91f4dd0_0;  alias, 1 drivers
v0x5557b91f9610_0 .array/port v0x5557b91f9610, 0;
v0x5557b91f9610_1 .array/port v0x5557b91f9610, 1;
E_0x5557b91f8e10/0 .event edge, v0x5557b91f9470_0, v0x5557b91f9610_0, v0x5557b91f9610_1, v0x5557b91f9610_2;
v0x5557b91f9610_3 .array/port v0x5557b91f9610, 3;
v0x5557b91f9610_4 .array/port v0x5557b91f9610, 4;
v0x5557b91f9610_5 .array/port v0x5557b91f9610, 5;
v0x5557b91f9610_6 .array/port v0x5557b91f9610, 6;
E_0x5557b91f8e10/1 .event edge, v0x5557b91f9610_3, v0x5557b91f9610_4, v0x5557b91f9610_5, v0x5557b91f9610_6;
v0x5557b91f9610_7 .array/port v0x5557b91f9610, 7;
v0x5557b91f9610_8 .array/port v0x5557b91f9610, 8;
v0x5557b91f9610_9 .array/port v0x5557b91f9610, 9;
v0x5557b91f9610_10 .array/port v0x5557b91f9610, 10;
E_0x5557b91f8e10/2 .event edge, v0x5557b91f9610_7, v0x5557b91f9610_8, v0x5557b91f9610_9, v0x5557b91f9610_10;
v0x5557b91f9610_11 .array/port v0x5557b91f9610, 11;
v0x5557b91f9610_12 .array/port v0x5557b91f9610, 12;
v0x5557b91f9610_13 .array/port v0x5557b91f9610, 13;
v0x5557b91f9610_14 .array/port v0x5557b91f9610, 14;
E_0x5557b91f8e10/3 .event edge, v0x5557b91f9610_11, v0x5557b91f9610_12, v0x5557b91f9610_13, v0x5557b91f9610_14;
v0x5557b91f9610_15 .array/port v0x5557b91f9610, 15;
v0x5557b91f9610_16 .array/port v0x5557b91f9610, 16;
v0x5557b91f9610_17 .array/port v0x5557b91f9610, 17;
v0x5557b91f9610_18 .array/port v0x5557b91f9610, 18;
E_0x5557b91f8e10/4 .event edge, v0x5557b91f9610_15, v0x5557b91f9610_16, v0x5557b91f9610_17, v0x5557b91f9610_18;
v0x5557b91f9610_19 .array/port v0x5557b91f9610, 19;
v0x5557b91f9610_20 .array/port v0x5557b91f9610, 20;
v0x5557b91f9610_21 .array/port v0x5557b91f9610, 21;
v0x5557b91f9610_22 .array/port v0x5557b91f9610, 22;
E_0x5557b91f8e10/5 .event edge, v0x5557b91f9610_19, v0x5557b91f9610_20, v0x5557b91f9610_21, v0x5557b91f9610_22;
v0x5557b91f9610_23 .array/port v0x5557b91f9610, 23;
v0x5557b91f9610_24 .array/port v0x5557b91f9610, 24;
v0x5557b91f9610_25 .array/port v0x5557b91f9610, 25;
v0x5557b91f9610_26 .array/port v0x5557b91f9610, 26;
E_0x5557b91f8e10/6 .event edge, v0x5557b91f9610_23, v0x5557b91f9610_24, v0x5557b91f9610_25, v0x5557b91f9610_26;
v0x5557b91f9610_27 .array/port v0x5557b91f9610, 27;
v0x5557b91f9610_28 .array/port v0x5557b91f9610, 28;
v0x5557b91f9610_29 .array/port v0x5557b91f9610, 29;
v0x5557b91f9610_30 .array/port v0x5557b91f9610, 30;
E_0x5557b91f8e10/7 .event edge, v0x5557b91f9610_27, v0x5557b91f9610_28, v0x5557b91f9610_29, v0x5557b91f9610_30;
v0x5557b91f9610_31 .array/port v0x5557b91f9610, 31;
E_0x5557b91f8e10/8 .event edge, v0x5557b91f9610_31, v0x5557b91f4eb0_0;
E_0x5557b91f8e10 .event/or E_0x5557b91f8e10/0, E_0x5557b91f8e10/1, E_0x5557b91f8e10/2, E_0x5557b91f8e10/3, E_0x5557b91f8e10/4, E_0x5557b91f8e10/5, E_0x5557b91f8e10/6, E_0x5557b91f8e10/7, E_0x5557b91f8e10/8;
S_0x5557b91fa0c0 .scope module, "signextend_1" "signextend" 5 104, 17 3 0, S_0x5557b91c74e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "immediate";
    .port_info 1 /INPUT 32 "data_readdata";
    .port_info 2 /INPUT 1 "select";
    .port_info 3 /OUTPUT 32 "extended_imm";
    .port_info 4 /OUTPUT 32 "extended_data";
v0x5557b91fa2e0_0 .net *"_ivl_1", 0 0, L_0x5557b92151f0;  1 drivers
v0x5557b91fa3e0_0 .net *"_ivl_2", 15 0, L_0x5557b9215290;  1 drivers
v0x5557b91fa4c0_0 .net "byte_msb", 0 0, L_0x5557b9215540;  1 drivers
v0x5557b91fa590_0 .net "data_readdata", 31 0, v0x5557b9200490_0;  alias, 1 drivers
v0x5557b91fa6a0_0 .var "extended_data", 31 0;
v0x5557b91fa7b0_0 .net "extended_imm", 31 0, L_0x5557b92154a0;  alias, 1 drivers
v0x5557b91fa8a0_0 .net "half_msb", 0 0, L_0x5557b9215610;  1 drivers
v0x5557b91fa960_0 .net "immediate", 15 0, L_0x5557b92046a0;  alias, 1 drivers
v0x5557b91faa40_0 .net "select", 0 0, v0x5557b91f4050_0;  alias, 1 drivers
E_0x5557b91fa250/0 .event edge, v0x5557b91f4050_0, v0x5557b91fa4c0_0, v0x5557b91f4660_0, v0x5557b91fa8a0_0;
E_0x5557b91fa250/1 .event edge, v0x5557b91f4660_0;
E_0x5557b91fa250 .event/or E_0x5557b91fa250/0, E_0x5557b91fa250/1;
L_0x5557b92151f0 .part L_0x5557b92046a0, 15, 1;
LS_0x5557b9215290_0_0 .concat [ 1 1 1 1], L_0x5557b92151f0, L_0x5557b92151f0, L_0x5557b92151f0, L_0x5557b92151f0;
LS_0x5557b9215290_0_4 .concat [ 1 1 1 1], L_0x5557b92151f0, L_0x5557b92151f0, L_0x5557b92151f0, L_0x5557b92151f0;
LS_0x5557b9215290_0_8 .concat [ 1 1 1 1], L_0x5557b92151f0, L_0x5557b92151f0, L_0x5557b92151f0, L_0x5557b92151f0;
LS_0x5557b9215290_0_12 .concat [ 1 1 1 1], L_0x5557b92151f0, L_0x5557b92151f0, L_0x5557b92151f0, L_0x5557b92151f0;
L_0x5557b9215290 .concat [ 4 4 4 4], LS_0x5557b9215290_0_0, LS_0x5557b9215290_0_4, LS_0x5557b9215290_0_8, LS_0x5557b9215290_0_12;
L_0x5557b92154a0 .concat [ 16 16 0 0], L_0x5557b92046a0, L_0x5557b9215290;
L_0x5557b9215540 .part v0x5557b9200490_0, 7, 1;
L_0x5557b9215610 .part v0x5557b9200490_0, 15, 1;
S_0x5557b91fda20 .scope module, "memBus" "harvard_to_avalon" 4 27, 18 1 0, S_0x5557b91c89d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "stall";
    .port_info 3 /INPUT 32 "ip_address";
    .port_info 4 /INPUT 1 "read_ip";
    .port_info 5 /OUTPUT 32 "ip_data";
    .port_info 6 /INPUT 32 "dp_address";
    .port_info 7 /INPUT 32 "writedata";
    .port_info 8 /INPUT 4 "byteenable";
    .port_info 9 /INPUT 1 "read_dp";
    .port_info 10 /INPUT 1 "write_dp";
    .port_info 11 /OUTPUT 32 "dp_data";
    .port_info 12 /INPUT 32 "avl_readdata";
    .port_info 13 /INPUT 1 "avl_waitrequest";
    .port_info 14 /OUTPUT 32 "avl_address";
    .port_info 15 /OUTPUT 4 "avl_byteenable";
    .port_info 16 /OUTPUT 32 "avl_writedata";
    .port_info 17 /OUTPUT 1 "avl_read";
    .port_info 18 /OUTPUT 1 "avl_write";
enum0x5557b9062ad0 .enum4 (3)
   "IDLE" 3'b000,
   "INSTR" 3'b011,
   "DATA" 3'b111,
   "CLEAR" 3'b101,
   "ISET" 3'b110,
   "CHILL" 3'b001
 ;
v0x5557b91ff8a0_0 .net "avl_address", 31 0, v0x5557b91fe390_0;  alias, 1 drivers
v0x5557b91ff980_0 .net "avl_byteenable", 3 0, v0x5557b91fe470_0;  alias, 1 drivers
v0x5557b91ffa20_0 .net "avl_read", 0 0, v0x5557b91fe530_0;  alias, 1 drivers
v0x5557b91ffac0_0 .net "avl_readdata", 31 0, v0x5557b9203120_0;  alias, 1 drivers
v0x5557b91ffb60_0 .net "avl_waitrequest", 0 0, v0x5557b9203470_0;  alias, 1 drivers
v0x5557b91ffc00_0 .net "avl_write", 0 0, v0x5557b91fe7e0_0;  alias, 1 drivers
v0x5557b91ffca0_0 .net "avl_writedata", 31 0, v0x5557b91fe8a0_0;  alias, 1 drivers
v0x5557b91ffd40_0 .var "bus_address", 31 0;
v0x5557b91ffde0_0 .net "bus_busy", 0 0, v0x5557b91fe980_0;  1 drivers
v0x5557b91ffe80_0 .var "bus_byteenable", 3 0;
v0x5557b91fff20_0 .var "bus_read", 0 0;
v0x5557b91fffc0_0 .net "bus_readdata", 31 0, v0x5557b91fece0_0;  1 drivers
v0x5557b9200060_0 .var "bus_write", 0 0;
v0x5557b9200100_0 .var "bus_writedata", 31 0;
v0x5557b92001a0_0 .net "byteenable", 3 0, v0x5557b91f30b0_0;  alias, 1 drivers
v0x5557b9200240_0 .net "clk", 0 0, v0x5557b9203a40_0;  alias, 1 drivers
v0x5557b92002e0_0 .net "dp_address", 31 0, v0x5557b91fbdc0_0;  alias, 1 drivers
v0x5557b9200490_0 .var "dp_data", 31 0;
v0x5557b9200530_0 .net "ip_address", 31 0, v0x5557b91fc3d0_0;  alias, 1 drivers
v0x5557b92005d0_0 .var "ip_data", 31 0;
v0x5557b9200670_0 .net "read_dp", 0 0, v0x5557b91f3260_0;  alias, 1 drivers
v0x5557b9200710_0 .net "read_ip", 0 0, v0x5557b91fc490_0;  alias, 1 drivers
v0x5557b92007b0_0 .net "rst", 0 0, v0x5557b92040d0_0;  alias, 1 drivers
v0x5557b9200850_0 .var "stall", 0 0;
v0x5557b92008f0_0 .var "state", 2 0;
v0x5557b9200990_0 .net "write_dp", 0 0, v0x5557b91f3320_0;  alias, 1 drivers
v0x5557b9200a30_0 .net "writedata", 31 0, v0x5557b91fc080_0;  alias, 1 drivers
E_0x5557b91fdcc0/0 .event edge, v0x5557b92008f0_0, v0x5557b91f3260_0, v0x5557b91f3320_0, v0x5557b91fc490_0;
E_0x5557b91fdcc0/1 .event edge, v0x5557b91fbdc0_0, v0x5557b91fc3d0_0, v0x5557b91fc080_0, v0x5557b91f30b0_0;
E_0x5557b91fdcc0 .event/or E_0x5557b91fdcc0/0, E_0x5557b91fdcc0/1;
S_0x5557b91fdd70 .scope module, "bus_con" "avl_master_bc" 18 162, 19 1 0, S_0x5557b91fda20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "avl_readdata";
    .port_info 3 /INPUT 1 "avl_waitrequest";
    .port_info 4 /OUTPUT 32 "avl_address";
    .port_info 5 /OUTPUT 4 "avl_byteenable";
    .port_info 6 /OUTPUT 32 "avl_writedata";
    .port_info 7 /OUTPUT 1 "avl_read";
    .port_info 8 /OUTPUT 1 "avl_write";
    .port_info 9 /INPUT 32 "address";
    .port_info 10 /INPUT 32 "write_data";
    .port_info 11 /INPUT 4 "byteenable";
    .port_info 12 /INPUT 1 "read_select";
    .port_info 13 /INPUT 1 "write_select";
    .port_info 14 /OUTPUT 32 "read_data";
    .port_info 15 /OUTPUT 1 "busy";
enum0x5557b9063a60 .enum4 (2)
   "IDLE" 2'b00,
   "WAIT" 2'b11
 ;
v0x5557b91fe290_0 .net "address", 31 0, v0x5557b91ffd40_0;  1 drivers
v0x5557b91fe390_0 .var "avl_address", 31 0;
v0x5557b91fe470_0 .var "avl_byteenable", 3 0;
v0x5557b91fe530_0 .var "avl_read", 0 0;
v0x5557b91fe5f0_0 .net "avl_readdata", 31 0, v0x5557b9203120_0;  alias, 1 drivers
v0x5557b91fe720_0 .net "avl_waitrequest", 0 0, v0x5557b9203470_0;  alias, 1 drivers
v0x5557b91fe7e0_0 .var "avl_write", 0 0;
v0x5557b91fe8a0_0 .var "avl_writedata", 31 0;
v0x5557b91fe980_0 .var "busy", 0 0;
v0x5557b91fead0_0 .net "byteenable", 3 0, v0x5557b91ffe80_0;  1 drivers
v0x5557b91febb0_0 .net "clk", 0 0, v0x5557b9203a40_0;  alias, 1 drivers
v0x5557b91fece0_0 .var "read_data", 31 0;
v0x5557b91fedc0_0 .net "read_select", 0 0, v0x5557b91fff20_0;  1 drivers
v0x5557b91fee80_0 .net "rst", 0 0, v0x5557b92040d0_0;  alias, 1 drivers
v0x5557b91fef20_0 .var "state", 1 0;
v0x5557b91ff000_0 .var "tmp_addr", 31 0;
v0x5557b91ff0e0_0 .var "tmp_ben", 3 0;
v0x5557b91ff1c0_0 .var "tmp_r", 0 0;
v0x5557b91ff280_0 .var "tmp_rdata", 31 0;
v0x5557b91ff360_0 .var "tmp_w", 0 0;
v0x5557b91ff420_0 .var "tmp_wdata", 31 0;
v0x5557b91ff500_0 .net "write_data", 31 0, v0x5557b9200100_0;  1 drivers
v0x5557b91ff5e0_0 .net "write_select", 0 0, v0x5557b9200060_0;  1 drivers
E_0x5557b91fe190/0 .event edge, v0x5557b91fef20_0, v0x5557b91fe290_0, v0x5557b91ff500_0, v0x5557b91ff280_0;
E_0x5557b91fe190/1 .event edge, v0x5557b91fedc0_0, v0x5557b91ff5e0_0, v0x5557b91fead0_0, v0x5557b91ff000_0;
E_0x5557b91fe190/2 .event edge, v0x5557b91ff420_0, v0x5557b91fe720_0, v0x5557b91fe5f0_0, v0x5557b91ff1c0_0;
E_0x5557b91fe190/3 .event edge, v0x5557b91ff360_0, v0x5557b91ff0e0_0;
E_0x5557b91fe190 .event/or E_0x5557b91fe190/0, E_0x5557b91fe190/1, E_0x5557b91fe190/2, E_0x5557b91fe190/3;
S_0x5557b9202300 .scope module, "avlMem" "avl_slave_mem" 3 61, 20 1 0, S_0x5557b919b740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 4 "byteenable";
    .port_info 4 /INPUT 32 "writedata";
    .port_info 5 /INPUT 1 "read";
    .port_info 6 /INPUT 1 "write";
    .port_info 7 /OUTPUT 32 "readdata";
    .port_info 8 /OUTPUT 1 "waitrequest";
P_0x5557b9202500 .param/l "BLOCK_SIZE" 0 20 20, +C4<00000000000000000010000000000000>;
P_0x5557b9202540 .param/str "DATA_INIT_FILE" 0 20 19, "\000";
P_0x5557b9202580 .param/str "INSTR_INIT_FILE" 0 20 18, "test/1-binary/sw/sw_1.hex.txt";
enum0x5557b903c460 .enum4 (2)
   "IDLE" 2'b00,
   "BUSY" 2'b11,
   "CHILL" 2'b01
 ;
v0x5557b9202bd0_0 .net "address", 31 0, v0x5557b91fe390_0;  alias, 1 drivers
v0x5557b9202cb0_0 .net "byteenable", 3 0, v0x5557b91fe470_0;  alias, 1 drivers
v0x5557b9202d70_0 .net "clk", 0 0, v0x5557b9203a40_0;  alias, 1 drivers
v0x5557b9202e10 .array "data", 0 8191, 7 0;
v0x5557b9202eb0 .array "init_b2", 0 2047, 31 0;
v0x5557b9202fc0 .array "instr", 0 8191, 7 0;
v0x5557b9203080_0 .net "read", 0 0, v0x5557b91fe530_0;  alias, 1 drivers
v0x5557b9203120_0 .var "readdata", 31 0;
v0x5557b92031e0_0 .net "rst", 0 0, v0x5557b92040d0_0;  alias, 1 drivers
v0x5557b9203390_0 .var "state", 1 0;
v0x5557b9203470_0 .var "waitrequest", 0 0;
v0x5557b9203510_0 .net "write", 0 0, v0x5557b91fe7e0_0;  alias, 1 drivers
v0x5557b92035b0_0 .net "writedata", 31 0, v0x5557b91fe8a0_0;  alias, 1 drivers
E_0x5557b9202720 .event edge, v0x5557b9203390_0, v0x5557b91fe530_0, v0x5557b91fe7e0_0;
S_0x5557b92028d0 .scope begin, "$unm_blk_9" "$unm_blk_9" 20 31, 20 31 0, S_0x5557b9202300;
 .timescale 0 0;
v0x5557b9202ad0_0 .var/i "i", 31 0;
    .scope S_0x5557b9202300;
T_0 ;
    %fork t_1, S_0x5557b92028d0;
    %jmp t_0;
    .scope S_0x5557b92028d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9202ad0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5557b9202ad0_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5557b9202ad0_0;
    %store/vec4a v0x5557b9202e10, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5557b9202ad0_0;
    %store/vec4a v0x5557b9202fc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5557b9202ad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5557b9202ad0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 20 38 "$readmemh", P_0x5557b9202580, v0x5557b9202eb0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9202ad0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5557b9202ad0_0;
    %cmpi/s 2048, 0, 32;
    %jmp/0xz T_0.3, 5;
    %ix/getv/s 4, v0x5557b9202ad0_0;
    %load/vec4a v0x5557b9202eb0, 4;
    %pad/u 8;
    %load/vec4 v0x5557b9202ad0_0;
    %pad/s 64;
    %muli 4, 0, 64;
    %ix/vec4/s 4;
    %store/vec4a v0x5557b9202fc0, 4, 0;
    %ix/getv/s 4, v0x5557b9202ad0_0;
    %load/vec4a v0x5557b9202eb0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x5557b9202ad0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 1, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x5557b9202fc0, 4, 0;
    %ix/getv/s 4, v0x5557b9202ad0_0;
    %load/vec4a v0x5557b9202eb0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x5557b9202ad0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 2, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x5557b9202fc0, 4, 0;
    %ix/getv/s 4, v0x5557b9202ad0_0;
    %load/vec4a v0x5557b9202eb0, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 8;
    %load/vec4 v0x5557b9202ad0_0;
    %pad/s 65;
    %muli 4, 0, 65;
    %addi 3, 0, 65;
    %ix/vec4/s 4;
    %store/vec4a v0x5557b9202fc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5557b9202ad0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5557b9202ad0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9203120_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9203470_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b9203390_0, 0, 2;
    %end;
    .scope S_0x5557b9202300;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x5557b9202300;
T_1 ;
Ewait_0 .event/or E_0x5557b9202720, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5557b9203390_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x5557b9203080_0;
    %load/vec4 v0x5557b9203510_0;
    %xor;
    %store/vec4 v0x5557b9203470_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5557b9203390_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b9203470_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5557b9203390_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9203470_0, 0, 1;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5557b9202300;
T_2 ;
    %wait E_0x5557b91f6580;
    %load/vec4 v0x5557b92031e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557b9203390_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5557b9203390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0x5557b9203080_0;
    %load/vec4 v0x5557b9203510_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5557b9203390_0, 0;
T_2.6 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v0x5557b9203080_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557b9203510_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x5557b9202bd0_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.10, 5;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %ix/getv 4, v0x5557b9202bd0_0;
    %load/vec4a v0x5557b9202e10, 4;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202e10, 4;
    %jmp/1 T_2.15, 8;
T_2.14 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.15, 8;
 ; End of false expr.
    %blend;
T_2.15;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202e10, 4;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.18, 8;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202e10, 4;
    %jmp/1 T_2.19, 8;
T_2.18 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.19, 8;
 ; End of false expr.
    %blend;
T_2.19;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.20, 8;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202fc0, 4;
    %jmp/1 T_2.21, 8;
T_2.20 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.21, 8;
 ; End of false expr.
    %blend;
T_2.21;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.22, 8;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202fc0, 4;
    %jmp/1 T_2.23, 8;
T_2.22 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.23, 8;
 ; End of false expr.
    %blend;
T_2.23;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.24, 8;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202fc0, 4;
    %jmp/1 T_2.25, 8;
T_2.24 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.25, 8;
 ; End of false expr.
    %blend;
T_2.25;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.26, 8;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202fc0, 4;
    %jmp/1 T_2.27, 8;
T_2.26 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.27, 8;
 ; End of false expr.
    %blend;
T_2.27;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5557b9203120_0, 4, 5;
T_2.11 ;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0x5557b9203080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557b9203510_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.28, 8;
    %load/vec4 v0x5557b9202bd0_0;
    %cmpi/u 3217031168, 0, 32;
    %jmp/0xz  T_2.30, 5;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.32, 8;
    %load/vec4 v0x5557b92035b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.33, 8;
T_2.32 ; End of true expr.
    %ix/getv 4, v0x5557b9202bd0_0;
    %load/vec4a v0x5557b9202e10, 4;
    %jmp/0 T_2.33, 8;
 ; End of false expr.
    %blend;
T_2.33;
    %ix/getv 3, v0x5557b9202bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b9202e10, 0, 4;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.34, 8;
    %load/vec4 v0x5557b92035b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.35, 8;
T_2.34 ; End of true expr.
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202e10, 4;
    %jmp/0 T_2.35, 8;
 ; End of false expr.
    %blend;
T_2.35;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b9202e10, 0, 4;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.36, 8;
    %load/vec4 v0x5557b92035b0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.37, 8;
T_2.36 ; End of true expr.
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202e10, 4;
    %jmp/0 T_2.37, 8;
 ; End of false expr.
    %blend;
T_2.37;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b9202e10, 0, 4;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.38, 8;
    %load/vec4 v0x5557b92035b0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.39, 8;
T_2.38 ; End of true expr.
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202e10, 4;
    %jmp/0 T_2.39, 8;
 ; End of false expr.
    %blend;
T_2.39;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b9202e10, 0, 4;
    %jmp T_2.31;
T_2.30 ;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.40, 8;
    %load/vec4 v0x5557b92035b0_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.41, 8;
T_2.40 ; End of true expr.
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202fc0, 4;
    %jmp/0 T_2.41, 8;
 ; End of false expr.
    %blend;
T_2.41;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 33;
    %subi 3217031168, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b9202fc0, 0, 4;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.42, 8;
    %load/vec4 v0x5557b92035b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.43, 8;
T_2.42 ; End of true expr.
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202fc0, 4;
    %jmp/0 T_2.43, 8;
 ; End of false expr.
    %blend;
T_2.43;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 1, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b9202fc0, 0, 4;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.44, 8;
    %load/vec4 v0x5557b92035b0_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.45, 8;
T_2.44 ; End of true expr.
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202fc0, 4;
    %jmp/0 T_2.45, 8;
 ; End of false expr.
    %blend;
T_2.45;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 2, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b9202fc0, 0, 4;
    %load/vec4 v0x5557b9202cb0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.46, 8;
    %load/vec4 v0x5557b92035b0_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5557b9202fc0, 4;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %load/vec4 v0x5557b9202bd0_0;
    %pad/u 34;
    %pushi/vec4 3490709504, 0, 32;
    %concati/vec4 3, 0, 2;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b9202fc0, 0, 4;
T_2.31 ;
T_2.28 ;
T_2.9 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x5557b9203390_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557b9203390_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5557b91fdd70;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91fef20_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91ff280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91fe390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91fe8a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91fe530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91fe7e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91ff000_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91ff0e0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91ff1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91ff360_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x5557b91fdd70;
T_4 ;
Ewait_1 .event/or E_0x5557b91fe190, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5557b91fef20_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5557b91fe290_0;
    %store/vec4 v0x5557b91fe390_0, 0, 32;
    %load/vec4 v0x5557b91ff500_0;
    %store/vec4 v0x5557b91fe8a0_0, 0, 32;
    %load/vec4 v0x5557b91ff280_0;
    %store/vec4 v0x5557b91fece0_0, 0, 32;
    %load/vec4 v0x5557b91fedc0_0;
    %store/vec4 v0x5557b91fe530_0, 0, 1;
    %load/vec4 v0x5557b91ff5e0_0;
    %store/vec4 v0x5557b91fe7e0_0, 0, 1;
    %load/vec4 v0x5557b91fead0_0;
    %store/vec4 v0x5557b91fe470_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91fe980_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5557b91fef20_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x5557b91ff000_0;
    %store/vec4 v0x5557b91fe390_0, 0, 32;
    %load/vec4 v0x5557b91ff420_0;
    %store/vec4 v0x5557b91fe8a0_0, 0, 32;
    %load/vec4 v0x5557b91fe720_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %load/vec4 v0x5557b91ff280_0;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x5557b91fe5f0_0;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x5557b91fece0_0, 0, 32;
    %load/vec4 v0x5557b91ff1c0_0;
    %store/vec4 v0x5557b91fe530_0, 0, 1;
    %load/vec4 v0x5557b91ff360_0;
    %store/vec4 v0x5557b91fe7e0_0, 0, 1;
    %load/vec4 v0x5557b91ff0e0_0;
    %store/vec4 v0x5557b91fe470_0, 0, 4;
    %load/vec4 v0x5557b91fe720_0;
    %store/vec4 v0x5557b91fe980_0, 0, 1;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5557b91fdd70;
T_5 ;
    %wait E_0x5557b91f6580;
    %load/vec4 v0x5557b91fee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557b91ff000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557b91ff280_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557b91ff420_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x5557b91ff0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557b91ff1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557b91ff360_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557b91fef20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5557b91fef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5557b91fedc0_0;
    %assign/vec4 v0x5557b91ff1c0_0, 0;
    %load/vec4 v0x5557b91ff5e0_0;
    %assign/vec4 v0x5557b91ff360_0, 0;
    %load/vec4 v0x5557b91fe290_0;
    %assign/vec4 v0x5557b91ff000_0, 0;
    %load/vec4 v0x5557b91ff500_0;
    %assign/vec4 v0x5557b91ff420_0, 0;
    %load/vec4 v0x5557b91fead0_0;
    %assign/vec4 v0x5557b91ff0e0_0, 0;
    %load/vec4 v0x5557b91fedc0_0;
    %load/vec4 v0x5557b91ff5e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x5557b91fef20_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x5557b91fe720_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %load/vec4 v0x5557b91ff1c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x5557b91fe5f0_0;
    %assign/vec4 v0x5557b91ff280_0, 0;
T_5.9 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5557b91fef20_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5557b91fda20;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b92008f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91ffd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9200100_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91ffe80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91fff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9200060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b92005d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9200490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9200850_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5557b91fda20;
T_7 ;
Ewait_2 .event/or E_0x5557b91fdcc0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %load/vec4 v0x5557b9200710_0;
    %or;
    %store/vec4 v0x5557b9200850_0, 0, 1;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.2, 8;
    %load/vec4 v0x5557b92002e0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v0x5557b9200530_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v0x5557b91ffd40_0, 0, 32;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x5557b9200a30_0;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %store/vec4 v0x5557b9200100_0, 0, 32;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.6, 8;
    %load/vec4 v0x5557b92001a0_0;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %store/vec4 v0x5557b91ffe80_0, 0, 4;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %load/vec4 v0x5557b9200670_0;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %load/vec4 v0x5557b9200710_0;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x5557b91fff20_0, 0, 1;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.10, 8;
    %load/vec4 v0x5557b9200990_0;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %store/vec4 v0x5557b9200060_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b9200850_0, 0, 1;
    %load/vec4 v0x5557b9200530_0;
    %store/vec4 v0x5557b91ffd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9200100_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91ffe80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91fff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9200060_0, 0, 1;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b9200850_0, 0, 1;
    %load/vec4 v0x5557b92002e0_0;
    %store/vec4 v0x5557b91ffd40_0, 0, 32;
    %load/vec4 v0x5557b9200a30_0;
    %store/vec4 v0x5557b9200100_0, 0, 32;
    %load/vec4 v0x5557b92001a0_0;
    %store/vec4 v0x5557b91ffe80_0, 0, 4;
    %load/vec4 v0x5557b9200670_0;
    %store/vec4 v0x5557b91fff20_0, 0, 1;
    %load/vec4 v0x5557b9200990_0;
    %store/vec4 v0x5557b9200060_0, 0, 1;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_7.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b9200850_0, 0, 1;
    %load/vec4 v0x5557b9200530_0;
    %store/vec4 v0x5557b91ffd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9200100_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91ffe80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91fff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9200060_0, 0, 1;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_7.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b9200850_0, 0, 1;
    %load/vec4 v0x5557b9200530_0;
    %store/vec4 v0x5557b91ffd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9200100_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91ffe80_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91fff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9200060_0, 0, 1;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9200850_0, 0, 1;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.22, 8;
    %load/vec4 v0x5557b92002e0_0;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %load/vec4 v0x5557b9200530_0;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x5557b91ffd40_0, 0, 32;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.24, 8;
    %load/vec4 v0x5557b9200a30_0;
    %jmp/1 T_7.25, 8;
T_7.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.25, 8;
 ; End of false expr.
    %blend;
T_7.25;
    %store/vec4 v0x5557b9200100_0, 0, 32;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_7.26, 8;
    %load/vec4 v0x5557b92001a0_0;
    %jmp/1 T_7.27, 8;
T_7.26 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_7.27, 8;
 ; End of false expr.
    %blend;
T_7.27;
    %store/vec4 v0x5557b91ffe80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91fff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9200060_0, 0, 1;
T_7.20 ;
T_7.19 ;
T_7.17 ;
T_7.15 ;
T_7.13 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5557b91fda20;
T_8 ;
    %wait E_0x5557b91f6580;
    %load/vec4 v0x5557b92007b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b92008f0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91ffd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9200100_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91ffe80_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91fff20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9200060_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b92005d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9200490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9200850_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5557b9200670_0;
    %load/vec4 v0x5557b9200990_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5557b92008f0_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5557b9200710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5557b92008f0_0, 0;
T_8.6 ;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x5557b91ffde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x5557b91fffc0_0;
    %assign/vec4 v0x5557b92005d0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5557b92008f0_0, 0;
T_8.10 ;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x5557b91ffde0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x5557b91fffc0_0;
    %assign/vec4 v0x5557b9200490_0, 0;
    %load/vec4 v0x5557b9200710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5557b92008f0_0, 0;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5557b92008f0_0, 0;
T_8.17 ;
T_8.14 ;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_8.18, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5557b92008f0_0, 0;
    %jmp T_8.19;
T_8.18 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_8.20, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5557b92008f0_0, 0;
    %jmp T_8.21;
T_8.20 ;
    %load/vec4 v0x5557b92008f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_8.22, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5557b92008f0_0, 0;
T_8.22 ;
T_8.21 ;
T_8.19 ;
T_8.13 ;
T_8.9 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5557b91f6310;
T_9 ;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x5557b91f6b30_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x5557b91f6310;
T_10 ;
    %wait E_0x5557b91f6580;
    %load/vec4 v0x5557b91f6c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5557b91f6b30_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5557b91f67a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x5557b91f6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x5557b91f6b30_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x5557b91f6b30_0, 0;
    %load/vec4 v0x5557b91f6a50_0;
    %store/vec4 v0x5557b91f68a0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f6600_0, 0, 1;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5557b91f6600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5557b91f68a0_0;
    %assign/vec4 v0x5557b91f6b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f6600_0, 0, 1;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x5557b91f6a50_0;
    %assign/vec4 v0x5557b91f6b30_0, 0;
T_10.7 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5557b91f6d90;
T_11 ;
    %load/vec4 v0x5557b91f78c0_0;
    %store/vec4 v0x5557b91f7a70_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x5557b91f6d90;
T_12 ;
Ewait_3 .event/or E_0x5557b91f64a0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5557b91f7980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x5557b91f78c0_0;
    %store/vec4 v0x5557b91f7a70_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5557b91f7580_0;
    %flag_set/vec4 8;
    %jmp/0 T_12.5, 8;
    %load/vec4 v0x5557b91f78c0_0;
    %load/vec4 v0x5557b91f7c10_0;
    %parti/s 18, 0, 2;
    %pad/u 32;
    %add;
    %jmp/1 T_12.6, 8;
T_12.5 ; End of true expr.
    %load/vec4 v0x5557b91f78c0_0;
    %jmp/0 T_12.6, 8;
 ; End of false expr.
    %blend;
T_12.6;
    %store/vec4 v0x5557b91f7a70_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x5557b91f7670_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5557b91f78c0_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %or;
    %store/vec4 v0x5557b91f7a70_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x5557b91f7b40_0;
    %store/vec4 v0x5557b91f7a70_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5557b91f2b80;
T_13 ;
Ewait_4 .event/or E_0x5557b90cd260, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5557b91f31a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5557b91f35a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %load/vec4 v0x5557b91f33e0_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_13.23, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %load/vec4 v0x5557b91f33e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f33e0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557b91f33e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_13.25, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_13.26, 9;
T_13.25 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_13.26, 9;
 ; End of false expr.
    %blend;
T_13.26;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %load/vec4 v0x5557b91f33e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f33e0_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557b91f33e0_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.27, 9;
    %load/vec4 v0x5557b91f33e0_0;
    %pushi/vec4 16, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5557b91f33e0_0;
    %pushi/vec4 18, 0, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.29, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %jmp T_13.30;
T_13.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
T_13.30 ;
    %jmp T_13.28;
T_13.27 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
T_13.28 ;
    %load/vec4 v0x5557b91f33e0_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f33e0_0;
    %cmpi/e 9, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.31, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_13.32, 8;
T_13.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.32, 8;
 ; End of false expr.
    %blend;
T_13.32;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %load/vec4 v0x5557b91f3f70_0;
    %parti/s 1, 4, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5557b91f3740_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_13.33, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.34, 8;
T_13.33 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.34, 8;
 ; End of false expr.
    %blend;
T_13.34;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %load/vec4 v0x5557b91f3740_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.35, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.36, 8;
T_13.35 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.36, 8;
 ; End of false expr.
    %blend;
T_13.36;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %load/vec4 v0x5557b91f3740_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.37, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.38, 8;
T_13.37 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.38, 8;
 ; End of false expr.
    %blend;
T_13.38;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %load/vec4 v0x5557b91f3740_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.39, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.40, 8;
T_13.39 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.40, 8;
 ; End of false expr.
    %blend;
T_13.40;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %load/vec4 v0x5557b91f3740_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.42, 8;
T_13.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.42, 8;
 ; End of false expr.
    %blend;
T_13.42;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f4050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f4050_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5557b91f3990_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5557b91f3b50_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5557b91f3c30_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f3d10_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5557b91f30b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f3320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5557b91f38b0_0, 0, 2;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5557b91fa0c0;
T_14 ;
Ewait_5 .event/or E_0x5557b91fa250, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x5557b91faa40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x5557b91fa4c0_0;
    %replicate 24;
    %load/vec4 v0x5557b91fa590_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5557b91fa6a0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5557b91fa8a0_0;
    %replicate 16;
    %load/vec4 v0x5557b91fa590_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5557b91fa6a0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5557b91f4a50;
T_15 ;
Ewait_6 .event/or E_0x5557b91e3850, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5557b91f4f70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %pushi/vec4 31, 0, 32;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0x5557b91f4f70_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x5557b91f4cd0_0;
    %pad/u 32;
    %jmp/1 T_15.3, 9;
T_15.2 ; End of true expr.
    %load/vec4 v0x5557b91f4eb0_0;
    %pad/u 32;
    %jmp/0 T_15.3, 9;
 ; End of false expr.
    %blend;
T_15.3;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %pad/u 5;
    %store/vec4 v0x5557b91f4dd0_0, 0, 5;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5557b91f50f0;
T_16 ;
Ewait_7 .event/or E_0x5557b91f52d0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5557b91f5620_0;
    %flag_set/vec4 8;
    %jmp/0 T_16.0, 8;
    %load/vec4 v0x5557b91f5460_0;
    %jmp/1 T_16.1, 8;
T_16.0 ; End of true expr.
    %load/vec4 v0x5557b91f5520_0;
    %jmp/0 T_16.1, 8;
 ; End of false expr.
    %blend;
T_16.1;
    %store/vec4 v0x5557b91f5350_0, 0, 32;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5557b91f5760;
T_17 ;
Ewait_8 .event/or E_0x5557b91f5a60, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5557b91f6010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %load/vec4 v0x5557b91f5b00_0;
    %store/vec4 v0x5557b91f5f50_0, 0, 32;
    %jmp T_17.5;
T_17.0 ;
    %load/vec4 v0x5557b91f5b00_0;
    %store/vec4 v0x5557b91f5f50_0, 0, 32;
    %jmp T_17.5;
T_17.1 ;
    %load/vec4 v0x5557b91f5cb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.6, 8;
    %load/vec4 v0x5557b91f5e40_0;
    %jmp/1 T_17.7, 8;
T_17.6 ; End of true expr.
    %load/vec4 v0x5557b91f5be0_0;
    %jmp/0 T_17.7, 8;
 ; End of false expr.
    %blend;
T_17.7;
    %store/vec4 v0x5557b91f5f50_0, 0, 32;
    %jmp T_17.5;
T_17.2 ;
    %load/vec4 v0x5557b91f6100_0;
    %store/vec4 v0x5557b91f5f50_0, 0, 32;
    %jmp T_17.5;
T_17.3 ;
    %load/vec4 v0x5557b91f5d80_0;
    %store/vec4 v0x5557b91f5f50_0, 0, 32;
    %jmp T_17.5;
T_17.5 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5557b91f2120;
T_18 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f2490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f23f0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5557b91f2120;
T_19 ;
Ewait_9 .event/or E_0x5557b9131ed0, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x5557b91f2780_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_19.14, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_19.15, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_19.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_19.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_19.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_19.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_19.20, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_19.21, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_19.22, 6;
    %jmp T_19.24;
T_19.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.3 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.4 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.5 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.6 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.7 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.8 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.9 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.10 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.11 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.12 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.13 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.14 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.15 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.16 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.17 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.18 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.19 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.20 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.21 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.22 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.24;
T_19.24 ;
    %pop/vec4 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.25, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.26;
T_19.25 ;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 32, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 41, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 43, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.27, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.28;
T_19.27 ;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_19.29, 4;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.30;
T_19.29 ;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 12, 0, 6;
    %jmp/0xz  T_19.31, 4;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.32;
T_19.31 ;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 13, 0, 6;
    %jmp/0xz  T_19.33, 4;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.34;
T_19.33 ;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 10, 0, 6;
    %jmp/0xz  T_19.35, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.36;
T_19.35 ;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 11, 0, 6;
    %jmp/0xz  T_19.37, 4;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.38;
T_19.37 ;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 14, 0, 6;
    %jmp/0xz  T_19.39, 4;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
    %jmp T_19.40;
T_19.39 ;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_19.41, 4;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x5557b91f2550_0, 0, 5;
T_19.41 ;
T_19.40 ;
T_19.38 ;
T_19.36 ;
T_19.34 ;
T_19.32 ;
T_19.30 ;
T_19.28 ;
T_19.26 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5557b91f2120;
T_20 ;
Ewait_10 .event/or E_0x5557b9050b40, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5557b91f2860_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %jmp T_20.6;
T_20.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %jmp T_20.6;
T_20.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %jmp T_20.6;
T_20.2 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %jmp T_20.6;
T_20.3 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %jmp T_20.6;
T_20.4 ;
    %load/vec4 v0x5557b91f26c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %jmp T_20.11;
T_20.7 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %jmp T_20.11;
T_20.8 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %jmp T_20.11;
T_20.9 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5557b91f25f0_0, 0, 3;
    %jmp T_20.11;
T_20.11 ;
    %pop/vec4 1;
    %jmp T_20.6;
T_20.6 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5557b91f2120;
T_21 ;
Ewait_11 .event/or E_0x5557b9131ed0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v0x5557b91f2860_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x5557b91f2780_0;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f2490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f23f0_0, 0, 1;
    %jmp T_21.9;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f23f0_0, 0, 1;
    %jmp T_21.9;
T_21.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f23f0_0, 0, 1;
    %jmp T_21.9;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f2490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f23f0_0, 0, 1;
    %jmp T_21.9;
T_21.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f23f0_0, 0, 1;
    %jmp T_21.9;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f23f0_0, 0, 1;
    %jmp T_21.9;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f2490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91f23f0_0, 0, 1;
    %jmp T_21.9;
T_21.9 ;
    %pop/vec4 1;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f2490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f23f0_0, 0, 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5557b91c6090;
T_22 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f11c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91b9520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91dc780_0, 0, 32;
    %end;
    .thread T_22;
    .scope S_0x5557b91c6090;
T_23 ;
Ewait_12 .event/or E_0x5557b915cd30, E_0x0;
    %wait Ewait_12;
    %load/vec4 v0x5557b91f0c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_23.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_23.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_23.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_23.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_23.15, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_23.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_23.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_23.18, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_23.19, 6;
    %load/vec4 v0x5557b91f0ba0_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.0 ;
    %load/vec4 v0x5557b91f0ba0_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.1 ;
    %load/vec4 v0x5557b91f0ba0_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.2 ;
    %load/vec4 v0x5557b91f0e40_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.3 ;
    %load/vec4 v0x5557b91f0e40_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.4 ;
    %load/vec4 v0x5557b91f0f20_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.5 ;
    %load/vec4 v0x5557b91f0f20_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.6 ;
    %load/vec4 v0x5557b91f1000_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.7 ;
    %load/vec4 v0x5557b91f1000_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.8 ;
    %load/vec4 v0x5557b91f1440_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.9 ;
    %load/vec4 v0x5557b91f1520_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.10 ;
    %load/vec4 v0x5557b91f1b40_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.11 ;
    %load/vec4 v0x5557b91f1b40_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.12 ;
    %load/vec4 v0x5557b91f1d00_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.13 ;
    %load/vec4 v0x5557b91f1d00_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.14 ;
    %load/vec4 v0x5557b91f1c20_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.15 ;
    %load/vec4 v0x5557b91f1c20_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.16 ;
    %load/vec4 v0x5557b918f2f0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.17 ;
    %load/vec4 v0x5557b91f1600_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.18 ;
    %load/vec4 v0x5557b91d8ba0_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.19 ;
    %load/vec4 v0x5557b91dfb30_0;
    %store/vec4 v0x5557b91f0d60_0, 0, 32;
    %jmp T_23.21;
T_23.21 ;
    %pop/vec4 1;
    %load/vec4 v0x5557b91f10e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.23, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.24, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.27, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91f11c0_0, 0, 1;
    %jmp T_23.29;
T_23.22 ;
    %load/vec4 v0x5557b91971b0_0;
    %load/vec4 v0x5557b918f2f0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_23.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.31, 8;
T_23.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.31, 8;
 ; End of false expr.
    %blend;
T_23.31;
    %store/vec4 v0x5557b91f11c0_0, 0, 1;
    %jmp T_23.29;
T_23.23 ;
    %load/vec4 v0x5557b91971b0_0;
    %load/vec4 v0x5557b918f2f0_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_23.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.33, 8;
T_23.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.33, 8;
 ; End of false expr.
    %blend;
T_23.33;
    %store/vec4 v0x5557b91f11c0_0, 0, 1;
    %jmp T_23.29;
T_23.24 ;
    %load/vec4 v0x5557b91971b0_0;
    %cmpi/s 0, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_23.34, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.35, 8;
T_23.34 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.35, 8;
 ; End of false expr.
    %blend;
T_23.35;
    %store/vec4 v0x5557b91f11c0_0, 0, 1;
    %jmp T_23.29;
T_23.25 ;
    %load/vec4 v0x5557b91971b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_23.36, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.37, 8;
T_23.36 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.37, 8;
 ; End of false expr.
    %blend;
T_23.37;
    %store/vec4 v0x5557b91f11c0_0, 0, 1;
    %jmp T_23.29;
T_23.26 ;
    %load/vec4 v0x5557b91971b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_23.38, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.39, 8;
T_23.38 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.39, 8;
 ; End of false expr.
    %blend;
T_23.39;
    %store/vec4 v0x5557b91f11c0_0, 0, 1;
    %jmp T_23.29;
T_23.27 ;
    %load/vec4 v0x5557b91971b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_23.40, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_23.41, 8;
T_23.40 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_23.41, 8;
 ; End of false expr.
    %blend;
T_23.41;
    %store/vec4 v0x5557b91f11c0_0, 0, 1;
    %jmp T_23.29;
T_23.29 ;
    %pop/vec4 1;
    %load/vec4 v0x5557b91f0c80_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_23.42, 4;
    %load/vec4 v0x5557b91971b0_0;
    %store/vec4 v0x5557b91b9520_0, 0, 32;
    %load/vec4 v0x5557b91f16e0_0;
    %store/vec4 v0x5557b91dc780_0, 0, 32;
    %jmp T_23.43;
T_23.42 ;
    %load/vec4 v0x5557b91f0c80_0;
    %cmpi/e 22, 0, 5;
    %jmp/0xz  T_23.44, 4;
    %load/vec4 v0x5557b91f17c0_0;
    %store/vec4 v0x5557b91b9520_0, 0, 32;
    %load/vec4 v0x5557b91971b0_0;
    %store/vec4 v0x5557b91dc780_0, 0, 32;
    %jmp T_23.45;
T_23.44 ;
    %load/vec4 v0x5557b91f0c80_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x5557b91f0c80_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_23.46, 4;
    %load/vec4 v0x5557b91f18a0_0;
    %store/vec4 v0x5557b91b9520_0, 0, 32;
    %load/vec4 v0x5557b91f1980_0;
    %store/vec4 v0x5557b91dc780_0, 0, 32;
    %jmp T_23.47;
T_23.46 ;
    %load/vec4 v0x5557b91f17c0_0;
    %store/vec4 v0x5557b91b9520_0, 0, 32;
    %load/vec4 v0x5557b91f16e0_0;
    %store/vec4 v0x5557b91dc780_0, 0, 32;
T_23.47 ;
T_23.45 ;
T_23.43 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5557b91f7dd0;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91f8650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91f82f0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x5557b91f7dd0;
T_25 ;
    %wait E_0x5557b91f6580;
    %load/vec4 v0x5557b91f88b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x5557b91f8950_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557b91f8650_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5557b91f82f0_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x5557b91f8710_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.4, 4;
    %load/vec4 v0x5557b91f8490_0;
    %assign/vec4 v0x5557b91f8650_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x5557b91f83c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.6, 4;
    %load/vec4 v0x5557b91f8110_0;
    %assign/vec4 v0x5557b91f82f0_0, 0;
T_25.6 ;
T_25.5 ;
T_25.3 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5557b91f7dd0;
T_26 ;
Ewait_13 .event/or E_0x5557b91f8090, E_0x0;
    %wait Ewait_13;
    %load/vec4 v0x5557b91f8650_0;
    %store/vec4 v0x5557b91f8580_0, 0, 32;
    %load/vec4 v0x5557b91f82f0_0;
    %store/vec4 v0x5557b91f8220_0, 0, 32;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5557b91f8b70;
T_27 ;
Ewait_14 .event/or E_0x5557b91f8e10, E_0x0;
    %wait Ewait_14;
    %load/vec4 v0x5557b91f9470_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5557b91f9610, 4;
    %store/vec4 v0x5557b91f9200_0, 0, 32;
    %load/vec4 v0x5557b91f9550_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5557b91f9610, 4;
    %store/vec4 v0x5557b91f9310_0, 0, 32;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x5557b91f8b70;
T_28 ;
    %wait E_0x5557b91f6580;
    %load/vec4 v0x5557b91f90a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x5557b91f9ca0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.2, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b91f9160_0, 0, 32;
T_28.4 ;
    %load/vec4 v0x5557b91f9160_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_28.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5557b91f9160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b91f9610, 0, 4;
    %load/vec4 v0x5557b91f9160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5557b91f9160_0, 0, 32;
    %jmp T_28.4;
T_28.5 ;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x5557b91f9e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.6, 4;
    %load/vec4 v0x5557b91f9d40_0;
    %load/vec4 v0x5557b91f9ea0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557b91f9610, 0, 4;
T_28.6 ;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5557b91f42f0;
T_29 ;
Ewait_15 .event/or E_0x5557b91e2bb0, E_0x0;
    %wait Ewait_15;
    %load/vec4 v0x5557b91f4550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0x5557b91f4720_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.5, 8;
    %load/vec4 v0x5557b91f4660_0;
    %jmp/1 T_29.6, 8;
T_29.5 ; End of true expr.
    %load/vec4 v0x5557b91f47f0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x5557b91f4660_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.6, 8;
 ; End of false expr.
    %blend;
T_29.6;
    %store/vec4 v0x5557b91f48d0_0, 0, 32;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0x5557b91f4720_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.7, 8;
    %load/vec4 v0x5557b91f4660_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x5557b91f47f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.8, 8;
T_29.7 ; End of true expr.
    %load/vec4 v0x5557b91f47f0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x5557b91f4660_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.8, 8;
 ; End of false expr.
    %blend;
T_29.8;
    %store/vec4 v0x5557b91f48d0_0, 0, 32;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x5557b91f4720_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.9, 8;
    %load/vec4 v0x5557b91f4660_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x5557b91f47f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.10, 8;
T_29.9 ; End of true expr.
    %load/vec4 v0x5557b91f47f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x5557b91f4660_0;
    %parti/s 24, 8, 5;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.10, 8;
 ; End of false expr.
    %blend;
T_29.10;
    %store/vec4 v0x5557b91f48d0_0, 0, 32;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x5557b91f4720_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.11, 8;
    %load/vec4 v0x5557b91f4660_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x5557b91f47f0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.12, 8;
T_29.11 ; End of true expr.
    %load/vec4 v0x5557b91f4660_0;
    %jmp/0 T_29.12, 8;
 ; End of false expr.
    %blend;
T_29.12;
    %store/vec4 v0x5557b91f48d0_0, 0, 32;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5557b91c74e0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b91fb180_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x5557b91c74e0;
T_31 ;
Ewait_16 .event/or E_0x5557b90c3e80, E_0x0;
    %wait Ewait_16;
    %load/vec4 v0x5557b91fb180_0;
    %load/vec4 v0x5557b91fbba0_0;
    %and;
    %load/vec4 v0x5557b91fd3f0_0;
    %or;
    %store/vec4 v0x5557b91fbc60_0, 0, 1;
    %load/vec4 v0x5557b91fb180_0;
    %store/vec4 v0x5557b91fb240_0, 0, 1;
    %load/vec4 v0x5557b91fbd00_0;
    %store/vec4 v0x5557b91fc3d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b91fc490_0, 0, 1;
    %load/vec4 v0x5557b91fce50_0;
    %store/vec4 v0x5557b91fc080_0, 0, 32;
    %load/vec4 v0x5557b91fb580_0;
    %store/vec4 v0x5557b91fbdc0_0, 0, 32;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5557b91c74e0;
T_32 ;
    %wait E_0x5557b91f6580;
    %load/vec4 v0x5557b91fd3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5557b91fb180_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5557b91fc3d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5557b91fb180_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5557b919b740;
T_33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b9203a40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5557b9203cb0_0, 0, 32;
    %pushi/vec4 500, 0, 32;
T_33.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_33.1, 5;
    %jmp/1 T_33.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x5557b9203a40_0;
    %nor/r;
    %store/vec4 v0x5557b9203a40_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x5557b9203a40_0;
    %nor/r;
    %store/vec4 v0x5557b9203a40_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5557b9203cb0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5557b9203cb0_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 33 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x5557b90edda0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0x5557b919b740;
T_34 ;
    %vpi_call/w 3 37 "$dumpfile", "test/mips_cpu_bus.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5557b919b740 {0 0 0};
    %vpi_call/w 3 39 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b9203bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b92040d0_0, 0, 1;
    %delay 10, 0;
    %wait E_0x5557b91f6580;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5557b92040d0_0, 0, 1;
    %wait E_0x5557b91f6580;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5557b92040d0_0, 0, 1;
    %load/vec4 v0x5557b9203790_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_34.0, 4;
    %jmp T_34.1;
T_34.0 ;
    %vpi_call/w 3 51 "$display", "TB : CPU did not set running=1 after reset." {0 0 0};
T_34.1 ;
    %wait E_0x5557b90c3480;
    %vpi_call/w 3 54 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 55 "$display", "register_v0:%h", v0x5557b9203f80_0 {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/ALU.v";
    "rtl/mips_cpu/ALU_decoder.v";
    "rtl/mips_cpu/mips_cpu_decoder.v";
    "rtl/mips_cpu/lwlr.v";
    "rtl/mips_cpu/mips_cpu_mux1.v";
    "rtl/mips_cpu/mips_cpu_mux2.v";
    "rtl/mips_cpu/mips_cpu_mux3.v";
    "rtl/mips_cpu/mips_cpu_pc.v";
    "rtl/mips_cpu/mips_cpu_pcnext.v";
    "rtl/mips_cpu/reg_file_hi_lo.v";
    "rtl/mips_cpu/reg_file.v";
    "rtl/mips_cpu/mips_cpu_signextend.v";
    "rtl/mips_cpu/harvard_to_avalon.v";
    "rtl/mips_cpu/avl_master_bc.v";
    "rtl/avl_slave_mem.v";
