<stg><name>bnn_Pipeline_VITIS_LOOP_177_1</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:1 %sext_ln177_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln177

]]></Node>
<StgValue><ssdm name="sext_ln177_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:2 %sext_ln177_cast = sext i62 %sext_ln177_read

]]></Node>
<StgValue><ssdm name="sext_ln177_cast"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln177 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %i_3 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln177 = icmp_eq  i4 %i_3, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln177 = add i4 %i_3, i4 1

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln177 = br i1 %icmp_ln177, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:1 %zext_ln177 = zext i4 %i_3

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:5 %layer3_output_addr = getelementptr i8 %layer3_output, i64 0, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="layer3_output_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:6 %layer3_output_load = load i4 %layer3_output_addr

]]></Node>
<StgValue><ssdm name="layer3_output_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:9 %store_ln177 = store i4 %add_ln177, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4">
<![CDATA[
for.inc.split:6 %layer3_output_load = load i4 %layer3_output_addr

]]></Node>
<StgValue><ssdm name="layer3_output_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc.split:0 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln177_cast

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:2 %specpipeline_ln177 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln177"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:3 %speclooptripcount_ln177 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln177"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln177"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:7 %sext_ln178 = sext i8 %layer3_output_load

]]></Node>
<StgValue><ssdm name="sext_ln178"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
for.inc.split:8 %write_ln178 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %sext_ln178, i4 15

]]></Node>
<StgValue><ssdm name="write_ln178"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:10 %br_ln177 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="41" name="gmem" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="42" name="sext_ln177" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln177"/></StgValue>
</port>
<port id="43" name="layer3_output" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="layer3_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="45" from="StgValue_44" to="i" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="_ssdm_op_Read.ap_auto.i62" to="sext_ln177_read" fromId="46" toId="7">
</dataflow>
<dataflow id="48" from="sext_ln177" to="sext_ln177_read" fromId="42" toId="7">
</dataflow>
<dataflow id="49" from="sext_ln177_read" to="sext_ln177_cast" fromId="7" toId="8">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="50" toId="9">
</dataflow>
<dataflow id="52" from="gmem" to="specinterface_ln0" fromId="41" toId="9">
</dataflow>
<dataflow id="54" from="empty" to="specinterface_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="60" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="61" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="63" from="empty_1" to="specinterface_ln0" fromId="62" toId="9">
</dataflow>
<dataflow id="65" from="empty_2" to="specinterface_ln0" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="71" from="StgValue_67" to="specinterface_ln0" fromId="67" toId="9">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="73" from="empty_0" to="specinterface_ln0" fromId="58" toId="9">
</dataflow>
<dataflow id="75" from="StgValue_74" to="specinterface_ln0" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="77" from="StgValue_55" to="specinterface_ln0" fromId="55" toId="9">
</dataflow>
<dataflow id="79" from="StgValue_78" to="store_ln177" fromId="78" toId="10">
</dataflow>
<dataflow id="80" from="i" to="store_ln177" fromId="6" toId="10">
</dataflow>
<dataflow id="81" from="i" to="i_3" fromId="6" toId="12">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="82" toId="13">
</dataflow>
<dataflow id="84" from="gmem" to="specbitsmap_ln0" fromId="41" toId="13">
</dataflow>
<dataflow id="85" from="i_3" to="icmp_ln177" fromId="12" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_86" to="icmp_ln177" fromId="86" toId="14">
</dataflow>
<dataflow id="88" from="i_3" to="add_ln177" fromId="12" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="add_ln177" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="icmp_ln177" to="br_ln177" fromId="14" toId="16">
</dataflow>
<dataflow id="92" from="i_3" to="zext_ln177" fromId="12" toId="17">
</dataflow>
<dataflow id="93" from="layer3_output" to="layer3_output_addr" fromId="43" toId="18">
</dataflow>
<dataflow id="95" from="StgValue_94" to="layer3_output_addr" fromId="94" toId="18">
</dataflow>
<dataflow id="96" from="zext_ln177" to="layer3_output_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="97" from="layer3_output_addr" to="layer3_output_load" fromId="18" toId="19">
</dataflow>
<dataflow id="98" from="add_ln177" to="store_ln177" fromId="15" toId="20">
</dataflow>
<dataflow id="99" from="i" to="store_ln177" fromId="6" toId="20">
</dataflow>
<dataflow id="100" from="layer3_output_addr" to="layer3_output_load" fromId="18" toId="21">
</dataflow>
<dataflow id="101" from="gmem" to="gmem_addr" fromId="41" toId="22">
</dataflow>
<dataflow id="102" from="sext_ln177_cast" to="gmem_addr" fromId="8" toId="22">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln177" fromId="103" toId="23">
</dataflow>
<dataflow id="105" from="StgValue_74" to="specpipeline_ln177" fromId="74" toId="23">
</dataflow>
<dataflow id="106" from="StgValue_55" to="specpipeline_ln177" fromId="55" toId="23">
</dataflow>
<dataflow id="107" from="StgValue_55" to="specpipeline_ln177" fromId="55" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_55" to="specpipeline_ln177" fromId="55" toId="23">
</dataflow>
<dataflow id="109" from="empty_0" to="specpipeline_ln177" fromId="58" toId="23">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln177" fromId="110" toId="24">
</dataflow>
<dataflow id="113" from="StgValue_112" to="speclooptripcount_ln177" fromId="112" toId="24">
</dataflow>
<dataflow id="114" from="StgValue_112" to="speclooptripcount_ln177" fromId="112" toId="24">
</dataflow>
<dataflow id="115" from="StgValue_112" to="speclooptripcount_ln177" fromId="112" toId="24">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecLoopName" to="specloopname_ln177" fromId="116" toId="25">
</dataflow>
<dataflow id="119" from="empty_11" to="specloopname_ln177" fromId="118" toId="25">
</dataflow>
<dataflow id="120" from="layer3_output_load" to="sext_ln178" fromId="21" toId="26">
</dataflow>
<dataflow id="122" from="_ssdm_op_Write.m_axi.p1i32" to="write_ln178" fromId="121" toId="27">
</dataflow>
<dataflow id="123" from="gmem_addr" to="write_ln178" fromId="22" toId="27">
</dataflow>
<dataflow id="124" from="sext_ln178" to="write_ln178" fromId="26" toId="27">
</dataflow>
<dataflow id="126" from="StgValue_125" to="write_ln178" fromId="125" toId="27">
</dataflow>
<dataflow id="127" from="icmp_ln177" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="128" from="icmp_ln177" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
