{
	"PWR": {
		"info": "Power related registers",
		"table": "2-2",
		
		"registers": {
			"R32_PWR_CTLR": {
				"name": "R32_PWR_CTLR",
				"address": "0x40007000",
				"info": "Power control register",
				"reset_value": "0x00000000"
			},
			"R32_PWR_CSR": {
				"name": "R32_PWR_CSR",
				"address": "0x40007004",
				"info": "Power control/status register",
				"reset_value": "0x00000000"
			}
		}
	},

	"RCC": {
		"info": "Reset and Clock Control",
		"table": "3-1",
		
		"registers": {
			"R32_RCC_CTLR": {
				"name": "R32_RCC_CTLR",
				"address": "0x40021000",
				"info": "Clock control register",
				"reset_value": "0x0000xx83"
			},
			"R32_RCC_CFGR0": {
				"name": "R32_RCC_CFGR0",
				"address": "0x40021004",
				"info": "Clock configuration register 0",
				"reset_value": "0x00000000"
			},
			"R32_RCC_INTR": {
				"name": "R32_RCC_INTR",
				"address": "0x40021008",
				"info": "Clock interrupt register",
				"reset_value": "0x00000000"
			},
			"R32_RCC_APB2PRSTR": {
				"name": "R32_RCC_APB2PRSTR",
				"address": "0x4002100C",
				"info": "PB2 peripheral reset register",
				"reset_value": "0x00000000"
			},
			"R32_RCC_APB1PRSTR": {
				"name": "R32_RCC_APB1PRSTR",
				"address": "0x40021010",
				"info": "PB1 peripheral reset register",
				"reset_value": "0x00000000"
			},
			"R32_RCC_AHBPCENR": {
				"name": "R32_RCC_AHBPCENR",
				"address": "0x40021014",
				"info": "HB peripheral clock enable register",
				"reset_value": "0x00000014"
			},
			"R32_RCC_APB2PCENR": {
				"name": "R32_RCC_APB2PCENR",
				"address": "0x40021018",
				"info": "PB2 peripheral clock enable register",
				"reset_value": "0x00000000"
			},
			"R32_RCC_APB1PCENR": {
				"name": "R32_RCC_APB1PCENR",
				"address": "0x4002101C",
				"info": "PB1 peripheral clock enable register",
				"reset_value": "0x00000000"
			},
			"R32_RCC_BDCTLR": {
				"name": "R32_RCC_BDCTLR",
				"address": "0x40021020",
				"info": "Backup domain control register",
				"reset_value": "0x00000000"
			},
			"R32_RCC_RSTSCKR": {
				"name": "R32_RCC_RSTSCKR",
				"address": "0x40021024",
				"info": "Control/status register",
				"reset_value": "0x0C000000"
			},
			"R32_RCC_AHBRSTR": {
				"name": "R32_RCC_AHBRSTR",
				"address": "0x40021028",
				"info": "HB peripheral reset register",
				"reset_value": "0x00000000"
			},
			"R32_RCC_CFGR2": {
				"name": "R32_RCC_CFGR2",
				"address": "0x4002102C",
				"info": "Clock configuration register 2",
				"reset_value": "0x00000000"
			}
		}
	},

	"OSC": {
		"info": "OSC-related registers list",
		"table": "3-2",
		
		"registers": {
			"R32_HSE_CAL_CTRL": {
				"name": "R32_HSE_CAL_CTRL",
				"address": "0x4002202C",
				"info": "HSE crystal oscillator calibration control register",
				"reset_value": "0x09000000"
			},
			"R16_LSI32K_TUNE": {
				"name": "R16_LSI32K_TUNE",
				"address": "0x40022036",
				"info": "LSI crystal oscillator calibration tune register",
				"reset_value": "0x1011"
			},
			"R8_LSI32K_CAL_CFG": {
				"name": "R8_LSI32K_CAL_CFG",
				"address": "0x40022049",
				"info": "LSI crystal oscillator calibration configuration register",
				"reset_value": "0x01"
			},
			"R16_LSI32K_CAL_STATR": {
				"name": "R16_LSI32K_CAL_STATR",
				"address": "0x4002204C",
				"info": "LSI crystal oscillator calibration status register",
				"reset_value": "0x0000"
			},
			"R8_LSI32K_CAL_OV_CNT": {
				"name": "R8_LSI32K_CAL_OV_CNT",
				"address": "0x4002204E",
				"info": "LSI crystal oscillator calibration counter",
				"reset_value": "0x00"
			},
			"R8_LSI32K_CAL_CTRL": {
				"name": "R8_LSI32K_CAL_CTRL",
				"address": "0x4002204F",
				"info": "LSI crystal oscillator calibration control register",
				"reset_value": "0x80"
			}
		}
	},

	"BKP": {
		"info": "BKP-related registers list",
		"table": "4-1",
		
		"registers": {
			"R16_BKP_DATAR1": {
				"name": "R16_BKP_DATAR1",
				"address": "0x40006C04",
				"info": "Backup data register 1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR2": {
				"name": "R16_BKP_DATAR2",
				"address": "0x40006C08",
				"info": "Backup data register 2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR3": {
				"name": "R16_BKP_DATAR3",
				"address": "0x40006C0C",
				"info": "Backup data register 3",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR4": {
				"name": "R16_BKP_DATAR4",
				"address": "0x40006C10",
				"info": "Backup data register 4",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR5": {
				"name": "R16_BKP_DATAR5",
				"address": "0x40006C14",
				"info": "Backup data register 5",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR6": {
				"name": "R16_BKP_DATAR6",
				"address": "0x40006C18",
				"info": "Backup data register 6",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR7": {
				"name": "R16_BKP_DATAR7",
				"address": "0x40006C1C",
				"info": "Backup data register 7",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR8": {
				"name": "R16_BKP_DATAR8",
				"address": "0x40006C20",
				"info": "Backup data register 8",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR9": {
				"name": "R16_BKP_DATAR9",
				"address": "0x40006C24",
				"info": "Backup data register 9",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR10": {
				"name": "R16_BKP_DATAR10",
				"address": "0x40006C28",
				"info": "Backup data register 10",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_OCTLR": {
				"name": "R16_BKP_OCTLR",
				"address": "0x40006C2C",
				"info": "RTC calibration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_TPCTLR": {
				"name": "R16_BKP_TPCTLR",
				"address": "0x40006C30",
				"info": "Tamper detection control register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_TPCSR": {
				"name": "R16_BKP_TPCSR",
				"address": "0x40006C34",
				"info": "Tamper detection status register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR11": {
				"name": "R16_BKP_DATAR11",
				"address": "0x40006C40",
				"info": "Backup data register 11",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR12": {
				"name": "R16_BKP_DATAR12",
				"address": "0x40006C44",
				"info": "Backup data register 12",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR13": {
				"name": "R16_BKP_DATAR13",
				"address": "0x40006C48",
				"info": "Backup data register 13",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR14": {
				"name": "R16_BKP_DATAR14",
				"address": "0x40006C4C",
				"info": "Backup data register 14",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR15": {
				"name": "R16_BKP_DATAR15",
				"address": "0x40006C50",
				"info": "Backup data register 15",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR16": {
				"name": "R16_BKP_DATAR16",
				"address": "0x40006C54",
				"info": "Backup data register 16",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR17": {
				"name": "R16_BKP_DATAR17",
				"address": "0x40006C58",
				"info": "Backup data register 17",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR18": {
				"name": "R16_BKP_DATAR18",
				"address": "0x40006C5C",
				"info": "Backup data register 18",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR19": {
				"name": "R16_BKP_DATAR19",
				"address": "0x40006C60",
				"info": "Backup data register 19",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR20": {
				"name": "R16_BKP_DATAR20",
				"address": "0x40006C64",
				"info": "Backup data register 20",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR21": {
				"name": "R16_BKP_DATAR21",
				"address": "0x40006C68",
				"info": "Backup data register 21",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR22": {
				"name": "R16_BKP_DATAR22",
				"address": "0x40006C6C",
				"info": "Backup data register 22",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR23": {
				"name": "R16_BKP_DATAR23",
				"address": "0x40006C70",
				"info": "Backup data register 23",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR24": {
				"name": "R16_BKP_DATAR24",
				"address": "0x40006C74",
				"info": "Backup data register 24",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR25": {
				"name": "R16_BKP_DATAR25",
				"address": "0x40006C78",
				"info": "Backup data register 25",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR26": {
				"name": "R16_BKP_DATAR26",
				"address": "0x40006C7C",
				"info": "Backup data register 26",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR27": {
				"name": "R16_BKP_DATAR27",
				"address": "0x40006C80",
				"info": "Backup data register 27",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR28": {
				"name": "R16_BKP_DATAR28",
				"address": "0x40006C84",
				"info": "Backup data register 28",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR29": {
				"name": "R16_BKP_DATAR29",
				"address": "0x40006C88",
				"info": "Backup data register 29",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR30": {
				"name": "R16_BKP_DATAR30",
				"address": "0x40006C8C",
				"info": "Backup data register 30",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR31": {
				"name": "R16_BKP_DATAR31",
				"address": "0x40006C90",
				"info": "Backup data register 31",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR32": {
				"name": "R16_BKP_DATAR32",
				"address": "0x40006C94",
				"info": "Backup data register 32",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR33": {
				"name": "R16_BKP_DATAR33",
				"address": "0x40006C98",
				"info": "Backup data register 33",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR34": {
				"name": "R16_BKP_DATAR34",
				"address": "0x40006C9C",
				"info": "Backup data register 34",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR35": {
				"name": "R16_BKP_DATAR35",
				"address": "0x40006CA0",
				"info": "Backup data register 35",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR36": {
				"name": "R16_BKP_DATAR36",
				"address": "0x40006CA4",
				"info": "Backup data register 36",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR37": {
				"name": "R16_BKP_DATAR37",
				"address": "0x40006CA8",
				"info": "Backup data register 37",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR38": {
				"name": "R16_BKP_DATAR38",
				"address": "0x40006CAC",
				"info": "Backup data register 38",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR39": {
				"name": "R16_BKP_DATAR39",
				"address": "0x40006CB0",
				"info": "Backup data register 39",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR40": {
				"name": "R16_BKP_DATAR40",
				"address": "0x40006CB4",
				"info": "Backup data register 40",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR41": {
				"name": "R16_BKP_DATAR41",
				"address": "0x40006CB8",
				"info": "Backup data register 41",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_BKP_DATAR42": {
				"name": "R16_BKP_DATAR42",
				"address": "0x40006CBC",
				"info": "Backup data register 42",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}
		}
	},

	"CRC": {
		"info": "CRC-related registers list",
		"table": "5-1",
		
		"registers": {
			"R32_CRC_DATAR": {
				"name": "R32_CRC_DATAR",
				"address": "0x40023000",
				"info": "Data register",
				"reset_value": "0xFFFFFFFF",
				"bits_fields": "[]"
			},
			"R8_CRC_IDATAR": {
				"name": "R8_CRC_IDATAR",
				"address": "0x40023004",
				"info": "Independent data register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R32_CRC_CTLR": {
				"name": "R32_CRC_CTLR",
				"address": "0x40023008",
				"info": "Control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
		}
	},

	"RTC": {
		"info": "RTC-related registers list",
		"table": "6-1",
		
		"registers": {
			"R16_RTC_CTLRH": {
				"name": "R16_RTC_CTLRH",
				"address": "0x40002800",
				"info": "RTC control register high",
				"reset_value": "0x0000"
			},
			"R16_RTC_CTLRL": {
				"name": "R16_RTC_CTLRL",
				"address": "0x40002804",
				"info": "RTC control register low",
				"reset_value": "0x0020"
			},
			"R16_RTC_PSCRH": {
				"name": "R16_RTC_PSCRH",
				"address": "0x40002808",
				"info": "Prescaler reload register high",
				"reset_value": "0x0000"
			},
			"R16_RTC_PSCRL": {
				"name": "R16_RTC_PSCRL",
				"address": "0x4000280C",
				"info": "Prescaler reload register low",
				"reset_value": "0xXXXX"
			},
			"R16_RTC_DIVH": {
				"name": "R16_RTC_DIVH",
				"address": "0x40002810",
				"info": "Divider register high",
				"reset_value": "0xXXXX"
			},
			"R16_RTC_DIVL": {
				"name": "R16_RTC_DIVL",
				"address": "0x40002814",
				"info": "Divider register low",
				"reset_value": "0xXXXX"
			},
			"R16_RTC_CNTH": {
				"name": "R16_RTC_CNTH",
				"address": "0x40002818",
				"info": "RTC counter register high",
				"reset_value": "0xXXXX"
			},
			"R16_RTC_CNTL": {
				"name": "R16_RTC_CNTL",
				"address": "0x4000281C",
				"info": "RTC counter register low",
				"reset_value": "0xXXXX"
			},
			"R16_RTC_ALRMH": {
				"name": "R16_RTC_ALRMH",
				"address": "0x40002820",
				"info": "Alarm clock register high",
				"reset_value": "0xXXXX"
			},
			"R16_RTC_ALRML": {
				"name": "R16_RTC_ALRML",
				"address": "0x40002824",
				"info": "Alarm clock register low",
				"reset_value": "0xXXXX"
			}
		}
	},

	"IWDG": {
		"info": "IWDG-related registers list",
		"table": "7-1",
		
		"registers": {
			"R16_IWDG_CTLR": {
				"name": "R16_IWDG_CTLR",
				"address": "0x40003000",
				"info": "Control register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_IWDG_PSCR": {
				"name": "R16_IWDG_PSCR",
				"address": "0x40003004",
				"info": "Prescaler register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_IWDG_RLDR": {
				"name": "R16_IWDG_RLDR",
				"address": "0x40003008",
				"info": "Reload register",
				"reset_value": "0x0FFF",
				"bits_fields": "[]"
			},
			"R16_IWDG_STATR": {
				"name": "R16_IWDG_STATR",
				"address": "0x4000300C",
				"info": "Status register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}
		}		
	},

	"WWDG": {
		"info": "WWDG-related registers list",
		"table": "8-1",

		"registers": {
			"R16_WWDG_CTLR": {
				"name": "R16_WWDG_CTLR",
				"address": "0x40002C00",
				"info": "Control register",
				"reset_value": "0x007F",
				"bits_fields": "[]"
			},
			"R16_WWDG_CFGR": {
				"name": "R16_WWDG_CFGR",
				"address": "0x40002C04",
				"info": "Configuration register",
				"reset_value": "0x007F",
				"bits_fields": "[]"
			},
			"R16_WWDG_STATR": {
				"name": "R16_WWDG_STATR",
				"address": "0x40002C08",
				"info": "Status register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}
		}
	},

	"EXTI": {
		"info": "EXTI-related registers list",
		"table": "9-4",

		"registers": {
			"R32_EXTI_INTENR": {
				"name": "R32_EXTI_INTENR",
				"address": "0x40010400",
				"info": "Interrupt enable register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_EXTI_EVENR": {
				"name": "R32_EXTI_EVENR",
				"address": "0x40010404",
				"info": "Event enable register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_EXTI_RTENR": {
				"name": "R32_EXTI_RTENR",
				"address": "0x40010408",
				"info": "Rising edge trigger enable register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_EXTI_FTENR": {
				"name": "R32_EXTI_FTENR",
				"address": "0x4001040C",
				"info": "Falling edge trigger enable register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_EXTI_SWIEVR": {
				"name": "R32_EXTI_SWIEVR",
				"address": "0x40010410",
				"info": "Software interrupt event register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_EXTI_INTFR": {
				"name": "R32_EXTI_INTFR",
				"address": "0x40010414",
				"info": "Interrupt flag register",
				"reset_value": "0x0000XXXX",
				"bits_fields": "[]"
			}
		}
	},

	"PFIC": {
		"info": "List of PFIC-related registers",
		"table": "9-5",

        "registers": {
			"R32_PFIC_ISR1": {
				"name": "R32_PFIC_ISR1",
				"address": "0xE000E000",
				"info": "PFIC interrupt enable status register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_ISR2": {
				"name": "R32_PFIC_ISR2",
				"address": "0xE000E004",
				"info": "PFIC interrupt enable status register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_ISR3": {
				"name": "R32_PFIC_ISR3",
				"address": "0xE000E008",
				"info": "PFIC interrupt enable status register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_ISR4": {
				"name": "R32_PFIC_ISR4",
				"address": "0xE000E00C",
				"info": "PFIC interrupt enable status register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPR1": {
				"name": "R32_PFIC_IPR1",
				"address": "0xE000E020",
				"info": "PFIC interrupt pending status register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPR2": {
				"name": "R32_PFIC_IPR2",
				"address": "0xE000E024",
				"info": "PFIC interrupt pending status register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPR3": {
				"name": "R32_PFIC_IPR3",
				"address": "0xE000E028",
				"info": "PFIC interrupt pending status register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPR4": {
				"name": "R32_PFIC_IPR4",
				"address": "0xE000E02C",
				"info": "PFIC interrupt pending status register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_ITHRESDR": {
				"name": "R32_PFIC_ITHRESDR",
				"address": "0xE000E040",
				"info": "PFIC interrupt priority threshold configuration register",     
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_CFGR": {
				"name": "R32_PFIC_CFGR",
				"address": "0xE000E048",
				"info": "PFIC interrupt configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_GISR": {
				"name": "R32_PFIC_GISR",
				"address": "0xE000E04C",
				"info": "PFIC interrupt global status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_VTFIDR": {
				"name": "R32_PFIC_VTFIDR",
				"address": "0xE000E050",
				"info": "PFIC VTF interrupt ID configuration register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_PFIC_VTFADDRR0": {
				"name": "R32_PFIC_VTFADDRR0",
				"address": "0xE000E060",
				"info": "PFIC VTF interrupt0 offset address register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_PFIC_VTFADDRR1": {
				"name": "R32_PFIC_VTFADDRR1",
				"address": "0xE000E064",
				"info": "PFIC VTF interrupt1 offset address register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_PFIC_VTFADDRR2": {
				"name": "R32_PFIC_VTFADDRR2",
				"address": "0xE000E068",
				"info": "PFIC VTF interrupt2 offset address register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_PFIC_VTFADDRR3": {
				"name": "R32_PFIC_VTFADDRR3",
				"address": "0xE000E06C",
				"info": "PFIC VTF interrupt3 offset address register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_PFIC_IENR1": {
				"name": "R32_PFIC_IENR1",
				"address": "0xE000E100",
				"info": "PFIC interrupt enable set register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IENR2": {
				"name": "R32_PFIC_IENR2",
				"address": "0xE000E104",
				"info": "PFIC interrupt enable set register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IENR3": {
				"name": "R32_PFIC_IENR3",
				"address": "0xE000E108",
				"info": "PFIC interrupt enable set register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IENR4": {
				"name": "R32_PFIC_IENR4",
				"address": "0xE000E10C",
				"info": "PFIC interrupt enable set register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IRER1": {
				"name": "R32_PFIC_IRER1",
				"address": "0xE000E180",
				"info": "PFIC interrupt enable clear register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IRER2": {
				"name": "R32_PFIC_IRER2",
				"address": "0xE000E184",
				"info": "PFIC interrupt enable clear register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IRER3": {
				"name": "R32_PFIC_IRER3",
				"address": "0xE000E188",
				"info": "PFIC interrupt enable clear register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IRER4": {
				"name": "R32_PFIC_IRER4",
				"address": "0xE000E18C",
				"info": "PFIC interrupt enable clear register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPSR1": {
				"name": "R32_PFIC_IPSR1",
				"address": "0xE000E200",
				"info": "PFIC interrupt pending set register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPSR2": {
				"name": "R32_PFIC_IPSR2",
				"address": "0xE000E204",
				"info": "PFIC interrupt pending set register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPSR3": {
				"name": "R32_PFIC_IPSR3",
				"address": "0xE000E208",
				"info": "PFIC interrupt pending set register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPSR4": {
				"name": "R32_PFIC_IPSR4",
				"address": "0xE000E20C",
				"info": "PFIC interrupt pending set register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPRR1": {
				"name": "R32_PFIC_IPRR1",
				"address": "0xE000E280",
				"info": "PFIC interrupt pending clear register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPRR2": {
				"name": "R32_PFIC_IPRR2",
				"address": "0xE000E284",
				"info": "PFIC interrupt pending clear register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPRR3": {
				"name": "R32_PFIC_IPRR3",
				"address": "0xE000E288",
				"info": "PFIC interrupt pending clear register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPRR4": {
				"name": "R32_PFIC_IPRR4",
				"address": "0xE000E28C",
				"info": "PFIC interrupt pending clear register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IACTR1": {
				"name": "R32_PFIC_IACTR1",
				"address": "0xE000E300",
				"info": "PFIC interrupt activation register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IACTR2": {
				"name": "R32_PFIC_IACTR2",
				"address": "0xE000E304",
				"info": "PFIC interrupt activation register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IACTR3": {
				"name": "R32_PFIC_IACTR3",
				"address": "0xE000E308",
				"info": "PFIC interrupt activation register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IACTR4": {
				"name": "R32_PFIC_IACTR4",
				"address": "0xE000E30C",
				"info": "PFIC interrupt activation register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_IPRIORx": {
				"name": "R32_PFIC_IPRIORx",
				"address": "0xE000E400",
				"info": "PFIC interrupt priority configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_PFIC_SCTLR": {
				"name": "R32_PFIC_SCTLR",
				"address": "0xE000ED10",
				"info": "PFIC system control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}            
        }	
	},

	"GPIO": {
		"info": "GPIO-related registers list",
		"table": "10-47",

		"registers": {
			"R32_GPIOA_CFGLR": {
				"name": "R32_GPIOA_CFGLR",
				"address": "0x40010800",
				"info": "PA port configuration register low",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOB_CFGLR": {
				"name": "R32_GPIOB_CFGLR",
				"address": "0x40010C00",
				"info": "PB port configuration register low",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOC_CFGLR": {
				"name": "R32_GPIOC_CFGLR",
				"address": "0x40011000",
				"info": "PC port configuration register low",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOD_CFGLR": {
				"name": "R32_GPIOD_CFGLR",
				"address": "0x40011400",
				"info": "PD port configuration register low",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOE_CFGLR": {
				"name": "R32_GPIOE_CFGLR",
				"address": "0x40011800",
				"info": "PE port configuration register low",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOA_CFGHR": {
				"name": "R32_GPIOA_CFGHR",
				"address": "0x40010804",
				"info": "PA port configuration register high",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOB_CFGHR": {
				"name": "R32_GPIOB_CFGHR",
				"address": "0x40010C04",
				"info": "PB port configuration register high",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOC_CFGHR": {
				"name": "R32_GPIOC_CFGHR",
				"address": "0x40011004",
				"info": "PC port configuration register high",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOD_CFGHR": {
				"name": "R32_GPIOD_CFGHR",
				"address": "0x40011404",
				"info": "PD port configuration register high",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOE_CFGHR": {
				"name": "R32_GPIOE_CFGHR",
				"address": "0x40011804",
				"info": "PE port configuration register high",
				"reset_value": "0x44444444",
				"bits_fields": "[]"
			},
			"R32_GPIOA_INDR": {
				"name": "R32_GPIOA_INDR",
				"address": "0x40010808",
				"info": "PA port input data register",
				"reset_value": "0x0000XXXX",
				"bits_fields": "[]"
			},
			"R32_GPIOB_INDR": {
				"name": "R32_GPIOB_INDR",
				"address": "0x40010C08",
				"info": "PB port input data register",
				"reset_value": "0x0000XXXX",
				"bits_fields": "[]"
			},
			"R32_GPIOC_INDR": {
				"name": "R32_GPIOC_INDR",
				"address": "0x40011008",
				"info": "PC port input data register",
				"reset_value": "0x0000XXXX",
				"bits_fields": "[]"
			},
			"R32_GPIOD_INDR": {
				"name": "R32_GPIOD_INDR",
				"address": "0x40011408",
				"info": "PD port input data register",
				"reset_value": "0x0000XXXX",
				"bits_fields": "[]"
			},
			"R32_GPIOE_INDR": {
				"name": "R32_GPIOE_INDR",
				"address": "0x40011808",
				"info": "PE port input data register",
				"reset_value": "0x0000XXXX",
				"bits_fields": "[]"
			},
			"R32_GPIOA_OUTDR": {
				"name": "R32_GPIOA_OUTDR",
				"address": "0x4001080C",
				"info": "PA port output data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOB_OUTDR": {
				"name": "R32_GPIOB_OUTDR",
				"address": "0x40010C0C",
				"info": "PB port output data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOC_OUTDR": {
				"name": "R32_GPIOC_OUTDR",
				"address": "0x4001100C",
				"info": "PC port output data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOD_OUTDR": {
				"name": "R32_GPIOD_OUTDR",
				"address": "0x4001140C",
				"info": "PD port output data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOE_OUTDR": {
				"name": "R32_GPIOE_OUTDR",
				"address": "0x4001180C",
				"info": "PE port output data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOA_BSHR": {
				"name": "R32_GPIOA_BSHR",
				"address": "0x40010810",
				"info": "PA port set/reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOB_BSHR": {
				"name": "R32_GPIOB_BSHR",
				"address": "0x40010C10",
				"info": "PB port set/reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOC_BSHR": {
				"name": "R32_GPIOC_BSHR",
				"address": "0x40011010",
				"info": "PC port set/reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOD_BSHR": {
				"name": "R32_GPIOD_BSHR",
				"address": "0x40011410",
				"info": "PD port set/reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOE_BSHR": {
				"name": "R32_GPIOE_BSHR",
				"address": "0x40011810",
				"info": "PE port set/reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOA_BCR": {
				"name": "R32_GPIOA_BCR",
				"address": "0x40010814",
				"info": "PA port reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOB_BCR": {
				"name": "R32_GPIOB_BCR",
				"address": "0x40010C14",
				"info": "PB port reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOC_BCR": {
				"name": "R32_GPIOC_BCR",
				"address": "0x40011014",
				"info": "PC port reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOD_BCR": {
				"name": "R32_GPIOD_BCR",
				"address": "0x40011414",
				"info": "PD port reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOE_BCR": {
				"name": "R32_GPIOE_BCR",
				"address": "0x40011814",
				"info": "PE port reset register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOA_LCKR": {
				"name": "R32_GPIOA_LCKR",
				"address": "0x40010818",
				"info": "PA port configuration lock register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOB_LCKR": {
				"name": "R32_GPIOB_LCKR",
				"address": "0x40010C18",
				"info": "PB port configuration lock register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOC_LCKR": {
				"name": "R32_GPIOC_LCKR",
				"address": "0x40011018",
				"info": "PC port configuration lock register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOD_LCKR": {
				"name": "R32_GPIOD_LCKR",
				"address": "0x40011418",
				"info": "PD port configuration lock register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_GPIOE_LCKR": {
				"name": "R32_GPIOE_LCKR",
				"address": "0x40011818",
				"info": "PE port configuration lock register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }	
	},

	"AFIO": {
		"info": "List of AFIO-related registers",
		"table": "10-48",

		"registers": {
			"R32_AFIO_ECR": {
				"name": "R32_AFIO_ECR",
				"address": "0x40010000",
				"info": "Event control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_AFIO_PCFR1": {
				"name": "R32_AFIO_PCFR1",
				"address": "0x40010004",
				"info": "Remap register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_AFIO_EXTICR1": {
				"name": "R32_AFIO_EXTICR1",
				"address": "0x40010008",
				"info": "External interrupt configuration register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_AFIO_EXTICR2": {
				"name": "R32_AFIO_EXTICR2",
				"address": "0x4001000C",
				"info": "External interrupt configuration register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_AFIO_EXTICR3": {
				"name": "R32_AFIO_EXTICR3",
				"address": "0x40010010",
				"info": "External interrupt configuration register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_AFIO_EXTICR4": {
				"name": "R32_AFIO_EXTICR4",
				"address": "0x40010014",
				"info": "External interrupt configuration register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_AFIO_PCFR2": {
				"name": "R32_AFIO_PCFR2",
				"address": "0x4001001C",
				"info": "Remap register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"DMA": {
		"info": "DMA-related registers list",
		"table": "11-7",

		"registers": {
			"R32_DMA1_INTFR": {
				"name": "R32_DMA1_INTFR",
				"address": "0x40020000",
				"info": "DMA1 interrupt flag register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_INTFCR": {
				"name": "R32_DMA1_INTFCR",
				"address": "0x40020004",
				"info": "DMA1 interrupt flag clear register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CFGR1": {
				"name": "R32_DMA1_CFGR1",
				"address": "0x40020008",
				"info": "DMA1 channel1 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CNTR1": {
				"name": "R32_DMA1_CNTR1",
				"address": "0x4002000C",
				"info": "DMA1 channel1 transferred data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_PADDR1": {
				"name": "R32_DMA1_PADDR1",
				"address": "0x40020010",
				"info": "DMA1 channel1 peripheral address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_MADDR1": {
				"name": "R32_DMA1_MADDR1",
				"address": "0x40020014",
				"info": "DMA1 channel1 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CFGR2": {
				"name": "R32_DMA1_CFGR2",
				"address": "0x4002001C",
				"info": "DMA1 channel2 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CNTR2": {
				"name": "R32_DMA1_CNTR2",
				"address": "0x40020020",
				"info": "DMA1 channel2 transferred data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_PADDR2": {
				"name": "R32_DMA1_PADDR2",
				"address": "0x40020024",
				"info": "DMA1 channel2 peripheral address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_MADDR2": {
				"name": "R32_DMA1_MADDR2",
				"address": "0x40020028",
				"info": "DMA1 channel2 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CFGR3": {
				"name": "R32_DMA1_CFGR3",
				"address": "0x40020030",
				"info": "DMA1 channel3 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CNTR3": {
				"name": "R32_DMA1_CNTR3",
				"address": "0x40020034",
				"info": "DMA1 channel3 transferred data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_PADDR3": {
				"name": "R32_DMA1_PADDR3",
				"address": "0x40020038",
				"info": "DMA1 channel3 peripheral address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_MADDR3": {
				"name": "R32_DMA1_MADDR3",
				"address": "0x4002003C",
				"info": "DMA1 channel3 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CFGR4": {
				"name": "R32_DMA1_CFGR4",
				"address": "0x40020044",
				"info": "DMA1 channel4 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CNTR4": {
				"name": "R32_DMA1_CNTR4",
				"address": "0x40020048",
				"info": "DMA1 channel4 transferred data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_PADDR4": {
				"name": "R32_DMA1_PADDR4",
				"address": "0x4002004C",
				"info": "DMA1 channel4 peripheral address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_MADDR4": {
				"name": "R32_DMA1_MADDR4",
				"address": "0x40020050",
				"info": "DMA1 channel4 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CFGR5": {
				"name": "R32_DMA1_CFGR5",
				"address": "0x40020058",
				"info": "DMA1 channel5 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CNTR5": {
				"name": "R32_DMA1_CNTR5",
				"address": "0x4002005C",
				"info": "DMA1 channel5 transferred data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_PADDR5": {
				"name": "R32_DMA1_PADDR5",
				"address": "0x40020060",
				"info": "DMA1 channel5 peripheral address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_MADDR5": {
				"name": "R32_DMA1_MADDR5",
				"address": "0x40020064",
				"info": "DMA1 channel5 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CFGR6": {
				"name": "R32_DMA1_CFGR6",
				"address": "0x4002006C",
				"info": "DMA1 channel6 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CNTR6": {
				"name": "R32_DMA1_CNTR6",
				"address": "0x40020070",
				"info": "DMA1 channel6 transferred data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_PADDR6": {
				"name": "R32_DMA1_PADDR6",
				"address": "0x40020074",
				"info": "DMA1 channel6 peripheral address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_MADDR6": {
				"name": "R32_DMA1_MADDR6",
				"address": "0x40020078",
				"info": "DMA1 channel6 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CFGR7": {
				"name": "R32_DMA1_CFGR7",
				"address": "0x40020080",
				"info": "DMA1 channel7 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CNTR7": {
				"name": "R32_DMA1_CNTR7",
				"address": "0x40020084",
				"info": "DMA1 channel7 transferred data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_PADDR7": {
				"name": "R32_DMA1_PADDR7",
				"address": "0x40020088",
				"info": "DMA1 channel7 peripheral address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_MADDR7": {
				"name": "R32_DMA1_MADDR7",
				"address": "0x4002008C",
				"info": "DMA1 channel7 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CFGR8": {
				"name": "R32_DMA1_CFGR8",
				"address": "0x40020094",
				"info": "DMA1 channel8 configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_CNTR8": {
				"name": "R32_DMA1_CNTR8",
				"address": "0x40020098",
				"info": "DMA1 channel8 transferred data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_PADDR8": {
				"name": "R32_DMA1_PADDR8",
				"address": "0x4002009C",
				"info": "DMA1 channel8 peripheral address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_DMA1_MADDR8": {
				"name": "R32_DMA1_MADDR8",
				"address": "0x400200A0",
				"info": "DMA1 channel8 memory address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"DMA2": {
		"info": "DMA2-related registers list",
		"table": "11-8",

		"registers": {
			"R32_DMA2_INTFR": {
				"name": "R32_DMA2_INTFR",
				"address": "0x40020400",
				"info": "DMA2 interrupt flag register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_INTFCR": {
				"name": "R32_DMA2_INTFCR",
				"address": "0x40020404",
				"info": "DMA2 interrupt flag clear register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR1": {
				"name": "R32_DMA2_CFGR1",
				"address": "0x40020408",
				"info": "DMA2 channel1 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR1": {
				"name": "R32_DMA2_CNTR1",
				"address": "0x4002040C",
				"info": "DMA2 channel1 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR1": {
				"name": "R32_DMA2_PADDR1",
				"address": "0x40020410",
				"info": "DMA2 channel1 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR1": {
				"name": "R32_DMA2_MADDR1",
				"address": "0x40020414",
				"info": "DMA2 channel1 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR2": {
				"name": "R32_DMA2_CFGR2",
				"address": "0x4002041C",
				"info": "DMA2 channel2 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR2": {
				"name": "R32_DMA2_CNTR2",
				"address": "0x40020420",
				"info": "DMA2 channel2 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR2": {
				"name": "R32_DMA2_PADDR2",
				"address": "0x40020424",
				"info": "DMA2 channel2 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR2": {
				"name": "R32_DMA2_MADDR2",
				"address": "0x40020428",
				"info": "DMA2 channel2 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR3": {
				"name": "R32_DMA2_CFGR3",
				"address": "0x40020430",
				"info": "DMA2 channel3 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR3": {
				"name": "R32_DMA2_CNTR3",
				"address": "0x40020434",
				"info": "DMA2 channel3 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR3": {
				"name": "R32_DMA2_PADDR3",
				"address": "0x40020438",
				"info": "DMA2 channel3 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR3": {
				"name": "R32_DMA2_MADDR3",
				"address": "0x4002043C",
				"info": "DMA2 channel3 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR4": {
				"name": "R32_DMA2_CFGR4",
				"address": "0x40020444",
				"info": "DMA2 channel4 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR4": {
				"name": "R32_DMA2_CNTR4",
				"address": "0x40020448",
				"info": "DMA2 channel4 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR4": {
				"name": "R32_DMA2_PADDR4",
				"address": "0x4002044C",
				"info": "DMA2 channel4 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR4": {
				"name": "R32_DMA2_MADDR4",
				"address": "0x40020450",
				"info": "DMA2 channel4 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR5": {
				"name": "R32_DMA2_CFGR5",
				"address": "0x40020458",
				"info": "DMA2 channel5 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR5": {
				"name": "R32_DMA2_CNTR5",
				"address": "0x4002045C",
				"info": "DMA2 channel5 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR5": {
				"name": "R32_DMA2_PADDR5",
				"address": "0x40020460",
				"info": "DMA2 channel5 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR5": {
				"name": "R32_DMA2_MADDR5",
				"address": "0x40020464",
				"info": "DMA2 channel5 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR6": {
				"name": "R32_DMA2_CFGR6",
				"address": "0x4002046C",
				"info": "DMA2 channel6 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR6": {
				"name": "R32_DMA2_CNTR6",
				"address": "0x40020470",
				"info": "DMA2 channel6 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR6": {
				"name": "R32_DMA2_PADDR6",
				"address": "0x40020474",
				"info": "DMA2 channel6 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR6": {
				"name": "R32_DMA2_MADDR6",
				"address": "0x40020478",
				"info": "DMA2 channel6 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR7": {
				"name": "R32_DMA2_CFGR7",
				"address": "0x40020480",
				"info": "DMA2 channel7 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR7": {
				"name": "R32_DMA2_CNTR7",
				"address": "0x40020484",
				"info": "DMA2 channel7 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR7": {
				"name": "R32_DMA2_PADDR7",
				"address": "0x40020488",
				"info": "DMA2 channel7 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR7": {
				"name": "R32_DMA2_MADDR7",
				"address": "0x4002048C",
				"info": "DMA2 channel7 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR8": {
				"name": "R32_DMA2_CFGR8",
				"address": "0x40020490",
				"info": "DMA2 channel8 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR8": {
				"name": "R32_DMA2_CNTR8",
				"address": "0x40020494",
				"info": "DMA2 channel8 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR8": {
				"name": "R32_DMA2_PADDR8",
				"address": "0x40020498",
				"info": "DMA2 channel8 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR8": {
				"name": "R32_DMA2_MADDR8",
				"address": "0x4002049C",
				"info": "DMA2 channel8 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR9": {
				"name": "R32_DMA2_CFGR9",
				"address": "0x400204A0",
				"info": "DMA2 channel9 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR9": {
				"name": "R32_DMA2_CNTR9",
				"address": "0x400204A4",
				"info": "DMA2 channel9 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR9": {
				"name": "R32_DMA2_PADDR9",
				"address": "0x400204A8",
				"info": "DMA2 channel9 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR9": {
				"name": "R32_DMA2_MADDR9",
				"address": "0x400204AC",
				"info": "DMA2 channel9 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR10": {
				"name": "R32_DMA2_CFGR10",
				"address": "0x400204B0",
				"info": "DMA2 channel10 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR10": {
				"name": "R32_DMA2_CNTR10",
				"address": "0x400204B4",
				"info": "DMA2 channel10 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR10": {
				"name": "R32_DMA2_PADDR10",
				"address": "0x400204B8",
				"info": "DMA2 channel10 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR10": {
				"name": "R32_DMA2_MADDR10",
				"address": "0x400204BC",
				"info": "DMA2 channel10 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CFGR11": {
				"name": "R32_DMA2_CFGR11",
				"address": "0x400204C0",
				"info": "DMA2 channel11 configuration register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_CNTR11": {
				"name": "R32_DMA2_CNTR11",
				"address": "0x400204C4",
				"info": "DMA2 channel11 transferred data register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_PADDR11": {
				"name": "R32_DMA2_PADDR11",
				"address": "0x400204C8",
				"info": "DMA2 channel11 peripheral address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_MADDR11": {
				"name": "R32_DMA2_MADDR11",
				"address": "0x400204CC",
				"info": "DMA2 channel11 memory address register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_EXTEM_INTFR": {
				"name": "R32_DMA2_EXTEM_INTFR",
				"address": "0x400204D0",
				"info": "DMA2 extend interrupt flag register",
				"reset_value": "0x00000000"
			},
			"R32_DMA2_EXTEM_INTFCR": {
				"name": "R32_DMA2_EXTEM_INTFCR",
				"address": "0x400204D4",
				"info": "DMA2 extend interrupt flag clear register",
				"reset_value": "0x00000000"
			}
		}
	},

	"ADC": {
		"info": "ADC-related registers list",
		"table": "12-5",

		"registers": {
			"R32_ADC1_STATR": {
				"name": "R32_ADC1_STATR",
				"address": "0x40012400",
				"info": "ADC1 status register",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_CTLR1": {
				"name": "R32_ADC1_CTLR1",
				"address": "0x40012404",
				"info": "ADC1 control register1",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_CTLR2": {
				"name": "R32_ADC1_CTLR2",
				"address": "0x40012408",
				"info": "ADC1 control register 2",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_SAMPTR1": {
				"name": "R32_ADC1_SAMPTR1",
				"address": "0x4001240C",
				"info": "ADC1 sample time configuration register1",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_SAMPTR2": {
				"name": "R32_ADC1_SAMPTR2",
				"address": "0x40012410",
				"info": "ADC1 sample time configuration register2",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_IOFR1": {
				"name": "R32_ADC1_IOFR1",
				"address": "0x40012414",
				"info": "ADC1 injected channel data offset register1",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_IOFR2": {
				"name": "R32_ADC1_IOFR2",
				"address": "0x40012418",
				"info": "ADC1 injected channel data offset register2",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_IOFR3": {
				"name": "R32_ADC1_IOFR3",
				"address": "0x4001241C",
				"info": "ADC1 injected channel data offset register3",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_IOFR4": {
				"name": "R32_ADC1_IOFR4",
				"address": "0x40012420",
				"info": "ADC1 injected channel data offset register4",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_WDHTR": {
				"name": "R32_ADC1_WDHTR",
				"address": "0x40012424",
				"info": "ADC1 watchdog high threshold register",
				"reset_value": "0x00000FFF"
			},
			"R32_ADC1_WDLTR": {
				"name": "R32_ADC1_WDLTR",
				"address": "0x40012428",
				"info": "ADC1 watchdog low threshold register",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_RSQR1": {
				"name": "R32_ADC1_RSQR1",
				"address": "0x4001242C",
				"info": "ADC1 regular channel sequence register1",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_RSQR2": {
				"name": "R32_ADC1_RSQR2",
				"address": "0x40012430",
				"info": "ADC1 regular channel sequence register2",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_RSQR3": {
				"name": "R32_ADC1_RSQR3",
				"address": "0x40012434",
				"info": "ADC1 regular channel sequence register3",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_ISQR": {
				"name": "R32_ADC1_ISQR",
				"address": "0x40012438",
				"info": "ADC1 injected channel sequence register",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_IDATAR1": {
				"name": "R32_ADC1_IDATAR1",
				"address": "0x4001243C",
				"info": "ADC1 injected data register1",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_IDATAR2": {
				"name": "R32_ADC1_IDATAR2",
				"address": "0x40012440",
				"info": "ADC1 injected data register2",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_IDATAR3": {
				"name": "R32_ADC1_IDATAR3",
				"address": "0x40012444",
				"info": "ADC1 injected data register3",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_IDATAR4": {
				"name": "R32_ADC1_IDATAR4",
				"address": "0x40012448",
				"info": "ADC1 injected data register4",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_RDATAR": {
				"name": "R32_ADC1_RDATAR",
				"address": "0x4001244C",
				"info": "ADC1 regular data register",
				"reset_value": "0x00000000"
			},
			"R32_ADC1_AUX": {
				"name": "R32_ADC1_AUX",
				"address": "0x40012454",
				"info": "ADC1 sample time register",
				"reset_value": "0x00000000"
			}
		}
	},

	"ADC2": {
		"info": "ADC2-related registers list",
		"table": "12-6",

		"registers": {
			"R32_ADC2_STATR": {
				"name": "R32_ADC2_STATR",
				"address": "0x40012800",
				"info": "ADC2 status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_CTLR1": {
				"name": "R32_ADC2_CTLR1",
				"address": "0x40012804",
				"info": "ADC2 control register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_CTLR2": {
				"name": "R32_ADC2_CTLR2",
				"address": "0x40012808",
				"info": "ADC2 control register 2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_SAMPTR1": {
				"name": "R32_ADC2_SAMPTR1",
				"address": "0x4001280C",
				"info": "ADC2 sample time configuration register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_SAMPTR2": {
				"name": "R32_ADC2_SAMPTR2",
				"address": "0x40012810",
				"info": "ADC2 sample time configuration register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_IOFR1": {
				"name": "R32_ADC2_IOFR1",
				"address": "0x40012814",
				"info": "ADC2 injected channel data offset register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_IOFR2": {
				"name": "R32_ADC2_IOFR2",
				"address": "0x40012818",
				"info": "ADC2 injected channel data offset register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_IOFR3": {
				"name": "R32_ADC2_IOFR3",
				"address": "0x4001281C",
				"info": "ADC2 injected channel data offset register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_IOFR4": {
				"name": "R32_ADC2_IOFR4",
				"address": "0x40012820",
				"info": "ADC2 injected channel data offset register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_WDHTR": {
				"name": "R32_ADC2_WDHTR",
				"address": "0x40012824",
				"info": "ADC2 watchdog high threshold register",
				"reset_value": "0x00000FFF",
				"bits_fields": "[]"
			},
			"R32_ADC2_WDLTR": {
				"name": "R32_ADC2_WDLTR",
				"address": "0x40012828",
				"info": "ADC2 watchdog low threshold register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_RSQR1": {
				"name": "R32_ADC2_RSQR1",
				"address": "0x4001282C",
				"info": "ADC2 regular channel sequence register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_RSQR2": {
				"name": "R32_ADC2_RSQR2",
				"address": "0x40012830",
				"info": "ADC2 regular channel sequence register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_RSQR3": {
				"name": "R32_ADC2_RSQR3",
				"address": "0x40012834",
				"info": "ADC2 regular channel sequence register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_ISQR": {
				"name": "R32_ADC2_ISQR",
				"address": "0x40012838",
				"info": "ADC2 injected channel sequence register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_IDATAR1": {
				"name": "R32_ADC2_IDATAR1",
				"address": "0x4001283C",
				"info": "ADC2 injected data register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_IDATAR2": {
				"name": "R32_ADC2_IDATAR2",
				"address": "0x40012840",
				"info": "ADC2 injected data register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_IDATAR3": {
				"name": "R32_ADC2_IDATAR3",
				"address": "0x40012844",
				"info": "ADC2 injected data register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_IDATAR4": {
				"name": "R32_ADC2_IDATAR4",
				"address": "0x40012848",
				"info": "ADC2 injected data register4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_RDATAR": {
				"name": "R32_ADC2_RDATAR",
				"address": "0x4001284C",
				"info": "ADC2 regular data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ADC2_AUX": {
				"name": "R32_ADC2_AUX",
				"address": "0x40012854",
				"info": "ADC2 sample time register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"TKEY": {
		"info": "TKEY-related registers list",
		"table": "13-1",

		"registers": {
			"R32_TKEY1_CHARGE1": {
				"name": "R32_TKEY1_CHARGE1",
				"address": "0x4001240C",
				"info": "TKEY charge sample time register1",
				"reset_value": "0x00000000"
			},
			"R32_TKEY1_CHARGE2": {
				"name": "R32_TKEY1_CHARGE2",
				"address": "0x40012410",
				"info": "TKEY charge sample time register2",
				"reset_value": "0x00000000"
			},
			"R32_TKEY1_CHGOFFSET": {
				"name": "R32_TKEY1_CHGOFFSET",
				"address": "0x4001243C",
				"info": "TKEY charge time offset register",
				"reset_value": "0x00000000"
			},
			"R32_TKEY1_ACT_DCG": {
				"name": "R32_TKEY1_ACT_DCG",
				"address": "0x4001244C",
				"info": "TKEY activate and discharge time register",
				"reset_value": "X"
			},
			"R32_TKEY1_DR": {
				"name": "R32_TKEY1_DR",
				"address": "0x4001244C",
				"info": "TKEY data register",
				"reset_value": "X"
			}
			}
	},

	"TKEY2": {
		"info": "TKEY2-related registers list",
		"table": "13-2",

		"registers": {
			"R32_TKEY2_CHARGE1": {
				"name": "R32_TKEY2_CHARGE1",
				"address": "0x4001280C",
				"info": "TKEY charge sample time register1",
				"reset_value": "0x00000000"
			},
			"R32_TKEY2_CHARGE2": {
				"name": "R32_TKEY2_CHARGE2",
				"address": "0x40012810",
				"info": "TKEY charge sample time register2",
				"reset_value": "0x00000000"
			},
			"R32_TKEY2_CHGOFFSET": {
				"name": "R32_TKEY2_CHGOFFSET",
				"address": "0x4001283C",
				"info": "TKEY charge time offset register",
				"reset_value": "0x00000000"
			},
			"R32_TKEY2_ACT_DCG": {
				"name": "R32_TKEY2_ACT_DCG",
				"address": "0x4001284C",
				"info": "TKEY activate and discharge time register",
				"reset_value": "X"
			},
			"R32_TKEY2_DR": {
				"name": "R32_TKEY2_DR",
				"address": "0x4001284C",
				"info": "TKEY data register",
				"reset_value": "X"
			}
		}
	},

	"TIM1": {
		"info": "TIM1-related registers list",
		"table": "14-3",

		"registers": {
			"R16_TIM1_CTLR1": {
				"name": "R16_TIM1_CTLR1",
				"address": "0x40012C00",
				"info": "Control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_CTLR2": {
				"name": "R16_TIM1_CTLR2",
				"address": "0x40012C04",
				"info": "Control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_SMCFGR": {
				"name": "R16_TIM1_SMCFGR",
				"address": "0x40012C08",
				"info": "Slave mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_DMAINTENR": {
				"name": "R16_TIM1_DMAINTENR",
				"address": "0x40012C0C",
				"info": "DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_INTFR": {
				"name": "R16_TIM1_INTFR",
				"address": "0x40012C10",
				"info": "Interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_SWEVGR": {
				"name": "R16_TIM1_SWEVGR",
				"address": "0x40012C14",
				"info": "Event generation register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_CHCTLR1": {
				"name": "R16_TIM1_CHCTLR1",
				"address": "0x40012C18",
				"info": "Compare/capture control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_CHCTLR2": {
				"name": "R16_TIM1_CHCTLR2",
				"address": "0x40012C1C",
				"info": "Compare/capture control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_CCER": {
				"name": "R16_TIM1_CCER",
				"address": "0x40012C20",
				"info": "Compare/capture enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_CNT": {
				"name": "R16_TIM1_CNT",
				"address": "0x40012C24",
				"info": "Counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_PSC": {
				"name": "R16_TIM1_PSC",
				"address": "0x40012C28",
				"info": "Prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_ATRLR": {
				"name": "R16_TIM1_ATRLR",
				"address": "0x40012C2C",
				"info": "Auto-reload register",
				"reset_value": "0xFFFF",
				"bits_fields": "[]"
			},
			"R16_TIM1_RPTCR": {
				"name": "R16_TIM1_RPTCR",
				"address": "0x40012C30",
				"info": "Repeat count register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_CH1CVR": {
				"name": "R16_TIM1_CH1CVR",
				"address": "0x40012C34",
				"info": "Compare/capture register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_CH2CVR": {
				"name": "R16_TIM1_CH2CVR",
				"address": "0x40012C38",
				"info": "Compare/capture register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_CH3CVR": {
				"name": "R16_TIM1_CH3CVR",
				"address": "0x40012C3C",
				"info": "Compare/capture register3",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_CH4CVR": {
				"name": "R16_TIM1_CH4CVR",
				"address": "0x40012C40",
				"info": "Compare/capture register4",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_BDTR": {
				"name": "R16_TIM1_BDTR",
				"address": "0x40012C44",
				"info": "Break and deadband register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_DMACFGR": {
				"name": "R16_TIM1_DMACFGR",
				"address": "0x40012C48",
				"info": "DMA configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_DMAADR": {
				"name": "R16_TIM1_DMAADR",
				"address": "0x40012C4C",
				"info": "DMA address register in continuous mode",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM1_AUX": {
				"name": "R16_TIM1_AUX",
				"address": "0x40012C50",
				"info": "Dual-edge capture register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}
        }
	},

	"TIM8": {
		"info": "TIM8-related registers list",
		"table": "14-4",

		"registers": {
			"R16_TIM8_CTLR1": {
				"name": "R16_TIM8_CTLR1",
				"address": "0x40013400",
				"info": "Control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_CTLR2": {
				"name": "R16_TIM8_CTLR2",
				"address": "0x40013404",
				"info": "Control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_SMCFGR": {
				"name": "R16_TIM8_SMCFGR",
				"address": "0x40013408",
				"info": "Slave mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_DMAINTENR": {
				"name": "R16_TIM8_DMAINTENR",
				"address": "0x4001340C",
				"info": "DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_INTFR": {
				"name": "R16_TIM8_INTFR",
				"address": "0x40013410",
				"info": "Interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_SWEVGR": {
				"name": "R16_TIM8_SWEVGR",
				"address": "0x40013414",
				"info": "Event generation register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_CHCTLR1": {
				"name": "R16_TIM8_CHCTLR1",
				"address": "0x40013418",
				"info": "Compare/capture control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_CHCTLR2": {
				"name": "R16_TIM8_CHCTLR2",
				"address": "0x4001341C",
				"info": "Compare/capture control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_CCER": {
				"name": "R16_TIM8_CCER",
				"address": "0x40013420",
				"info": "Compare/capture enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_CNT": {
				"name": "R16_TIM8_CNT",
				"address": "0x40013424",
				"info": "Counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_PSC": {
				"name": "R16_TIM8_PSC",
				"address": "0x40013428",
				"info": "Prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_ATRLR": {
				"name": "R16_TIM8_ATRLR",
				"address": "0x4001342C",
				"info": "Auto-reload register",
				"reset_value": "0xFFFF",
				"bits_fields": "[]"
			},
			"R16_TIM8_RPTCR": {
				"name": "R16_TIM8_RPTCR",
				"address": "0x40013430",
				"info": "Repeat count register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_CH1CVR": {
				"name": "R16_TIM8_CH1CVR",
				"address": "0x40013434",
				"info": "Compare/capture register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_CH2CVR": {
				"name": "R16_TIM8_CH2CVR",
				"address": "0x40013438",
				"info": "Compare/capture register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_CH3CVR": {
				"name": "R16_TIM8_CH3CVR",
				"address": "0x4001343C",
				"info": "Compare/capture register3",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_CH4CVR": {
				"name": "R16_TIM8_CH4CVR",
				"address": "0x40013440",
				"info": "Compare/capture register4",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_BDTR": {
				"name": "R16_TIM8_BDTR",
				"address": "0x40013444",
				"info": "Break and deadband register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_DMACFGR": {
				"name": "R16_TIM8_DMACFGR",
				"address": "0x40013448",
				"info": "DMA configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_DMAADR": {
				"name": "R16_TIM8_DMAADR",
				"address": "0x4001344C",
				"info": "DMA address register in continuous mode",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM8_AUX": {
				"name": "R16_TIM8_AUX",
				"address": "0x40013450",
				"info": "Dual-edge capture register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}
        }
	},

	"TIM9": {
		"info": "TIM9-related registers list",
		"table": "14-5",

		"registers": {
			"R16_TIM9_CTLR1": {
				"name": "R16_TIM9_CTLR1",
				"address": "0x40014C00",
				"info": "Control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_CTLR2": {
				"name": "R16_TIM9_CTLR2",
				"address": "0x40014C04",
				"info": "Control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_SMCFGR": {
				"name": "R16_TIM9_SMCFGR",
				"address": "0x40014C08",
				"info": "Slave mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_DMAINTENR": {
				"name": "R16_TIM9_DMAINTENR",
				"address": "0x40014C0C",
				"info": "DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_INTFR": {
				"name": "R16_TIM9_INTFR",
				"address": "0x40014C10",
				"info": "Interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_SWEVGR": {
				"name": "R16_TIM9_SWEVGR",
				"address": "0x40014C14",
				"info": "Event generation register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_CHCTLR1": {
				"name": "R16_TIM9_CHCTLR1",
				"address": "0x40014C18",
				"info": "Compare/capture control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_CHCTLR2": {
				"name": "R16_TIM9_CHCTLR2",
				"address": "0x40014C1C",
				"info": "Compare/capture control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_CCER": {
				"name": "R16_TIM9_CCER",
				"address": "0x40014C20",
				"info": "Compare/capture enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_CNT": {
				"name": "R16_TIM9_CNT",
				"address": "0x40014C24",
				"info": "Counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_PSC": {
				"name": "R16_TIM9_PSC",
				"address": "0x40014C28",
				"info": "Prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_ATRLR": {
				"name": "R16_TIM9_ATRLR",
				"address": "0x40014C2C",
				"info": "Auto-reload register",
				"reset_value": "0xFFFF",
				"bits_fields": "[]"
			},
			"R16_TIM9_RPTCR": {
				"name": "R16_TIM9_RPTCR",
				"address": "0x40014C30",
				"info": "Repeat count register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_CH1CVR": {
				"name": "R16_TIM9_CH1CVR",
				"address": "0x40014C34",
				"info": "Compare/capture register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_CH2CVR": {
				"name": "R16_TIM9_CH2CVR",
				"address": "0x40014C38",
				"info": "Compare/capture register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_CH3CVR": {
				"name": "R16_TIM9_CH3CVR",
				"address": "0x40014C3C",
				"info": "Compare/capture register3",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_CH4CVR": {
				"name": "R16_TIM9_CH4CVR",
				"address": "0x40014C40",
				"info": "Compare/capture register4",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_BDTR": {
				"name": "R16_TIM9_BDTR",
				"address": "0x40014C44",
				"info": "Break and deadband register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_DMACFGR": {
				"name": "R16_TIM9_DMACFGR",
				"address": "0x40014C48",
				"info": "DMA configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_DMAADR": {
				"name": "R16_TIM9_DMAADR",
				"address": "0x40014C4C",
				"info": "DMA address register in continuous mode",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM9_AUX": {
				"name": "R16_TIM9_AUX",
				"address": "0x40014C50",
				"info": "Dual-edge capture register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}
        }
	},

	"TIM10": {
		"info": "TIM10-related registers list",
		"table": "14-6",

		"registers": {
			"R16_TIM10_CTLR1": {
				"name": "R16_TIM10_CTLR1",
				"address": "0x40015000",
				"info": "Control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_CTLR2": {
				"name": "R16_TIM10_CTLR2",
				"address": "0x40015004",
				"info": "Control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_SMCFGR": {
				"name": "R16_TIM10_SMCFGR",
				"address": "0x40015008",
				"info": "Slave mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_DMAINTENR": {
				"name": "R16_TIM10_DMAINTENR",
				"address": "0x4001500C",
				"info": "DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_INTFR": {
				"name": "R16_TIM10_INTFR",
				"address": "0x40015010",
				"info": "Interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_SWEVGR": {
				"name": "R16_TIM10_SWEVGR",
				"address": "0x40015014",
				"info": "Event generation register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_CHCTLR1": {
				"name": "R16_TIM10_CHCTLR1",
				"address": "0x40015018",
				"info": "Compare/capture control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_CHCTLR2": {
				"name": "R16_TIM10_CHCTLR2",
				"address": "0x4001501C",
				"info": "Compare/capture control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_CCER": {
				"name": "R16_TIM10_CCER",
				"address": "0x40015020",
				"info": "Compare/capture enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_CNT": {
				"name": "R16_TIM10_CNT",
				"address": "0x40015024",
				"info": "Counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_PSC": {
				"name": "R16_TIM10_PSC",
				"address": "0x40015028",
				"info": "Prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_ATRLR": {
				"name": "R16_TIM10_ATRLR",
				"address": "0x4001502C",
				"info": "Auto-reload register",
				"reset_value": "0xFFFF",
				"bits_fields": "[]"
			},
			"R16_TIM10_RPTCR": {
				"name": "R16_TIM10_RPTCR",
				"address": "0x40015030",
				"info": "Repeat count register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_CH1CVR": {
				"name": "R16_TIM10_CH1CVR",
				"address": "0x40015034",
				"info": "Compare/capture register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM10_CH2CVR": {
				"name": "R16_TIM10_CH2CVR",
				"address": "0x40015038",
				"info": "Compare/capture register2",
				"reset_value": "0x0000"
			},
			"R16_TIM10_CH3CVR": {
				"name": "R16_TIM10_CH3CVR",
				"address": "0x4001503C",
				"info": "Compare/capture register3",
				"reset_value": "0x0000"
			},
			"R16_TIM10_CH4CVR": {
				"name": "R16_TIM10_CH4CVR",
				"address": "0x40015040",
				"info": "Compare/capture register4",
				"reset_value": "0x0000"
			},
			"R16_TIM10_BDTR": {
				"name": "R16_TIM10_BDTR",
				"address": "0x40015044",
				"info": "Break and deadband register",
				"reset_value": "0x0000"
			},
			"R16_TIM10_DMACFGR": {
				"name": "R16_TIM10_DMACFGR",
				"address": "0x40015048",
				"info": "DMA configuration register",
				"reset_value": "0x0000"
			},
			"R16_TIM10_DMAADR": {
				"name": "R16_TIM10_DMAADR",
				"address": "0x4001504C",
				"info": "DMA address register in continuous mode",
				"reset_value": "0x0000"
			},
			"R16_TIM10_AUX": {
				"name": "R16_TIM10_AUX",
				"address": "0x40015050",
				"info": "Dual-edge capture register",
				"reset_value": "0x0000"
			}
        }
	},

	"TIM2": {
		"info": "TIM2-related registers list",
		"table": "15-3",

		"registers": {
			"R16_TIM2_CTLR1": {
				"name": "R16_TIM2_CTLR1",
				"address": "0x40000000",
				"info": "TIM2 control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_CTLR2": {
				"name": "R16_TIM2_CTLR2",
				"address": "0x40000004",
				"info": "TIM2 control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_SMCFGR": {
				"name": "R16_TIM2_SMCFGR",
				"address": "0x40000008",
				"info": "TIM2 slave mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_DMAINTENR": {
				"name": "R16_TIM2_DMAINTENR",
				"address": "0x4000000C",
				"info": "TIM2 DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_INTFR": {
				"name": "R16_TIM2_INTFR",
				"address": "0x40000010",
				"info": "TIM2 interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_SWEVGR": {
				"name": "R16_TIM2_SWEVGR",
				"address": "0x40000014",
				"info": "TIM2 event generation register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_CHCTLR1": {
				"name": "R16_TIM2_CHCTLR1",
				"address": "0x40000018",
				"info": "TIM2 compare/capture control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_CHCTLR2": {
				"name": "R16_TIM2_CHCTLR2",
				"address": "0x4000001C",
				"info": "TIM2 compare/capture control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_CCER": {
				"name": "R16_TIM2_CCER",
				"address": "0x40000020",
				"info": "TIM2 compare/capture enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R32_TIM2_CNT": {
				"name": "R32_TIM2_CNT",
				"address": "0x40000024",
				"info": "TIM2 counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_PSC": {
				"name": "R16_TIM2_PSC",
				"address": "0x40000028",
				"info": "TIM2 prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R32_TIM2_ATRLR": {
				"name": "R32_TIM2_ATRLR",
				"address": "0x4000002C",
				"info": "TIM2 auto-reload register",
				"reset_value": "0xFFFF",
				"bits_fields": "[]"
			},
			"R32_TIM2_CH1CVR": {
				"name": "R32_TIM2_CH1CVR",
				"address": "0x40000034",
				"info": "TIM2 compare/capture register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R32_TIM2_CH2CVR": {
				"name": "R32_TIM2_CH2CVR",
				"address": "0x40000038",
				"info": "TIM2 compare/capture register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R32_TIM2_CH3CVR": {
				"name": "R32_TIM2_CH3CVR",
				"address": "0x4000003C",
				"info": "TIM2 compare/capture register3",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R32_TIM2_CH4CVR": {
				"name": "R32_TIM2_CH4CVR",
				"address": "0x40000040",
				"info": "TIM2 compare/capture register4",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_DMACFGR": {
				"name": "R16_TIM2_DMACFGR",
				"address": "0x40000048",
				"info": "TIM2 DMA configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_DMAADR": {
				"name": "R16_TIM2_DMAADR",
				"address": "0x4000004C",
				"info": "TIM2 DMA address register in continuous mode",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM2_AUX": {
				"name": "R16_TIM2_AUX",
				"address": "0x40000050",
				"info": "TIM2 dual-edge capture register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}
        }
	},

	"TIM3": {
		"info": "TIM3-related registers list",
		"table": "15-4",

		"registers": {
			"R16_TIM3_CTLR1": {
				"name": "R16_TIM3_CTLR1",
				"address": "0x40000400",
				"info": "TIM3 control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_CTLR2": {
				"name": "R16_TIM3_CTLR2",
				"address": "0x40000404",
				"info": "TIM3 control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_SMCFGR": {
				"name": "R16_TIM3_SMCFGR",
				"address": "0x40000408",
				"info": "TIM3 slave mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_DMAINTENR": {
				"name": "R16_TIM3_DMAINTENR",
				"address": "0x4000040C",
				"info": "TIM3 DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_INTFR": {
				"name": "R16_TIM3_INTFR",
				"address": "0x40000410",
				"info": "TIM3 interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_SWEVGR": {
				"name": "R16_TIM3_SWEVGR",
				"address": "0x40000414",
				"info": "TIM3 event generation register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_CHCTLR1": {
				"name": "R16_TIM3_CHCTLR1",
				"address": "0x40000418",
				"info": "TIM3 compare/capture control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_CHCTLR2": {
				"name": "R16_TIM3_CHCTLR2",
				"address": "0x4000041C",
				"info": "TIM3 compare/capture control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_CCER": {
				"name": "R16_TIM3_CCER",
				"address": "0x40000420",
				"info": "TIM3 compare/capture enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_CNT": {
				"name": "R16_TIM3_CNT",
				"address": "0x40000424",
				"info": "TIM3 counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_PSC": {
				"name": "R16_TIM3_PSC",
				"address": "0x40000428",
				"info": "TIM3 prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_ATRLR": {
				"name": "R16_TIM3_ATRLR",
				"address": "0x4000042C",
				"info": "TIM3 auto reload register",
				"reset_value": "0xFFFF",
				"bits_fields": "[]"
			},
			"R16_TIM3_CH1CVR": {
				"name": "R16_TIM3_CH1CVR",
				"address": "0x40000434",
				"info": "TIM3 compare/capture register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_CH2CVR": {
				"name": "R16_TIM3_CH2CVR",
				"address": "0x40000438",
				"info": "TIM3 compare/capture register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_CH3CVR": {
				"name": "R16_TIM3_CH3CVR",
				"address": "0x4000043C",
				"info": "TIM3 compare/capture register3",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_CH4CVR": {
				"name": "R16_TIM3_CH4CVR",
				"address": "0x40000440",
				"info": "TIM3 compare/capture register4",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_DMACFGR": {
				"name": "R16_TIM3_DMACFGR",
				"address": "0x40000448",
				"info": "TIM3 DMA configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_DMAADR": {
				"name": "R16_TIM3_DMAADR",
				"address": "0x4000044C",
				"info": "TIM3 DMA address register in continuous mode",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM3_AUX": {
				"name": "R16_TIM3_AUX",
				"address": "0x40000450",
				"info": "TIM3 dual-edge capture register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}
        }
	},

	"TIM4": {
		"info": "TIM4-related registers list",
		"table": "15-5",

		"registers": {
			"R16_TIM4_CTLR1": {
				"name": "R16_TIM4_CTLR1",
				"address": "0x40000800",
				"info": "TIM4 control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_CTLR2": {
				"name": "R16_TIM4_CTLR2",
				"address": "0x40000804",
				"info": "TIM4 control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_SMCFGR": {
				"name": "R16_TIM4_SMCFGR",
				"address": "0x40000808",
				"info": "TIM4 slave mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_DMAINTENR": {
				"name": "R16_TIM4_DMAINTENR",
				"address": "0x4000080C",
				"info": "TIM4 DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_INTFR": {
				"name": "R16_TIM4_INTFR",
				"address": "0x40000810",
				"info": "TIM4 interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_SWEVGR": {
				"name": "R16_TIM4_SWEVGR",
				"address": "0x40000814",
				"info": "TIM4 event generation register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_CHCTLR1": {
				"name": "R16_TIM4_CHCTLR1",
				"address": "0x40000818",
				"info": "TIM4 compare/capture control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_CHCTLR2": {
				"name": "R16_TIM4_CHCTLR2",
				"address": "0x4000081C",
				"info": "TIM4 compare/capture control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_CCER": {
				"name": "R16_TIM4_CCER",
				"address": "0x40000820",
				"info": "TIM4 compare/capture enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_CNT": {
				"name": "R16_TIM4_CNT",
				"address": "0x40000824",
				"info": "TIM4 counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_PSC": {
				"name": "R16_TIM4_PSC",
				"address": "0x40000828",
				"info": "TIM4 prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_ATRLR": {
				"name": "R16_TIM4_ATRLR",
				"address": "0x4000082C",
				"info": "TIM4 auto-reload register",
				"reset_value": "0xFFFF",
				"bits_fields": "[]"
			},
			"R16_TIM4_CH1CVR": {
				"name": "R16_TIM4_CH1CVR",
				"address": "0x40000834",
				"info": "TIM4 compare/capture register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_CH2CVR": {
				"name": "R16_TIM4_CH2CVR",
				"address": "0x40000838",
				"info": "TIM4 compare/capture register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_CH3CVR": {
				"name": "R16_TIM4_CH3CVR",
				"address": "0x4000083C",
				"info": "TIM4 compare/capture register3",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_CH4CVR": {
				"name": "R16_TIM4_CH4CVR",
				"address": "0x40000840",
				"info": "TIM4 compare/capture register4",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_DMACFGR": {
				"name": "R16_TIM4_DMACFGR",
				"address": "0x40000848",
				"info": "TIM4 DMA configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_DMAADR": {
				"name": "R16_TIM4_DMAADR",
				"address": "0x4000084C",
				"info": "TIM4 DMA address register in continuous mode",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM4_AUX": {
				"name": "R16_TIM4_AUX",
				"address": "0x40000850",
				"info": "TIM4 dual-edge capture register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}
        }
	},

	"TIM5": {
		"info": "TIM5-related registers list",
		"table": "15-6",

		"registers": {
			"R16_TIM5_CTLR1": {
				"name": "R16_TIM5_CTLR1",
				"address": "0x40000C00",
				"info": "TIM5 control register 1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_CTLR2": {
				"name": "R16_TIM5_CTLR2",
				"address": "0x40000C04",
				"info": "TIM5 control register 2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_SMCFGR": {
				"name": "R16_TIM5_SMCFGR",
				"address": "0x40000C08",
				"info": "TIM5 slave mode configuration register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_DMAINTENR": {
				"name": "R16_TIM5_DMAINTENR",
				"address": "0x40000C0C",
				"info": "TIM5 DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_INTFR": {
				"name": "R16_TIM5_INTFR",
				"address": "0x40000C10",
				"info": "TIM5 interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_SWEVGR": {
				"name": "R16_TIM5_SWEVGR",
				"address": "0x40000C14",
				"info": "TIM5 event generation register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_CHCTLR1": {
				"name": "R16_TIM5_CHCTLR1",
				"address": "0x40000C18",
				"info": "TIM5 compare/capture register 1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_CHCTLR2": {
				"name": "R16_TIM5_CHCTLR2",
				"address": "0x40000C1C",
				"info": "TIM5 compare/capture control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_CCER": {
				"name": "R16_TIM5_CCER",
				"address": "0x40000C20",
				"info": "TIM5 compare/capture enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_CNT": {
				"name": "R16_TIM5_CNT",
				"address": "0x40000C24",
				"info": "TIM5 counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_PSC": {
				"name": "R16_TIM5_PSC",
				"address": "0x40000C28",
				"info": "TIM5 prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM5_ATRLR": {
				"name": "R16_TIM5_ATRLR",
				"address": "0x40000C2C",
				"info": "TIM5 auto-reload register",
				"reset_value": "0x0000FFFF",
				"bits_fields": "[]"
			},
			"R16_TIM5_CH1CVR": {
				"name": "R16_TIM5_CH1CVR",
				"address": "0x40000C34",
				"info": "TIM5 compare/capture register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R16_TIM5_CH2CVR": {
				"name": "R16_TIM5_CH2CVR",
				"address": "0x40000C38",
				"info": "TIM5 compare/capture register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R16_TIM5_CH3CVR": {
				"name": "R16_TIM5_CH3CVR",
				"address": "0x40000C3C",
				"info": "TIM5 compare/capture register3",
				"reset_value": "0x00000000"
			},
			"R16_TIM5_CH4CVR": {
				"name": "R16_TIM5_CH4CVR",
				"address": "0x40000C40",
				"info": "TIM5 compare/capture register4",
				"reset_value": "0x00000000"
			},
			"R16_TIM5_DMACFGR": {
				"name": "R16_TIM5_DMACFGR",
				"address": "0x40000C48",
				"info": "TIM5 DMA configuration register",
				"reset_value": "0x0000"
			},
			"R16_TIM5_DMAADR": {
				"name": "R16_TIM5_DMAADR",
				"address": "0x40000C4C",
				"info": "TIM5 DMA address register in continuous mode",
				"reset_value": "0x0000"
			},
			"R16_TIM5_AUX": {
				"name": "R16_TIM5_AUX",
				"address": "0x40000C50",
				"info": "TIM5 dual-edge capture register",
				"reset_value": "0x0000"
			}
        }
	},

	"TIM6": {
		"info": "TIM6-related registers list",
		"table": "16-1",

		"registers": {
			"R16_TIM6_CTLR1": {
				"name": "R16_TIM6_CTLR1",
				"address": "0x40001000",
				"info": "TIM6 control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM6_CTLR2": {
				"name": "R16_TIM6_CTLR2",
				"address": "0x40001004",
				"info": "TIM6 control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM6_DMAINTENR": {
				"name": "R16_TIM6_DMAINTENR",
				"address": "0x4000100C",
				"info": "TIM6 DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM6_INTFR": {
				"name": "R16_TIM6_INTFR",
				"address": "0x40001010",
				"info": "TIM6 interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM6_SWEVGR": {
				"name": "R16_TIM6_SWEVGR",
				"address": "0x40001014",
				"info": "TIM6 event generation register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM6_CNT": {
				"name": "R16_TIM6_CNT",
				"address": "0x40001024",
				"info": "TIM6 counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM6_PSC": {
				"name": "R16_TIM6_PSC",
				"address": "0x40001028",
				"info": "TIM6 prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM6_ATRLR": {
				"name": "R16_TIM6_ATRLR",
				"address": "0x4000102C",
				"info": "TIM6 auto-reload register",
				"reset_value": "0xFFFF",
				"bits_fields": "[]"
			}
		}
	},

	"TIM7": {
		"info": "TIM7-related registers list",
		"table": "16-2",

		"registers": {
			"R16_TIM7_CTLR1": {
				"name": "R16_TIM7_CTLR1",
				"address": "0x40001400",
				"info": "TIM7 control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM7_CTLR2": {
				"name": "R16_TIM7_CTLR2",
				"address": "0x40001404",
				"info": "TIM7 control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM7_DMAINTENR": {
				"name": "R16_TIM7_DMAINTENR",
				"address": "0x4000140C",
				"info": "TIM7 DMA/interrupt enable register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM7_INTFR": {
				"name": "R16_TIM7_INTFR",
				"address": "0x40001410",
				"info": "TIM7 interrupt flag register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM7_CNT": {
				"name": "R16_TIM7_CNT",
				"address": "0x40001424",
				"info": "TIM7 counter",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM7_PSC": {
				"name": "R16_TIM7_PSC",
				"address": "0x40001428",
				"info": "TIM7 prescaler",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_TIM7_ATRLR": {
				"name": "R16_TIM7_ATRLR",
				"address": "0x4000142C",
				"info": "TIM7 auto-reload register",
				"reset_value": "0xFFFF",
				"bits_fields": "[]"
			}
		}
	},

	"DAC": {
		"info": "DAC-related registers list",
		"table": "17-2",

		"registers": {
			"R32_DAC_CTLR": {
				"name": "R32_DAC_CTLR",
				"address": "0x40007400",
				"info": "DAC control register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_SWTR": {
				"name": "R32_DAC_SWTR",
				"address": "0x40007404",
				"info": "DAC software trigger register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_R12BDHR1": {
				"name": "R32_DAC_R12BDHR1",
				"address": "0x40007408",
				"info": "DAC channel1 right-aligned 12-bit data hold register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_L12BDHR1": {
				"name": "R32_DAC_L12BDHR1",
				"address": "0x4000740C",
				"info": "DAC channel1 left-aligned 12-bit data hold register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_R8BDHR1": {
				"name": "R32_DAC_R8BDHR1",
				"address": "0x40007410",
				"info": "DAC channel1 right-aligned 8-bit data hold register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_R12BDHR2": {
				"name": "R32_DAC_R12BDHR2",
				"address": "0x40007414",
				"info": "DAC channel2 right-aligned 12-bit data hold register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_L12BDHR2": {
				"name": "R32_DAC_L12BDHR2",
				"address": "0x40007418",
				"info": "DAC channel2 left-aligned 12-bit data hold register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_R8BDHR2": {
				"name": "R32_DAC_R8BDHR2",
				"address": "0x4000741C",
				"info": "DAC channel2 right-aligned 8-bit data hold register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_RD12BDHR": {
				"name": "R32_DAC_RD12BDHR",
				"address": "0x40007420",
				"info": "Dual channel right-aligned 12-bit data hold register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_LD12BDHR": {
				"name": "R32_DAC_LD12BDHR",
				"address": "0x40007424",
				"info": "Dual channel left-aligned 12-bit data hold register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_RD8BDHR": {
				"name": "R32_DAC_RD8BDHR",
				"address": "0x40007428",
				"info": "Dual channel right-aligned 8-bit data hold register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_DOR1": {
				"name": "R32_DAC_DOR1",
				"address": "0x4000742C",
				"info": "DAC channel1 data output register",
				"reset_value": "0x00000000"
			},
			"R32_DAC_DOR2": {
				"name": "R32_DAC_DOR2",
				"address": "0x40007430",
				"info": "DAC channel2 data output register",
				"reset_value": "0x00000000"
			}
		}
	},

	"UART": {
		"info": "USART-related registers list",
		"table": "18-2",

		"registers": {
			"R32_USART1_STATR": {
				"name": "R32_USART1_STATR",
				"address": "0x40013800",
				"info": "UASRT1 status register",
				"reset_value": "0x000000C0",
				"bits_fields": "[]"
			},
			"R32_USART1_DATAR": {
				"name": "R32_USART1_DATAR",
				"address": "0x40013804",
				"info": "UASRT1 data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART1_BRR": {
				"name": "R32_USART1_BRR",
				"address": "0x40013808",
				"info": "UASRT1 baud rate register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART1_CTLR1": {
				"name": "R32_USART1_CTLR1",
				"address": "0x4001380C",
				"info": "UASRT1 control register 1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART1_CTLR2": {
				"name": "R32_USART1_CTLR2",
				"address": "0x40013810",
				"info": "UASRT1 control register 2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART1_CTLR3": {
				"name": "R32_USART1_CTLR3",
				"address": "0x40013814",
				"info": "UASRT1 control register 3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART1_GPR": {
				"name": "R32_USART1_GPR",
				"address": "0x40013818",
				"info": "UASRT1 guard time and prescaler register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART1_CTRL4": {
				"name": "R32_USART1_CTRL4",
				"address": "0x4001381C",
				"info": "UASRT1 control register 4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"UART2": {
		"info": "USART2-related registers list",
		"table": "18-3",

		"registers": {
			"R32_USART2_STATR": {
				"name": "R32_USART2_STATR",
				"address": "0x40004400",
				"info": "UASRT2 status register",
				"reset_value": "0x000000C0",
				"bits_fields": "[]"
			},
			"R32_USART2_DATAR": {
				"name": "R32_USART2_DATAR",
				"address": "0x40004404",
				"info": "UASRT2 data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART2_BRR": {
				"name": "R32_USART2_BRR",
				"address": "0x40004408",
				"info": "UASRT2 baud rate register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART2_CTLR1": {
				"name": "R32_USART2_CTLR1",
				"address": "0x4000440C",
				"info": "UASRT2 control register 1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART2_CTLR2": {
				"name": "R32_USART2_CTLR2",
				"address": "0x40004410",
				"info": "UASRT2 control register 2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART2_CTLR3": {
				"name": "R32_USART2_CTLR3",
				"address": "0x40004414",
				"info": "UASRT2 control register 3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART2_GPR": {
				"name": "R32_USART2_GPR",
				"address": "0x40004418",
				"info": "UASRT2 guard time and prescaler register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART2_CTRL4": {
				"name": "R32_USART2_CTRL4",
				"address": "0x4000441C",
				"info": "UASRT2 control register 4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"UART3": {
		"info": "UART3-related registers list",
		"table": "18-4",

		"registers": {
			"R32_USART3_STATR": {
				"name": "R32_USART3_STATR",
				"address": "0x40004800",
				"info": "UASRT3 status register",
				"reset_value": "0x000000C0",
				"bits_fields": "[]"
			},
			"R32_USART3_DATAR": {
				"name": "R32_USART3_DATAR",
				"address": "0x40004804",
				"info": "UASRT3 data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART3_BRR": {
				"name": "R32_USART3_BRR",
				"address": "0x40004808",
				"info": "UASRT3 baud rate register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART3_CTLR1": {
				"name": "R32_USART3_CTLR1",
				"address": "0x4000480C",
				"info": "UASRT3 control register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART3_CTLR2": {
				"name": "R32_USART3_CTLR2",
				"address": "0x40004810",
				"info": "UASRT3 control register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART3_CTLR3": {
				"name": "R32_USART3_CTLR3",
				"address": "0x40004814",
				"info": "UASRT3 control register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART3_GPR": {
				"name": "R32_USART3_GPR",
				"address": "0x40004818",
				"info": "UASRT3 guard time and prescaler register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART3_CTRL4": {
				"name": "R32_USART3_CTRL4",
				"address": "0x4000481C",
				"info": "UASRT3 control register 4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"UART4": {
		"info": "UART4-related registers list",
		"table": "18-5",

		"registers": {
			"R32_USART4_STATR": {
				"name": "R32_USART4_STATR",
				"address": "0x40004C00",
				"info": "USART4 status register",
				"reset_value": "0x000000C0",
				"bits_fields": "[]"
			},
			"R32_USART4_DATAR": {
				"name": "R32_USART4_DATAR",
				"address": "0x40004C04",
				"info": "USART4 data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART4_BRR": {
				"name": "R32_USART4_BRR",
				"address": "0x40004C08",
				"info": "USART4 baud rate register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART4_CTLR1": {
				"name": "R32_USART4_CTLR1",
				"address": "0x40004C0C",
				"info": "USART4 control register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART4_CTLR2": {
				"name": "R32_USART4_CTLR2",
				"address": "0x40004C10",
				"info": "USART4 control register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART4_CTLR3": {
				"name": "R32_USART4_CTLR3",
				"address": "0x40004C14",
				"info": "USART4 control register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART4_GPR": {
				"name": "R32_USART4_GPR",
				"address": "0x40004C18",
				"info": "USART4 guard time and prescaler register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART4_CTRL4": {
				"name": "R32_USART4_CTRL4",
				"address": "0x40004C1C",
				"info": "UASRT4 control register 4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"UART5": {
		"info": "UART5-related registers list",
		"table": "18-6",

		"registers": {
			"R32_USART5_STATR": {
				"name": "R32_USART5_STATR",
				"address": "0x40005000",
				"info": "USART5 status register",
				"reset_value": "0x000000C0",
				"bits_fields": "[]"
			},
			"R32_USART5_DATAR": {
				"name": "R32_USART5_DATAR",
				"address": "0x40005004",
				"info": "USART5 data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART5_BRR": {
				"name": "R32_USART5_BRR",
				"address": "0x40005008",
				"info": "USART5 baud rate register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART5_CTLR1": {
				"name": "R32_USART5_CTLR1",
				"address": "0x4000500C",
				"info": "USART5 control register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART5_CTLR2": {
				"name": "R32_USART5_CTLR2",
				"address": "0x40005010",
				"info": "USART5 control register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART5_CTLR3": {
				"name": "R32_USART5_CTLR3",
				"address": "0x40005014",
				"info": "USART5 control register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART5_GPR": {
				"name": "R32_USART5_GPR",
				"address": "0x40005018",
				"info": "USART5 guard time and prescaler register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART5_CTRL4": {
				"name": "R32_USART5_CTRL4",
				"address": "0x4000501C",
				"info": "UASRT5 control register 4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"UART6": {
		"info": "UART6-related registers list",
		"table": "18-7",

		"registers": {
			"R32_USART6_STATR": {
				"name": "R32_USART6_STATR",
				"address": "0x40001800",
				"info": "USART6 status register",
				"reset_value": "0x000000C0",
				"bits_fields": "[]"
			},
			"R32_USART6_DATAR": {
				"name": "R32_USART6_DATAR",
				"address": "0x40001804",
				"info": "USART6 data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART6_BRR": {
				"name": "R32_USART6_BRR",
				"address": "0x40001808",
				"info": "USART6 baud rate register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART6_CTLR1": {
				"name": "R32_USART6_CTLR1",
				"address": "0x4000180C",
				"info": "USART6 control register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART6_CTLR2": {
				"name": "R32_USART6_CTLR2",
				"address": "0x40001810",
				"info": "USART6 control register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART6_CTLR3": {
				"name": "R32_USART6_CTLR3",
				"address": "0x40001814",
				"info": "USART6 control register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART6_GPR": {
				"name": "R32_USART6_GPR",
				"address": "0x40001818",
				"info": "USART6 guard time and prescaler register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART6_CTRL4": {
				"name": "R32_USART6_CTRL4",
				"address": "0x4000181C",
				"info": "UASRT6 control register 4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"UART7": {
		"info": "UART7-related registers list",
		"table": "18-8",

		"registers": {
			"R32_USART7_STATR": {
				"name": "R32_USART7_STATR",
				"address": "0x40001C00",
				"info": "USART7 status register",
				"reset_value": "0x000000C0",
				"bits_fields": "[]"
			},
			"R32_USART7_DATAR": {
				"name": "R32_USART7_DATAR",
				"address": "0x40001C04",
				"info": "USART7 data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART7_BRR": {
				"name": "R32_USART7_BRR",
				"address": "0x40001C08",
				"info": "USART7 baud rate register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART7_CTLR1": {
				"name": "R32_USART7_CTLR1",
				"address": "0x40001C0C",
				"info": "USART7 control register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART7_CTLR2": {
				"name": "R32_USART7_CTLR2",
				"address": "0x40001C10",
				"info": "USART7 control register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART7_CTLR3": {
				"name": "R32_USART7_CTLR3",
				"address": "0x40001C14",
				"info": "USART7 control register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART7_GPR": {
				"name": "R32_USART7_GPR",
				"address": "0x40001C18",
				"info": "USART7 guard time and prescaler register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART7_CTRL4": {
				"name": "R32_USART7_CTRL4",
				"address": "0x40001C1C",
				"info": "UASRT7 control register 4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"UART8": {
		"info": "UART8-related registers list",
		"table": "18-9",

		"registers": {
			"R32_USART8_STATR": {
				"name": "R32_USART8_STATR",
				"address": "0x40002000",
				"info": "USART8 status register",
				"reset_value": "0x000000C0",
				"bits_fields": "[]"
			},
			"R32_USSART8_DATAR": {
				"name": "R32_USSART8_DATAR",
				"address": "0x40002004",
				"info": "USART8 data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_UART8_BRR": {
				"name": "R32_UART8_BRR",
				"address": "0x40002008",
				"info": "USART8 baud rate register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART8_CTLR1": {
				"name": "R32_USART8_CTLR1",
				"address": "0x4000200C",
				"info": "USART8 control register1",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART8_CTLR2": {
				"name": "R32_USART8_CTLR2",
				"address": "0x40002010",
				"info": "USART8 control register2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART8_CTLR3": {
				"name": "R32_USART8_CTLR3",
				"address": "0x40002014",
				"info": "USART8 control register3",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART8_GPR": {
				"name": "R32_USART8_GPR",
				"address": "0x40002018",
				"info": "USART8 guard time and prescaler register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_USART8_CTRL4": {
				"name": "R32_USART8_CTRL4",
				"address": "0x4000201C",
				"info": "UASRT8 control register 4",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"I2C": {
		"info": "I2C-related registers list",
		"table": "19-1",

		"registers": {
			"R16_I2C1_CTLR1": {
				"name": "R16_I2C1_CTLR1",
				"address": "0x40005400",
				"info": "I2C1 control register1",
				"reset_value": "0x0000"
			},
			"R16_I2C1_CTLR2": {
				"name": "R16_I2C1_CTLR2",
				"address": "0x40005404",
				"info": "I2C1 control register2",
				"reset_value": "0x0000"
			},
			"R16_I2C1_OADDR1": {
				"name": "R16_I2C1_OADDR1",
				"address": "0x40005408",
				"info": "I2C1 address register1",
				"reset_value": "0x0000"
			},
			"R16_I2C1_OADDR2": {
				"name": "R16_I2C1_OADDR2",
				"address": "0x4000540C",
				"info": "I2C1 address register2",
				"reset_value": "0x0000"
			},
			"R16_I2C1_DATAR": {
				"name": "R16_I2C1_DATAR",
				"address": "0x40005410",
				"info": "I2C1 data register",
				"reset_value": "0x0000"
			},
			"R16_I2C1_STAR1": {
				"name": "R16_I2C1_STAR1",
				"address": "0x40005414",
				"info": "I2C1 status register1",
				"reset_value": "0x0000"
			},
			"R16_I2C1_STAR2": {
				"name": "R16_I2C1_STAR2",
				"address": "0x40005418",
				"info": "I2C1 status register2",
				"reset_value": "0x0000"
			},
			"R16_I2C1_CKCFGR": {
				"name": "R16_I2C1_CKCFGR",
				"address": "0x4000541C",
				"info": "I2C1 clock register",
				"reset_value": "0x0000"
			},
			"R16_I2C1_RTR": {
				"name": "R16_I2C1_RTR",
				"address": "0x40005420",
				"info": "I2C1 rise time register",
				"reset_value": "0x0002"
			}
		}
	},

	"I2C2": {
		"info": "I2C2-related registers list",
		"table": "19-2",

		"registers": {
			"R16_I2C2_CTLR1": {
				"name": "R16_I2C2_CTLR1",
				"address": "0x40005800",
				"info": "I2C2 control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_I2C2_CTLR2": {
				"name": "R16_I2C2_CTLR2",
				"address": "0x40005804",
				"info": "I2C2 control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_I2C2_OADDR1": {
				"name": "R16_I2C2_OADDR1",
				"address": "0x40005808",
				"info": "I2C2 address register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_I2C2_OADDR2": {
				"name": "R16_I2C2_OADDR2",
				"address": "0x4000580C",
				"info": "I2C2 address register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_I2C2_DATAR": {
				"name": "R16_I2C2_DATAR",
				"address": "0x40005810",
				"info": "I2C2 data register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_I2C2_STAR1": {
				"name": "R16_I2C2_STAR1",
				"address": "0x40005814",
				"info": "I2C2 status register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_I2C2_STAR2": {
				"name": "R16_I2C2_STAR2",
				"address": "0x40005818",
				"info": "I2C2 control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_I2C2_CKCFGR": {
				"name": "R16_I2C2_CKCFGR",
				"address": "0x4000581C",
				"info": "I2C2 clock register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_I2C2_RTR": {
				"name": "R16_I2C2_RTR",
				"address": "0x40005820",
				"info": "I2C2 rise time register",
				"reset_value": "0x0002",
				"bits_fields": "[]"
			}
        }
	},

	"SPI": {
		"info": "SPI-related registers list",
		"table": "20-1",

		"registers": {
			"R16_SPI1_CTLR1": {
				"name": "R16_SPI1_CTLR1",
				"address": "0x40013000",
				"info": "SPI1 control register1",
				"reset_value": "0x0000"
			},
			"R16_SPI1_CTLR2": {
				"name": "R16_SPI1_CTLR2",
				"address": "0x40013004",
				"info": "SPI1 control register2",
				"reset_value": "0x0000"
			},
			"R16_SPI1_STATR": {
				"name": "R16_SPI1_STATR",
				"address": "0x40013008",
				"info": "SPI1 status register",
				"reset_value": "0x0002"
			},
			"R16_SPI1_DATAR": {
				"name": "R16_SPI1_DATAR",
				"address": "0x4001300C",
				"info": "SPI1 data register",
				"reset_value": "0x0000"
			},
			"R16_SPI1_CRCR": {
				"name": "R16_SPI1_CRCR",
				"address": "0x40013010",
				"info": "SPI1 polynomial register",
				"reset_value": "0x0007"
			},
			"R16_SPI1_RCRCR": {
				"name": "R16_SPI1_RCRCR",
				"address": "0x40013014",
				"info": "SPI1 receive CRC register",
				"reset_value": "0x0000"
			},
			"R16_SPI1_TCRCR": {
				"name": "R16_SPI1_TCRCR",
				"address": "0x40013018",
				"info": "SPI1 transmit CRC register",
				"reset_value": "0x0000"
			},
			"R16_SPI1_I2S_CFGR": {
				"name": "R16_SPI1_I2S_CFGR",
				"address": "0x4001301C",
				"info": "SPI1 I2S configuration register",
				"reset_value": "0x00"
			},
			"R16_SPI1_HSCR": {
				"name": "R16_SPI1_HSCR",
				"address": "0x40013024",
				"info": "SPI1 high-speed control register",
				"reset_value": "0x00"
			}
		}
	},

	"SPI2": {
		"info": "SPI2-related registers list",
		"table": "20-2",

		"registers": {
			"R16_SPI2_CTLR1": {
				"name": "R16_SPI2_CTLR1",
				"address": "0x40003800",
				"info": "SPI2 control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI2_CTLR2": {
				"name": "R16_SPI2_CTLR2",
				"address": "0x40003804",
				"info": "SPI2 control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI2_STATR": {
				"name": "R16_SPI2_STATR",
				"address": "0x40003808",
				"info": "SPI2 status register",
				"reset_value": "0x0002",
				"bits_fields": "[]"
			},
			"R16_SPI2_DATAR": {
				"name": "R16_SPI2_DATAR",
				"address": "0x4000380C",
				"info": "SPI2 data register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI2_CRCR": {
				"name": "R16_SPI2_CRCR",
				"address": "0x40003810",
				"info": "SPI2 polynomial register",
				"reset_value": "0x0007",
				"bits_fields": "[]"
			},
			"R16_SPI2_RCRCR": {
				"name": "R16_SPI2_RCRCR",
				"address": "0x40003814",
				"info": "SPI2 receive CRC register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI2_TCRCR": {
				"name": "R16_SPI2_TCRCR",
				"address": "0x40003818",
				"info": "SPI2 transmit CRC register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI2_I2S_CFGR": {
				"name": "R16_SPI2_I2S_CFGR",
				"address": "0x4000381C",
				"info": "SPI2 I2S configuration register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_SPI2_I2SPR": {
				"name": "R16_SPI2_I2SPR",
				"address": "0x40003820",
				"info": "SPI2 I2S prescaler register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_SPI2_HSCR": {
				"name": "R16_SPI2_HSCR",
				"address": "0x40003824",
				"info": "SPI2 high-speed control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			}
        }
	},

	"SPI3": {
		"info": "SPI3-related registers list",
		"table": "20-3",

		"registers": {
			"R16_SPI3_CTLR1": {
				"name": "R16_SPI3_CTLR1",
				"address": "0x40003C00",
				"info": "SPI3 control register1",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI3_CTLR2": {
				"name": "R16_SPI3_CTLR2",
				"address": "0x40003C04",
				"info": "SPI3 control register2",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI3_STATR": {
				"name": "R16_SPI3_STATR",
				"address": "0x40003C08",
				"info": "SPI3 status register",
				"reset_value": "0x0002",
				"bits_fields": "[]"
			},
			"R16_SPI3_DATAR": {
				"name": "R16_SPI3_DATAR",
				"address": "0x40003C0C",
				"info": "SPI3 data register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI3_CRCR": {
				"name": "R16_SPI3_CRCR",
				"address": "0x40003C10",
				"info": "SPI3 polynomial register",
				"reset_value": "0x0007",
				"bits_fields": "[]"
			},
			"R16_SPI3_RCRCR": {
				"name": "R16_SPI3_RCRCR",
				"address": "0x40003C14",
				"info": "SPI3 receive CRC register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI3_TCRCR": {
				"name": "R16_SPI3_TCRCR",
				"address": "0x40003C18",
				"info": "SPI3 transmit CRC register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_SPI3_I2S_CFGR": {
				"name": "R16_SPI3_I2S_CFGR",
				"address": "0x40003C1C",
				"info": "SPI3 I2S configuration register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_SPI3_I2SPR": {
				"name": "R16_SPI3_I2SPR",
				"address": "0x40003C20",
				"info": "SPI3 I2S prescaler register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_SPI3_HSCR": {
				"name": "R16_SPI3_HSCR",
				"address": "0x40003C24",
				"info": "SPI3 high-speed control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			}
        }
	},

	"USBPD": {
		"info": "USBPD-related registers list",
		"table": "21-5",

		"registers": {
			"R16_USBD_CNTR": {
				"name": "R16_USBD_CNTR",
				"address": "0x40005C40",
				"info": "USB control register",
				"reset_value": "0x0003"
			},
			"R16_USBD_ISTR": {
				"name": "R16_USBD_ISTR",
				"address": "0x40005C44",
				"info": "USB interrupt status register",
				"reset_value": "0x0000"
			},
			"R16_USBD_FNR": {
				"name": "R16_USBD_FNR",
				"address": "0x40005C48",
				"info": "USB frame number register",
				"reset_value": "0x0XXX"
			},
			"R16_USBD_DADDR": {
				"name": "R16_USBD_DADDR",
				"address": "0x40005C4C",
				"info": "USB device address register",
				"reset_value": "0x0000"
			},
			"R16_USBD_BTABLE": {
				"name": "R16_USBD_BTABLE",
				"address": "0x40005C50",
				"info": "USB packet buffer description table address register",
				"reset_value": "0x0000"
			}
		}
	},

	"USBEP": {
		"info": "USB Endpoint-related registers list",
		"table": "21-6",

		"registers": {
			"R16_USBD_EPR0": {
				"name": "R16_USBD_EPR0",
				"address": "0x40005C00",
				"info": "USB endpoint configuration register0",
				"reset_value": "0x0000"
			},
			"R16_USBD_EPR1": {
				"name": "R16_USBD_EPR1",
				"address": "0x40005C04",
				"info": "USB endpoint configuration register1",
				"reset_value": "0x0000"
			},
			"R16_USBD_EPR2": {
				"name": "R16_USBD_EPR2",
				"address": "0x40005C08",
				"info": "USB endpoint configuration register2",
				"reset_value": "0x0000"
			},
			"R16_USBD_EPR3": {
				"name": "R16_USBD_EPR3",
				"address": "0x40005C0C",
				"info": "USB endpoint configuration register3",
				"reset_value": "0x0000"
			},
			"R16_USBD_EPR4": {
				"name": "R16_USBD_EPR4",
				"address": "0x40005C10",
				"info": "USB endpoint configuration register4",
				"reset_value": "0x0000"
			},
			"R16_USBD_EPR5": {
				"name": "R16_USBD_EPR5",
				"address": "0x40005C14",
				"info": "USB endpoint configuration register5",
				"reset_value": "0x0000"
			},
			"R16_USBD_EPR6": {
				"name": "R16_USBD_EPR6",
				"address": "0x40005C18",
				"info": "USB endpoint configuration register6",
				"reset_value": "0x0000"
			},
			"R16_USBD_EPR7": {
				"name": "R16_USBD_EPR7",
				"address": "0x40005C1C",
				"info": "USB endpoint configuration register7",
				"reset_value": "0x0000"
			}
		}
	},

	"USB_BUF": {
		"info": "USB_BUF-related registers list",
		"table": "21-7",

		"registers": {
			"R16_USBD_ADDR0_TX": {
				"name": "R16_USBD_ADDR0_TX",
				"address": "0x40006000+[USBD_BTABLE]",
				"info": "Endpoint transmit buffer address register 0",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT0_TX": {
				"name": "R16_USBD_COUNT0_TX",
				"address": "0x40006004+[USBD_BTABLE]",
				"info": "Endpoint transmit byte count register0",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR0_RX": {
				"name": "R16_USBD_ADDR0_RX",
				"address": "0x40006008+[USBD_BTABLE]",
				"info": "Endpoint receive buffer address register0",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT0_RX": {
				"name": "R16_USBD_COUNT0_RX",
				"address": "0x4000600C+[USBD_BTABLE]",
				"info": "Endpoint Received Data Bytes Register 0",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR1_TX": {
				"name": "R16_USBD_ADDR1_TX",
				"address": "0x40006010+[USBD_BTABLE]",
				"info": "Endpoint transmit buffer address register1",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT1_TX": {
				"name": "R16_USBD_COUNT1_TX",
				"address": "0x40006014+[USBD_BTABLE]",
				"info": "Endpoint transmit byte count register1",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR1_RX": {
				"name": "R16_USBD_ADDR1_RX",
				"address": "0x40006018+[USBD_BTABLE]",
				"info": "Endpoint receive buffer address register1",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT1_RX": {
				"name": "R16_USBD_COUNT1_RX",
				"address": "0x4000601C+[USBD_BTABLE]",
				"info": "Endpoint receive byte count register1",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR2_TX": {
				"name": "R16_USBD_ADDR2_TX",
				"address": "0x40006020+[USBD_BTABLE]",
				"info": "Endpoint transmit buffer address register2",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT2_TX": {
				"name": "R16_USBD_COUNT2_TX",
				"address": "0x40006024+[USBD_BTABLE]",
				"info": "Endpoint transmit byte count register2",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR2_RX": {
				"name": "R16_USBD_ADDR2_RX",
				"address": "0x40006028+[USBD_BTABLE]",
				"info": "Endpoint receive buffer address register2",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT2_RX": {
				"name": "R16_USBD_COUNT2_RX",
				"address": "0x4000602C+[USBD_BTABLE]",
				"info": "Endpoint receive byte count register2",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR3_TX": {
				"name": "R16_USBD_ADDR3_TX",
				"address": "0x40006030+[USBD_BTABLE]",
				"info": "Endpoint transmit buffer address register3",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT3_TX": {
				"name": "R16_USBD_COUNT3_TX",
				"address": "0x40006034+[USBD_BTABLE]",
				"info": "Endpoint transmit byte count register3",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR3_RX": {
				"name": "R16_USBD_ADDR3_RX",
				"address": "0x40006038+[USBD_BTABLE]",
				"info": "Endpoint receive buffer address register3",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT3_RX": {
				"name": "R16_USBD_COUNT3_RX",
				"address": "0x4000603C+[USBD_BTABLE]",
				"info": "Endpoint receive byte count register3",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR4_TX": {
				"name": "R16_USBD_ADDR4_TX",
				"address": "0x40006040+[USBD_BTABLE]",
				"info": "Endpoint transmit buffer address register4",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT4_TX": {
				"name": "R16_USBD_COUNT4_TX",
				"address": "0x40006044+[USBD_BTABLE]",
				"info": "Endpoint transmit byte count register4",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR4_RX": {
				"name": "R16_USBD_ADDR4_RX",
				"address": "0x40006048+[USBD_BTABLE]",
				"info": "Endpoint receive buffer address register4",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT4_RX": {
				"name": "R16_USBD_COUNT4_RX",
				"address": "0x4000604C+[USBD_BTABLE]",
				"info": "Endpoint receive byte count register4",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR5_TX": {
				"name": "R16_USBD_ADDR5_TX",
				"address": "0x40006050+[USBD_BTABLE]",
				"info": "Endpoint transmit buffer address register5",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT5_TX": {
				"name": "R16_USBD_COUNT5_TX",
				"address": "0x40006054+[USBD_BTABLE]",
				"info": "Endpoint transmit byte count register 5",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR5_RX": {
				"name": "R16_USBD_ADDR5_RX",
				"address": "0x40006058+[USBD_BTABLE]",
				"info": "Endpoint receive buffer address register5",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT5_RX": {
				"name": "R16_USBD_COUNT5_RX",
				"address": "0x4000605C+[USBD_BTABLE]",
				"info": "Endpoint receive byte count register5",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR6_TX": {
				"name": "R16_USBD_ADDR6_TX",
				"address": "0x40006060+[USBD_BTABLE]",
				"info": "Endpoint transmit buffer address register6",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT6_TX": {
				"name": "R16_USBD_COUNT6_TX",
				"address": "0x40006064+[USBD_BTABLE]",
				"info": "Endpoint transmit byte count register6",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR6_RX": {
				"name": "R16_USBD_ADDR6_RX",
				"address": "0x40006068+[USBD_BTABLE]",
				"info": "Endpoint receive buffer address register6",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT6_RX": {
				"name": "R16_USBD_COUNT6_RX",
				"address": "0x4000606C+[USBD_BTABLE]",
				"info": "Endpoint receive byte count register6",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR7_TX": {
				"name": "R16_USBD_ADDR7_TX",
				"address": "0x40006070+[USBD_BTABLE]",
				"info": "Endpoint transmit buffer address register7",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT7_TX": {
				"name": "R16_USBD_COUNT7_TX",
				"address": "0x40006074+[USBD_BTABLE]",
				"info": "Endpoint transmit byte count register7",
				"reset_value": "0x0000"
			},
			"R16_USBD_ADDR7_RX": {
				"name": "R16_USBD_ADDR7_RX",
				"address": "0x40006078+[USBD_BTABLE]",
				"info": "Endpoint receive buffer address register7",
				"reset_value": "0x0000"
			},
			"R16_USBD_COUNT7_RX": {
				"name": "R16_USBD_COUNT7_RX",
				"address": "0x4000607C+[USBD_BTABLE]",
				"info": "Endpoint receive byte count register7",
				"reset_value": "0x0000"
			}
		}
	},


	"USBHD": {
		"info": "USBHD-related registers list",
		"table": "22-1",

		"registers": {
			"R8_USB_CTRL": {
				"name": "R8_USB_CTRL",
				"address": "0x40023400",
				"info": "USB control register",
				"reset_value": "0x06"
			},
			"R8_USB_INT_EN": {
				"name": "R8_USB_INT_EN",
				"address": "0x40023402",
				"info": "USB interrupt enable register",
				"reset_value": "0x00"
			},
			"R8_USB_DEV_AD": {
				"name": "R8_USB_DEV_AD",
				"address": "0x40023403",
				"info": "USB device address register",
				"reset_value": "0x00"
			},
			"R16_USB_FRAME_NO": {
				"name": "R16_USB_FRAME_NO",
				"address": "0x40023404",
				"info": "USB frame number register",
				"reset_value": "0x0000"
			},
			"R8_USB_SUSPEND": {
				"name": "R8_USB_SUSPEND",
				"address": "0x40023406",
				"info": "USB suspend register",
				"reset_value": "0x00"
			},
			"R8_USB_SPPED_TYPE": {
				"name": "R8_USB_SPPED_TYPE",
				"address": "0x40023408",
				"info": "USB current speed type register",
				"reset_value": "0x00"
			},
			"R8_USB_MIS_ST": {
				"name": "R8_USB_MIS_ST",
				"address": "0x40023409",
				"info": "USB miscellaneous status register",
				"reset_value": "0xX8"
			},
			"R8_USB_INT_FG": {
				"name": "R8_USB_INT_FG",
				"address": "0x4002340A",
				"info": "USB interrupt flag register",
				"reset_value": "0x00"
			},
			"R8_USB_INT_ST": {
				"name": "R8_USB_INT_ST",
				"address": "0x4002340B",
				"info": "USB interrupt status register",
				"reset_value": "0xXX"
			},
			"R16_USB_RX_LEN": {
				"name": "R16_USB_RX_LEN",
				"address": "0x4002340C",
				"info": "USB receive length register",
				"reset_value": "0xXXXX"
			}
		}
	},


	"USB_DEV": {
		"info": "USB_DEV-related registers list",
		"table": "22-2",

		"registers": {
			"R32_UEP_CONFIG": {
				"name": "R32_UEP_CONFIG",
				"address": "0x40023410",
				"info": "Endpoint enable configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_UEP_TYPE": {
				"name": "R32_UEP_TYPE",
				"address": "0x40023414",
				"info": "Endpoint type configuration register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_UEP_BUF_MOD": {
				"name": "R32_UEP_BUF_MOD",
				"address": "0x40023418",
				"info": "Endpoint buffer mode register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_UEP0_DMA": {
				"name": "R32_UEP0_DMA",
				"address": "0x4002341C",
				"info": "Endpoint0 buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP1_RX_DMA": {
				"name": "R32_UEP1_RX_DMA",
				"address": "0x40023420",
				"info": "Endpoint1 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP2_RX_DMA": {
				"name": "R32_UEP2_RX_DMA",
				"address": "0x40023424",
				"info": "Endpoint2 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP3_RX_DMA": {
				"name": "R32_UEP3_RX_DMA",
				"address": "0x40023428",
				"info": "Endpoint3 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP4_RX_DMA": {
				"name": "R32_UEP4_RX_DMA",
				"address": "0x4002342C",
				"info": "Endpoint4 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP5_RX_DMA": {
				"name": "R32_UEP5_RX_DMA",
				"address": "0x40023430",
				"info": "Endpoint5 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP6_RX_DMA": {
				"name": "R32_UEP6_RX_DMA",
				"address": "0x40023434",
				"info": "Endpoint6 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP7_RX_DMA": {
				"name": "R32_UEP7_RX_DMA",
				"address": "0x40023438",
				"info": "Endpoint7 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP8_RX_DMA": {
				"name": "R32_UEP8_RX_DMA",
				"address": "0x4002343C",
				"info": "Endpoint8 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP9_RX_DMA": {
				"name": "R32_UEP9_RX_DMA",
				"address": "0x40023440",
				"info": "Endpoint9 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP10_RX_DMA": {
				"name": "R32_UEP10_RX_DMA",
				"address": "0x40023444",
				"info": "Endpoint10 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP11_RX_DMA": {
				"name": "R32_UEP11_RX_DMA",
				"address": "0x40023448",
				"info": "Endpoint11 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP12_RX_DMA": {
				"name": "R32_UEP12_RX_DMA",
				"address": "0x4002344C",
				"info": "Endpoint12 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP13_RX_DMA": {
				"name": "R32_UEP13_RX_DMA",
				"address": "0x40023450",
				"info": "Endpoint13 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP14_RX_DMA": {
				"name": "R32_UEP14_RX_DMA",
				"address": "0x40023454",
				"info": "Endpoint14 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP15_RX_DMA": {
				"name": "R32_UEP15_RX_DMA",
				"address": "0x40023458",
				"info": "Endpoint15 receive buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP1_TX_DMA": {
				"name": "R32_UEP1_TX_DMA",
				"address": "0x4002345C",
				"info": "Endpoint1 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP2_TX_DMA": {
				"name": "R32_UEP2_TX_DMA",
				"address": "0x40023460",
				"info": "Endpoint2 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP3_TX_DMA": {
				"name": "R32_UEP3_TX_DMA",
				"address": "0x40023464",
				"info": "Endpoint3 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP4_TX_DMA": {
				"name": "R32_UEP4_TX_DMA",
				"address": "0x40023468",
				"info": "Endpoint4 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP5_TX_DMA": {
				"name": "R32_UEP5_TX_DMA",
				"address": "0x4002346C",
				"info": "Endpoint5 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP6_TX_DMA": {
				"name": "R32_UEP6_TX_DMA",
				"address": "0x40023470",
				"info": "Endpoint6 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP7_TX_DMA": {
				"name": "R32_UEP7_TX_DMA",
				"address": "0x40023474",
				"info": "Endpoint7 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP8_TX_DMA": {
				"name": "R32_UEP8_TX_DMA",
				"address": "0x40023478",
				"info": "Endpoint8 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP9_TX_DMA": {
				"name": "R32_UEP9_TX_DMA",
				"address": "0x4002347C",
				"info": "Endpoint9 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP10_TX_DMA": {
				"name": "R32_UEP10_TX_DMA",
				"address": "0x40023480",
				"info": "Endpoint10 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP11_TX_DMA": {
				"name": "R32_UEP11_TX_DMA",
				"address": "0x40023484",
				"info": "Endpoint11 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP12_TX_DMA": {
				"name": "R32_UEP12_TX_DMA",
				"address": "0x40023488",
				"info": "Endpoint12 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP13_TX_DMA": {
				"name": "R32_UEP13_TX_DMA",
				"address": "0x4002348C",
				"info": "Endpoint13 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP14_TX_DMA": {
				"name": "R32_UEP14_TX_DMA",
				"address": "0x40023490",
				"info": "Endpoint14 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP15_TX_DMA": {
				"name": "R32_UEP15_TX_DMA",
				"address": "0x40023494",
				"info": "Endpoint15 transmit buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP0_MAX_LEN": {
				"name": "R16_UEP0_MAX_LEN",
				"address": "0x40023498",
				"info": "Endpoint0 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP1_MAX_LEN": {
				"name": "R16_UEP1_MAX_LEN",
				"address": "0x4002349C",
				"info": "Endpoint1 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP2_MAX_LEN": {
				"name": "R16_UEP2_MAX_LEN",
				"address": "0x400234A0",
				"info": "Endpoint2 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP3_MAX_LEN": {
				"name": "R16_UEP3_MAX_LEN",
				"address": "0x400234A4",
				"info": "Endpoint3 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP4_MAX_LEN": {
				"name": "R16_UEP4_MAX_LEN",
				"address": "0x400234A8",
				"info": "Endpoint4 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP5_MAX_LEN": {
				"name": "R16_UEP5_MAX_LEN",
				"address": "0x400234AC",
				"info": "Endpoint5 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP6_MAX_LEN": {
				"name": "R16_UEP6_MAX_LEN",
				"address": "0x400234B0",
				"info": "Endpoint6 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP7_MAX_LEN": {
				"name": "R16_UEP7_MAX_LEN",
				"address": "0x400234B4",
				"info": "Endpoint7 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP8_MAX_LEN": {
				"name": "R16_UEP8_MAX_LEN",
				"address": "0x400234B8",
				"info": "Endpoint8 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP9_MAX_LEN": {
				"name": "R16_UEP9_MAX_LEN",
				"address": "0x400234BC",
				"info": "Endpoint9 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP10_MAX_LEN": {
				"name": "R16_UEP10_MAX_LEN",
				"address": "0x400234C0",
				"info": "Endpoint10 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP11_MAX_LEN": {
				"name": "R16_UEP11_MAX_LEN",
				"address": "0x400234C4",
				"info": "Endpoint11 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP12_MAX_LEN": {
				"name": "R16_UEP12_MAX_LEN",
				"address": "0x400234C8",
				"info": "Endpoint12 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP13_MAX_LEN": {
				"name": "R16_UEP13_MAX_LEN",
				"address": "0x400234CC",
				"info": "Endpoint13 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP14_MAX_LEN": {
				"name": "R16_UEP14_MAX_LEN",
				"address": "0x400234D0",
				"info": "Endpoint14 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP15_MAX_LEN": {
				"name": "R16_UEP15_MAX_LEN",
				"address": "0x400234D4",
				"info": "Endpoint15 maximum length packet register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_UEP0_T_LEN": {
				"name": "R16_UEP0_T_LEN",
				"address": "0x400234D8",
				"info": "Endpoint0 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP0_TX_CTRL": {
				"name": "R8_UEP0_TX_CTRL",
				"address": "0x400234DA",
				"info": "Endpoint0 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP0_RX_CTRL": {
				"name": "R8_UEP0_RX_CTRL",
				"address": "0x400234DB",
				"info": "Endpoint0 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP1_T_LEN": {
				"name": "R16_UEP1_T_LEN",
				"address": "0x400234DC",
				"info": "Endpoint1 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP1_TX_CTRL": {
				"name": "R8_UEP1_TX_CTRL",
				"address": "0x400234DE",
				"info": "Endpoint1 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP1_RX_CTRL": {
				"name": "R8_UEP1_RX_CTRL",
				"address": "0x400234DF",
				"info": "Endpoint1 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP2_T_LEN": {
				"name": "R16_UEP2_T_LEN",
				"address": "0x400234E0",
				"info": "Endpoint2 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP2_TX_CTRL": {
				"name": "R8_UEP2_TX_CTRL",
				"address": "0x400234E2",
				"info": "Endpoint2 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP2_RX_CTRL": {
				"name": "R8_UEP2_RX_CTRL",
				"address": "0x400234E3",
				"info": "Endpoint2 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP3_T_LEN": {
				"name": "R16_UEP3_T_LEN",
				"address": "0x400234E4",
				"info": "Endpoint3 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP3_TX_CTRL": {
				"name": "R8_UEP3_TX_CTRL",
				"address": "0x400234E6",
				"info": "Endpoint3 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP3_RX_CTRL": {
				"name": "R8_UEP3_RX_CTRL",
				"address": "0x400234E7",
				"info": "Endpoint3 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP4_T_LEN": {
				"name": "R16_UEP4_T_LEN",
				"address": "0x400234E8",
				"info": "Endpoint4 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP4_TX_CTRL": {
				"name": "R8_UEP4_TX_CTRL",
				"address": "0x400234EA",
				"info": "Endpoint4 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP4_RX_CTRL": {
				"name": "R8_UEP4_RX_CTRL",
				"address": "0x400234EB",
				"info": "Endpoint4 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP5_T_LEN": {
				"name": "R16_UEP5_T_LEN",
				"address": "0x400234EC",
				"info": "Endpoint5 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP5_TX_CTRL": {
				"name": "R8_UEP5_TX_CTRL",
				"address": "0x400234EE",
				"info": "Endpoint5 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP5_RX_CTRL": {
				"name": "R8_UEP5_RX_CTRL",
				"address": "0x400234EF",
				"info": "Endpoint5 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP6_T_LEN": {
				"name": "R16_UEP6_T_LEN",
				"address": "0x400234F0",
				"info": "Endpoint6 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP6_TX_CTRL": {
				"name": "R8_UEP6_TX_CTRL",
				"address": "0x400234F2",
				"info": "Endpoint6 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP6_RX_CTRL": {
				"name": "R8_UEP6_RX_CTRL",
				"address": "0x400234F3",
				"info": "Endpoint6 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP7_T_LEN": {
				"name": "R16_UEP7_T_LEN",
				"address": "0x400234F4",
				"info": "Endpoint7 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP7_TX_CTRL": {
				"name": "R8_UEP7_TX_CTRL",
				"address": "0x400234F6",
				"info": "Endpoint7 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP7_RX_CTRL": {
				"name": "R8_UEP7_RX_CTRL",
				"address": "0x400234F7",
				"info": "Endpoint7 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP8_T_LEN": {
				"name": "R16_UEP8_T_LEN",
				"address": "0x400234F8",
				"info": "Endpoint8 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP8_TX_CTRL": {
				"name": "R8_UEP8_TX_CTRL",
				"address": "0x400234FA",
				"info": "Endpoint8 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP8_RX_CTRL": {
				"name": "R8_UEP8_RX_CTRL",
				"address": "0x400234FB",
				"info": "Endpoint8 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP9_T_LEN": {
				"name": "R16_UEP9_T_LEN",
				"address": "0x400234FC",
				"info": "Endpoint9 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP9_TX_CTRL": {
				"name": "R8_UEP9_TX_CTRL",
				"address": "0x400234FE",
				"info": "Endpoint9 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP9_RX_CTRL": {
				"name": "R8_UEP9_RX_CTRL",
				"address": "0x400234FF",
				"info": "Endpoint9 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP10_T_LEN": {
				"name": "R16_UEP10_T_LEN",
				"address": "0x40023500",
				"info": "Endpoint10 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP10_TX_CTRL": {
				"name": "R8_UEP10_TX_CTRL",
				"address": "0x40023502",
				"info": "Endpoint10 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP10_RX_CTRL": {
				"name": "R8_UEP10_RX_CTRL",
				"address": "0x40023503",
				"info": "Endpoint10 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP11_T_LEN": {
				"name": "R16_UEP11_T_LEN",
				"address": "0x40023504",
				"info": "Endpoint11 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP11_TX_CTRL": {
				"name": "R8_UEP11_TX_CTRL",
				"address": "0x40023506",
				"info": "Endpoint11 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP11_RX_CTRL": {
				"name": "R8_UEP11_RX_CTRL",
				"address": "0x40023507",
				"info": "Endpoint11 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP12_T_LEN": {
				"name": "R16_UEP12_T_LEN",
				"address": "0x40023508",
				"info": "Endpoint12 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP12_TX_CTRL": {
				"name": "R8_UEP12_TX_CTRL",
				"address": "0x4002350A",
				"info": "Endpoint12 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP12_RX_CTRL": {
				"name": "R8_UEP12_RX_CTRL",
				"address": "0x4002350B",
				"info": "Endpoint12 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP13_T_LEN": {
				"name": "R16_UEP13_T_LEN",
				"address": "0x4002350C",
				"info": "Endpoint13 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP13_TX_CTRL": {
				"name": "R8_UEP13_TX_CTRL",
				"address": "0x4002350E",
				"info": "Endpoint13 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP13_RX_CTRL": {
				"name": "R8_UEP13_RX_CTRL",
				"address": "0x4002350F",
				"info": "Endpoint13 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP14_T_LEN": {
				"name": "R16_UEP14_T_LEN",
				"address": "0x40023510",
				"info": "Endpoint14 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP14_TX_CTRL": {
				"name": "R8_UEP14_TX_CTRL",
				"address": "0x40023512",
				"info": "Endpoint14 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP14_RX_CTRL": {
				"name": "R8_UEP14_RX_CTRL",
				"address": "0x40023513",
				"info": "Endpoint14 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R16_UEP15_T_LEN": {
				"name": "R16_UEP15_T_LEN",
				"address": "0x40023514",
				"info": "Endpoint15 transmit length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP15_TX_CTRL": {
				"name": "R8_UEP15_TX_CTRL",
				"address": "0x40023516",
				"info": "Endpoint15 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP15_RX_CTRL": {
				"name": "R8_UEP15_RX_CTRL",
				"address": "0x40023517",
				"info": "Endpoint15 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			}
		}
	},

	"USBHS": {
		"info": "USB Host-related registers list",
		"table": "22-3",

		"registers": {
			"R8_UHOST_CTRL": {
				"name": "R8_UHOST_CTRL",
				"address": "0x40023401",
				"info": "USB host control register",
				"reset_value": "0x00"
			},
			"R32_UH_CONFIG": {
				"name": "R32_UH_CONFIG",
				"address": "0x40023410",
				"info": "USB host endpoint configuration register",
				"reset_value": "0x00000000"
			},
			"R32_UH_EP_TYPE": {
				"name": "R32_UH_EP_TYPE",
				"address": "0x40023414",
				"info": "USB host endpoint type register",
				"reset_value": "0x00000000"
			},
			"R32_UH_RX_DMA": {
				"name": "R32_UH_RX_DMA",
				"address": "0x40023424",
				"info": "USB host receive buffer start address",
				"reset_value": "0x0000XXXX"
			},
			"R32_UH_TX_DMA": {
				"name": "R32_UH_TX_DMA",
				"address": "0x40023464",
				"info": "USB host transmit buffer start address",
				"reset_value": "0x0000XXXX"
			},
			"R16_UH_RX_MAX_LEN": {
				"name": "R16_UH_RX_MAX_LEN",
				"address": "0x400234A0",
				"info": "USB host receive maximum length packet register",
				"reset_value": "0xXXXX"
			},
			"R8_UH_EP_PID": {
				"name": "R8_UH_EP_PID",
				"address": "0x400234E0",
				"info": "USB host token setup register",
				"reset_value": "0x00"
			},
			"R8_UH_RX_CTRL": {
				"name": "R8_UH_RX_CTRL",
				"address": "0x400234E3",
				"info": "USB host receive endpoint control register",
				"reset_value": "0x00"
			},
			"R16_UH_TX_LEN": {
				"name": "R16_UH_TX_LEN",
				"address": "0x400234E4",
				"info": "USB host transmit length register",
				"reset_value": "0xXXXX"
			},
			"R8_UH_TX_CTRL": {
				"name": "R8_UH_TX_CTRL",
				"address": "0x400234E6",
				"info": "USB host transmit endpoint control Register",
				"reset_value": "0x00"
			},
			"R16_UH_SPLIT_DATA": {
				"name": "R16_UH_SPLIT_DATA",
				"address": "0x400234E8",
				"info": "USB host transmit data of the SPLIT packet",
				"reset_value": "0xXXXX"
			}
		}
	},

	"USB_OTG": {
		"info": "USB_OTG-related registers list",
		"table": "23-1",

		"registers": {
			"R8_USB_CTRL": {
				"name": "R8_USB_CTRL",
				"address": "0x50000000",
				"info": "USB control register",
				"reset_value": "0x06"
			},
			"R8_USB_INT_EN": {
				"name": "R8_USB_INT_EN",
				"address": "0x50000002",
				"info": "USB interrupt enable register",
				"reset_value": "0x00"
			},
			"R8_USB_DEV_AD": {
				"name": "R8_USB_DEV_AD",
				"address": "0x50000003",
				"info": "USB Device address register",
				"reset_value": "0x00"
			},
			"R8_USB_MIS_ST": {
				"name": "R8_USB_MIS_ST",
				"address": "0x50000005",
				"info": "USB miscellaneous status register",
				"reset_value": "0xXX"
			},
			"R8_USB_INT_FG": {
				"name": "R8_USB_INT_FG",
				"address": "0x50000006",
				"info": "USB interrupt flag register",
				"reset_value": "0x20"
			},
			"R8_USB_INT_ST": {
				"name": "R8_USB_INT_ST",
				"address": "0x50000007",
				"info": "USB interrupt status register",
				"reset_value": "0xXX"
			},
			"R16_USB_RX_LEN": {
				"name": "R16_USB_RX_LEN",
				"address": "0x50000008",
				"info": "USB receive length register",
				"reset_value": "0x0XXX"
			},
			"R32_USB_OTG_CR": {
				"name": "R32_USB_OTG_CR",
				"address": "0x50000054",
				"info": "USB OTG control register",
				"reset_value": "0x00000000"
			},
			"R32_USB_OTG_SR": {
				"name": "R32_USB_OTG_SR",
				"address": "0x50000058",
				"info": "USB OTG status register",
				"reset_value": "0x0000000X"
			}
		}
	},

	"USB_DEV2": {
		"info": "USB_DEV2-related registers list",
		"table": "23-3",

		"registers": {
			"R8_UDEV_CTRL": {
				"name": "R8_UDEV_CTRL",
				"address": "0x50000001",
				"info": "USB device physical port control register",
				"reset_value": "0xX0",
				"bits_fields": "[]"
			},
			"R8_UEP4_1_MOD": {
				"name": "R8_UEP4_1_MOD",
				"address": "0x5000000C",
				"info": "Endpoint 1(9)/4(8/12) mode control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP2_3_MOD": {
				"name": "R8_UEP2_3_MOD",
				"address": "0x5000000D",
				"info": "Endpoint 2(10)/3(11) mode control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP5_6_MOD": {
				"name": "R8_UEP5_6_MOD",
				"address": "0x5000000E",
				"info": "Endpoint 5(13)/6(14) mode control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP7_MOD": {
				"name": "R8_UEP7_MOD",
				"address": "0x5000000F",
				"info": "Endpoint 7(15) mode control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R32_UEP0_DMA": {
				"name": "R32_UEP0_DMA",
				"address": "0x50000010",
				"info": "Endpoint 0 buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP1_DMA": {
				"name": "R32_UEP1_DMA",
				"address": "0x50000014",
				"info": "Endpoint 1(9) buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP2_DMA": {
				"name": "R32_UEP2_DMA",
				"address": "0x50000018",
				"info": "Endpoint 2 (10) buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP3_DMA": {
				"name": "R32_UEP3_DMA",
				"address": "0x5000001C",
				"info": "Endpoint 3 (11) buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP4_DMA": {
				"name": "R32_UEP4_DMA",
				"address": "0x50000020",
				"info": "Endpoint 4 (8/12) buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP5_DMA": {
				"name": "R32_UEP5_DMA",
				"address": "0x50000024",
				"info": "Endpoint 5(13) buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP6_DMA": {
				"name": "R32_UEP6_DMA",
				"address": "0x50000028",
				"info": "Endpoint 6(14) buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_UEP7_DMA": {
				"name": "R32_UEP7_DMA",
				"address": "0x5000002C",
				"info": "Endpoint 7(15) buffer start address",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R8_UEP0_T_LEN": {
				"name": "R8_UEP0_T_LEN",
				"address": "0x50000030",
				"info": "Endpoint 0 transmit length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP0_TX_CTRL": {
				"name": "R8_UEP0_TX_CTRL",
				"address": "0x50000032",
				"info": "Endpoint 0 transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP0_RX_CTRL": {
				"name": "R8_UEP0_RX_CTRL",
				"address": "0x50000033",
				"info": "Endpoint 0 receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP1_T_LEN": {
				"name": "R8_UEP1_T_LEN",
				"address": "0x50000034",
				"info": "Endpoint 1(9) transmit length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP1_TX_CTRL": {
				"name": "R8_UEP1_TX_CTRL",
				"address": "0x50000036",
				"info": "Endpoint 1(9) transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP1_RX_CTRL": {
				"name": "R8_UEP1_RX_CTRL",
				"address": "0x50000037",
				"info": "Endpoint 1(9) receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP2_T_LEN": {
				"name": "R8_UEP2_T_LEN",
				"address": "0x50000038",
				"info": "Endpoint 2(10) transmit length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP2_TX_CTRL": {
				"name": "R8_UEP2_TX_CTRL",
				"address": "0x5000003A",
				"info": "Endpoint 2(10) transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP2_RX_CTRL": {
				"name": "R8_UEP2_RX_CTRL",
				"address": "0x5000003B",
				"info": "Endpoint 2(10) receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP3_T_LEN": {
				"name": "R8_UEP3_T_LEN",
				"address": "0x5000003C",
				"info": "Endpoint 3(11) transmit length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP3_TX_CTRL": {
				"name": "R8_UEP3_TX_CTRL",
				"address": "0x500003E",
				"info": "Endpoint 3(11) transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP3_RX_CTRL": {
				"name": "R8_UEP3_RX_CTRL",
				"address": "0x500003F",
				"info": "Endpoint 3(11) receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP4_T_LEN": {
				"name": "R8_UEP4_T_LEN",
				"address": "0x50000040",
				"info": "Endpoint 4 (8/12) transmit length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP4_TX_CTRL": {
				"name": "R8_UEP4_TX_CTRL",
				"address": "0x50000042",
				"info": "Endpoint 4 (8/12) transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP4_RX_CTRL": {
				"name": "R8_UEP4_RX_CTRL",
				"address": "0x50000043",
				"info": "Endpoint 4 (8/12) receive control Register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP5_T_LEN": {
				"name": "R8_UEP5_T_LEN",
				"address": "0x50000044",
				"info": "Endpoint 5(13) transmit length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP5_TX_CTRL": {
				"name": "R8_UEP5_TX_CTRL",
				"address": "0x50000046",
				"info": "Endpoint 5(13) transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP5_RX_CTRL": {
				"name": "R8_UEP5_RX_CTRL",
				"address": "0x50000047",
				"info": "Endpoint 5(13) receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP6_T_LEN": {
				"name": "R8_UEP6_T_LEN",
				"address": "0x50000048",
				"info": "Endpoint 6(14) transmit length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP6_TX_CTRL": {
				"name": "R8_UEP6_TX_CTRL",
				"address": "0x5000004A",
				"info": "Endpoint 6(14) transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP6_RX_CTRL": {
				"name": "R8_UEP6_RX_CTRL",
				"address": "0x5000004B",
				"info": "Endpoint 6(14) receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP7_T_LEN": {
				"name": "R8_UEP7_T_LEN",
				"address": "0x5000004C",
				"info": "Endpoint 7(15) transmit length register",
				"reset_value": "0xXX",
				"bits_fields": "[]"
			},
			"R8_UEP7_TX_CTRL": {
				"name": "R8_UEP7_TX_CTRL",
				"address": "0x5000004E",
				"info": "Endpoint 7(15) transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_UEP7_RX_CTRL": {
				"name": "R8_UEP7_RX_CTRL",
				"address": "0x5000004F",
				"info": "Endpoint 7(15) receive control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			}
        }
	},

	"USB_HOST2": {
		"info": "USB_HOST2-related registers list",
		"table": "23-5",

		"registers": {
			"R8_UHOST_CTRL": {
				"name": "R8_UHOST_CTRL",
				"address": "0x50000001",
				"info": "USB host physical port control register",
				"reset_value": "0xX0"
			},
			"R32_UH_EP_MOD": {
				"name": "R32_UH_EP_MOD",
				"address": "0x5000000D",
				"info": "USB host endpoint mode control register",
				"reset_value": "0x00"
			},
			"R16_UH_RX_DMA": {
				"name": "R16_UH_RX_DMA",
				"address": "0x50000018",
				"info": "USB host receive buffer start address",
				"reset_value": "0xXXXX"
			},
			"R16_UH_TX_DMA": {
				"name": "R16_UH_TX_DMA",
				"address": "0x5000001C",
				"info": "USB host transmit buffer start address",
				"reset_value": "0xXXXX"
			},
			"R16_UH_SETUP": {
				"name": "R16_UH_SETUP",
				"address": "0x50000036",
				"info": "USB host auxiliary setup register",
				"reset_value": "0x00"
			},
			"R8_UH_EP_PID": {
				"name": "R8_UH_EP_PID",
				"address": "0x50000038",
				"info": "USB host token setup register",
				"reset_value": "0x00"
			},
			"R8_UH_RX_CTRL": {
				"name": "R8_UH_RX_CTRL",
				"address": "0x5000003B",
				"info": "USB host receive endpoint control register",
				"reset_value": "0x00"
			},
			"R16_UH_TX_LEN": {
				"name": "R16_UH_TX_LEN",
				"address": "0x5000003C",
				"info": "USB host transmit length register",
				"reset_value": "0xXXXX"
			},
			"R8_UH_TX_CTRL": {
				"name": "R8_UH_TX_CTRL",
				"address": "0x5000003E",
				"info": "USB host transmit endpoint control register",
				"reset_value": "0x00"
			}
		}
	},

	"CAN1": {
		"info": "CAN1-related registers list",
		"table": "24-5",

		"registers": {
			"R32_CAN1_CTLR": {
				"name": "R32_CAN1_CTLR",
				"address": "0x40006400",
				"info": "CAN1 master control register",
				"reset_value": "0x00010002",
				"bits_fields": "[]"
			},
			"R32_CAN1_STATR": {
				"name": "R32_CAN1_STATR",
				"address": "0x40006404",
				"info": "CAN1 master status register",
				"reset_value": "0x00000X02",
				"bits_fields": "[]"
			},
			"R32_CAN1_TSTATR": {
				"name": "R32_CAN1_TSTATR",
				"address": "0x40006408",
				"info": "CAN1 transmit status register",
				"reset_value": "0x1C000000",
				"bits_fields": "[]"
			},
			"R32_CAN1_RFIFO0": {
				"name": "R32_CAN1_RFIFO0",
				"address": "0x4000640C",
				"info": "CAN1 receive FIFO0 control and status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN1_RFIFO1": {
				"name": "R32_CAN1_RFIFO1",
				"address": "0x40006410",
				"info": "CAN1 receive FIFO1 control and status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN1_INTENR": {
				"name": "R32_CAN1_INTENR",
				"address": "0x40006414",
				"info": "CAN1 interrupt enable register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN1_ERRSR": {
				"name": "R32_CAN1_ERRSR",
				"address": "0x40006418",
				"info": "CAN1 error status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN1_BTIMR": {
				"name": "R32_CAN1_BTIMR",
				"address": "0x4000641C",
				"info": "CAN1 bit timing register",
				"reset_value": "0x01230000",
				"bits_fields": "[]"
			},
			"R32_CAN1_TTCTLR": {
				"name": "R32_CAN1_TTCTLR",
				"address": "0x40006420",
				"info": "CAN1 time trigger control register",
				"reset_value": "0x0000FFFF",
				"bits_fields": "[]"
			},
			"R32_CAN1_TTCNT": {
				"name": "R32_CAN1_TTCNT",
				"address": "0x40006424",
				"info": "CAN1 time trigger count value register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}
        }
	},

	"CAN2": {
		"info": "CAN2-related registers list",
		"table": "24-6",

		"registers": {
			"R32_CAN2_CTLR": {
				"name": "R32_CAN2_CTLR",
				"address": "0x40006800",
				"info": "CAN2 master control register",
				"reset_value": "0x00010002",
				"bits_fields": "[]"
			},
			"R32_CAN2_STATR": {
				"name": "R32_CAN2_STATR",
				"address": "0x40006804",
				"info": "CAN2 master status register",
				"reset_value": "0x00000X02",
				"bits_fields": "[]"
			},
			"R32_CAN2_TSTATR": {
				"name": "R32_CAN2_TSTATR",
				"address": "0x40006808",
				"info": "CAN2 transmit status register",
				"reset_value": "0x1C000000",
				"bits_fields": "[]"
			},
			"R32_CAN2_RFIFO0": {
				"name": "R32_CAN2_RFIFO0",
				"address": "0x4000680C",
				"info": "CAN2 receive FIFO0 control and status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN2_RFIFO1": {
				"name": "R32_CAN2_RFIFO1",
				"address": "0x40006810",
				"info": "CAN2 receive FIFO1 control and status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN2_INTENR": {
				"name": "R32_CAN2_INTENR",
				"address": "0x40006814",
				"info": "CAN2 interrupt enable register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN2_ERRSR": {
				"name": "R32_CAN2_ERRSR",
				"address": "0x40006818",
				"info": "CAN2 error status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN2_BTIMR": {
				"name": "R32_CAN2_BTIMR",
				"address": "0x4000681C",
				"info": "CAN2 bit timing register",
				"reset_value": "0x01230000",
				"bits_fields": "[]"
			},
			"R32_CAN2_TTCTLR": {
				"name": "R32_CAN2_TTCTLR",
				"address": "0x40006820",
				"info": "CAN2 time trigger control register",
				"reset_value": "0x0000FFFF",
				"bits_fields": "[]"
			},
			"R32_CAN2_TTCNT": {
				"name": "R32_CAN2_TTCNT",
				"address": "0x40006824",
				"info": "CAN2 time trigger count value register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}            
        }
	},

	"CAN1_MB": {
		"info": "CAN1_MB-related registers list",
		"table": "24-7",

		"registers": {
			"R32_CAN1_TXMIR0": {
				"name": "R32_CAN1_TXMIR0",
				"address": "0x40006580",
				"info": "CAN1 Tx mailbox0 identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMDTR0": {
				"name": "R32_CAN1_TXMDTR0",
				"address": "0x40006584",
				"info": "CAN1 Tx mailbox0 data length and timestamp register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMDLR0": {
				"name": "R32_CAN1_TXMDLR0",
				"address": "0x40006588",
				"info": "CAN1 Tx mailbox0 data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMDHR0": {
				"name": "R32_CAN1_TXMDHR0",
				"address": "0x4000658C",
				"info": "CAN1 Tx mailbox0 data high register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMDTR1": {
				"name": "R32_CAN1_TXMDTR1",
				"address": "0x40006594",
				"info": "CAN1 Tx mailbox1 data length and timestamp register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMDLR1": {
				"name": "R32_CAN1_TXMDLR1",
				"address": "0x40006598",
				"info": "CAN1 Tx mailbox1 data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMDHR1": {
				"name": "R32_CAN1_TXMDHR1",
				"address": "0x4000659C",
				"info": "CAN1 Tx mailbox1 data high register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMIR2": {
				"name": "R32_CAN1_TXMIR2",
				"address": "0x400065A0",
				"info": "CAN1 Tx mailbox2 identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMDTR2": {
				"name": "R32_CAN1_TXMDTR2",
				"address": "0x400065A4",
				"info": "CAN1 Tx mailbox2 data length and timestamp register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMDLR2": {
				"name": "R32_CAN1_TXMDLR2",
				"address": "0x400065A8",
				"info": "CAN1 Tx mailbox2 data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_TXMDHR2": {
				"name": "R32_CAN1_TXMDHR2",
				"address": "0x400065AC",
				"info": "CAN1 Tx mailbox2 data high register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_RXMIR0": {
				"name": "R32_CAN1_RXMIR0",
				"address": "0x400065B0",
				"info": "CAN1 Rx FIFO0 mailbox identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_RXMDTR0": {
				"name": "R32_CAN1_RXMDTR0",
				"address": "0x400065B4",
				"info": "CAN1 Rx FIFO0 mailbox data length and timestamp register",     
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_RXMDLR0": {
				"name": "R32_CAN1_RXMDLR0",
				"address": "0x400065B8",
				"info": "CAN1 Rx FIFO0 mailbox data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_RXMDHR0": {
				"name": "R32_CAN1_RXMDHR0",
				"address": "0x400065BC",
				"info": "CAN1 Rx FIFO0 mailbox data high register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_RXMIR1": {
				"name": "R32_CAN1_RXMIR1",
				"address": "0x400065C0",
				"info": "CAN1 Rx FIFO1 mailbox identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_RXMDTR1": {
				"name": "R32_CAN1_RXMDTR1",
				"address": "0x400065C4",
				"info": "CAN1 Rx FIFO1 mailbox data length and timestamp register",     
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_RXMDLR1": {
				"name": "R32_CAN1_RXMDLR1",
				"address": "0x400065C8",
				"info": "CAN1 Rx FIFO1 mailbox data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_RXMDHR1": {
				"name": "R32_CAN1_RXMDHR1",
				"address": "0x400065CC",
				"info": "CAN1 Rx FIFO1 mailbox data high register XR32_CAN1_TXMIR1 0x40006590 CAN1 Tx mailbox1 identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			}            
        }
	},

	"CAN2_MB": {
		"info": "CAN2_MB-related registers list",
		"table": "24-8",

		"registers": {
			"R32_CAN2_TXMIR0": {
				"name": "R32_CAN2_TXMIR0",
				"address": "0x40006980",
				"info": "CAN2 Tx mailbox0 identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMDTR0": {
				"name": "R32_CAN2_TXMDTR0",
				"address": "0x40006984",
				"info": "CAN2 Tx mailbox0 data length and timestamp register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMDLR0": {
				"name": "R32_CAN2_TXMDLR0",
				"address": "0x40006988",
				"info": "CAN2 Tx mailbox0 data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMDHR0": {
				"name": "R32_CAN2_TXMDHR0",
				"address": "0x4000698C",
				"info": "CAN2 Tx mailbox0 data high register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMIR1": {
				"name": "R32_CAN2_TXMIR1",
				"address": "0x40006990",
				"info": "CAN2 Tx mailbox1 identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMDTR1": {
				"name": "R32_CAN2_TXMDTR1",
				"address": "0x40006994",
				"info": "CAN2 Tx mailbox1 data length and timestamp register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMDLR1": {
				"name": "R32_CAN2_TXMDLR1",
				"address": "0x40006998",
				"info": "CAN2 Tx mailbox1 data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMDHR1": {
				"name": "R32_CAN2_TXMDHR1",
				"address": "0x4000699C",
				"info": "CAN2 Tx mailbox1 data high register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMIR2": {
				"name": "R32_CAN2_TXMIR2",
				"address": "0x400069A0",
				"info": "CAN2 Tx mailbox2 identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMDTR2": {
				"name": "R32_CAN2_TXMDTR2",
				"address": "0x400069A4",
				"info": "CAN2 Tx mailbox2 data length and timestamp register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMDLR2": {
				"name": "R32_CAN2_TXMDLR2",
				"address": "0x400069A8",
				"info": "CAN2 Tx mailbox2 data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_TXMDHR2": {
				"name": "R32_CAN2_TXMDHR2",
				"address": "0x400069AC",
				"info": "CAN2 Tx mailbox2 data high register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_RXMIR0": {
				"name": "R32_CAN2_RXMIR0",
				"address": "0x400069B0",
				"info": "CAN2 Rx FIFO0 mailbox identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_RXMDTR0": {
				"name": "R32_CAN2_RXMDTR0",
				"address": "0x400069B4",
				"info": "CAN2 Rx FIFO0 mailbox data length and timestamp register",     
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_RXMDLR0": {
				"name": "R32_CAN2_RXMDLR0",
				"address": "0x400069B8",
				"info": "CAN2 Rx FIFO0 mailbox data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_RXMDHR0": {
				"name": "R32_CAN2_RXMDHR0",
				"address": "0x400069BC",
				"info": "CAN2 Rx FIFO0 mailbox data high register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_RXMIR1": {
				"name": "R32_CAN2_RXMIR1",
				"address": "0x400069C0",
				"info": "CAN2 Rx FIFO1 mailbox identifier register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_RXMDTR1": {
				"name": "R32_CAN2_RXMDTR1",
				"address": "0x400069C4",
				"info": "CAN2 Rx FIFO1 mailbox data length and timestamp register",     
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_RXMDLR1": {
				"name": "R32_CAN2_RXMDLR1",
				"address": "0x400069C8",
				"info": "CAN2 Rx FIFO1 mailbox data low register",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN2_RXMDHR1": {
				"name": "R32_CAN2_RXMDHR1",
				"address": "0x400069CC",
				"info": "CAN2 Rx FIFO1 mailbox data high register",
				"reset_value": "X",
				"bits_fields": "[]"
			}            
        }
	},

	"CAN1_F": {
		"info": "CAN1_F-related registers list",
		"table": "24-9",

		"registers": {
			"R32_CAN1_FCTLR": {
				"name": "R32_CAN1_FCTLR",
				"address": "0x40006600",
				"info": "CAN1 filter master control register",
				"reset_value": "0x2A1C0E01",
				"bits_fields": "[]"
			},
			"R32_CAN1_FMCFGR": {
				"name": "R32_CAN1_FMCFGR",
				"address": "0x40006604",
				"info": "CAN1 filter mode register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN1_FSCFGR": {
				"name": "R32_CAN1_FSCFGR",
				"address": "0x4000660C",
				"info": "CAN1 filter bit width register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN1_FAFIFOR": {
				"name": "R32_CAN1_FAFIFOR",
				"address": "0x40006614",
				"info": "CAN1 filter FIFO association register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN1_FWR": {
				"name": "R32_CAN1_FWR",
				"address": "0x4000661C",
				"info": "CAN1 filter activation register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_CAN1_F0R1": {
				"name": "R32_CAN1_F0R1",
				"address": "0x40006640",
				"info": "CAN1 filter Bank0 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F0R2": {
				"name": "R32_CAN1_F0R2",
				"address": "0x40006644",
				"info": "CAN1 filter Bank0 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F1R1": {
				"name": "R32_CAN1_F1R1",
				"address": "0x40006648",
				"info": "CAN1 filter Bank1 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F1R2": {
				"name": "R32_CAN1_F1R2",
				"address": "0x4000664C",
				"info": "CAN1 filter Bank1 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F2R1": {
				"name": "R32_CAN1_F2R1",
				"address": "0x40006650",
				"info": "CAN1 filter Bank2 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F2R2": {
				"name": "R32_CAN1_F2R2",
				"address": "0x40006654",
				"info": "CAN1 filter Bank2 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F3R1": {
				"name": "R32_CAN1_F3R1",
				"address": "0x40006658",
				"info": "CAN1 filter Bank3 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F3R2": {
				"name": "R32_CAN1_F3R2",
				"address": "0x4000665C",
				"info": "CAN1 filter Bank3 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F4R1": {
				"name": "R32_CAN1_F4R1",
				"address": "0x40006660",
				"info": "CAN1 filter Bank4 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F4R2": {
				"name": "R32_CAN1_F4R2",
				"address": "0x40006664",
				"info": "CAN1 filter Bank4 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F5R1": {
				"name": "R32_CAN1_F5R1",
				"address": "0x40006668",
				"info": "CAN1 filter Bank5 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F5R2": {
				"name": "R32_CAN1_F5R2",
				"address": "0x4000666C",
				"info": "CAN1 filter Bank5 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F6R1": {
				"name": "R32_CAN1_F6R1",
				"address": "0x40006670",
				"info": "CAN1 filter Bank6 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F6R2": {
				"name": "R32_CAN1_F6R2",
				"address": "0x40006674",
				"info": "CAN1 filter Bank6 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F7R1": {
				"name": "R32_CAN1_F7R1",
				"address": "0x40006678",
				"info": "CAN1 filter Bank7 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F7R2": {
				"name": "R32_CAN1_F7R2",
				"address": "0x4000667C",
				"info": "CAN1 filter Bank7 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F8R1": {
				"name": "R32_CAN1_F8R1",
				"address": "0x40006680",
				"info": "CAN1 filter Bank8 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F8R2": {
				"name": "R32_CAN1_F8R2",
				"address": "0x40006684",
				"info": "CAN1 filter Bank8 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F9R1": {
				"name": "R32_CAN1_F9R1",
				"address": "0x40006688",
				"info": "CAN1 filter Bank9 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F9R2": {
				"name": "R32_CAN1_F9R2",
				"address": "0x4000668C",
				"info": "CAN1 filter Bank9 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F10R1": {
				"name": "R32_CAN1_F10R1",
				"address": "0x40006690",
				"info": "CAN1 filter Bank10 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F10R2": {
				"name": "R32_CAN1_F10R2",
				"address": "0x40006694",
				"info": "CAN1 filter Bank10 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F11R1": {
				"name": "R32_CAN1_F11R1",
				"address": "0x40006698",
				"info": "CAN1 filter Bank11 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F11R2": {
				"name": "R32_CAN1_F11R2",
				"address": "0x4000669C",
				"info": "CAN1 filter Bank11 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F12R1": {
				"name": "R32_CAN1_F12R1",
				"address": "0x400066A0",
				"info": "CAN1 filter Bank12 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F12R2": {
				"name": "R32_CAN1_F12R2",
				"address": "0x400066A4",
				"info": "CAN1 filter Bank12 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F13R1": {
				"name": "R32_CAN1_F13R1",
				"address": "0x400066A8",
				"info": "CAN1 filter Bank13 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F13R2": {
				"name": "R32_CAN1_F13R2",
				"address": "0x400066AC",
				"info": "CAN1 filter Bank13 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F14R1": {
				"name": "R32_CAN1_F14R1",
				"address": "0x400066B0",
				"info": "CAN1 filter Bank14 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F14R2": {
				"name": "R32_CAN1_F14R2",
				"address": "0x400066B4",
				"info": "CAN1 filter Bank14 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F15R1": {
				"name": "R32_CAN1_F15R1",
				"address": "0x400066B8",
				"info": "CAN1 filter Bank15 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F15R2": {
				"name": "R32_CAN1_F15R2",
				"address": "0x400066BC",
				"info": "CAN1 filter Bank15 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F16R1": {
				"name": "R32_CAN1_F16R1",
				"address": "0x400066C0",
				"info": "CAN1 filter Bank16 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F16R2": {
				"name": "R32_CAN1_F16R2",
				"address": "0x400066C4",
				"info": "CAN1 filter Bank16 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F17R1": {
				"name": "R32_CAN1_F17R1",
				"address": "0x400066C8",
				"info": "CAN1 filter Bank17 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F17R2": {
				"name": "R32_CAN1_F17R2",
				"address": "0x400066CC",
				"info": "CAN1 filter Bank17 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F18R1": {
				"name": "R32_CAN1_F18R1",
				"address": "0x400066D0",
				"info": "CAN1 filter Bank18 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F18R2": {
				"name": "R32_CAN1_F18R2",
				"address": "0x400066D4",
				"info": "CAN1 filter Bank18 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F19R1": {
				"name": "R32_CAN1_F19R1",
				"address": "0x400066D8",
				"info": "CAN1 filter Bank19 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F19R2": {
				"name": "R32_CAN1_F19R2",
				"address": "0x400066DC",
				"info": "CAN1 filter Bank19 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F20R1": {
				"name": "R32_CAN1_F20R1",
				"address": "0x400066E0",
				"info": "CAN1 filter Bank20 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F20R2": {
				"name": "R32_CAN1_F20R2",
				"address": "0x400066E4",
				"info": "CAN1 filter Bank20 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F21R1": {
				"name": "R32_CAN1_F21R1",
				"address": "0x400066E8",
				"info": "CAN1 filter Bank21 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F21R2": {
				"name": "R32_CAN1_F21R2",
				"address": "0x400066EC",
				"info": "CAN1 filter Bank21 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F22R1": {
				"name": "R32_CAN1_F22R1",
				"address": "0x400066F0",
				"info": "CAN1 filter Bank22 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F22R2": {
				"name": "R32_CAN1_F22R2",
				"address": "0x400066F4",
				"info": "CAN1 filter Bank22 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F23R1": {
				"name": "R32_CAN1_F23R1",
				"address": "0x400066F8",
				"info": "CAN1 filter Bank23 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F23R2": {
				"name": "R32_CAN1_F23R2",
				"address": "0x400066FC",
				"info": "CAN1 filter Bank23 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F24R1": {
				"name": "R32_CAN1_F24R1",
				"address": "0x40006700",
				"info": "CAN1 filter Bank24 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F24R2": {
				"name": "R32_CAN1_F24R2",
				"address": "0x40006704",
				"info": "CAN1 filter Bank24 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F25R1": {
				"name": "R32_CAN1_F25R1",
				"address": "0x40006708",
				"info": "CAN1 filter Bank25 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F25R2": {
				"name": "R32_CAN1_F25R2",
				"address": "0x4000670C",
				"info": "CAN1 filter Bank25 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F26R1": {
				"name": "R32_CAN1_F26R1",
				"address": "0x40006710",
				"info": "CAN1 filter Bank26 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F26R2": {
				"name": "R32_CAN1_F26R2",
				"address": "0x40006714",
				"info": "CAN1 filter Bank26 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F27R1": {
				"name": "R32_CAN1_F27R1",
				"address": "0x40006718",
				"info": "CAN1 filter Bank27 register 1",
				"reset_value": "X",
				"bits_fields": "[]"
			},
			"R32_CAN1_F27R2": {
				"name": "R32_CAN1_F27R2",
				"address": "0x4000671C",
				"info": "CAN1 filter Bank27 register 2",
				"reset_value": "X",
				"bits_fields": "[]"
			}            
        }
	},

	"DVP": {
		"info": "DVP-related registers list",
		"table": "25-2",

		"registers": {
			"R8_DVP_CR0": {
				"name": "R8_DVP_CR0",
				"address": "0x50050000",
				"info": "DVP control register0",
				"reset_value": "0x00"
			},
			"R8_DVP_CR1": {
				"name": "R8_DVP_CR1",
				"address": "0x50050001",
				"info": "DVP control register1",
				"reset_value": "0x06"
			},
			"R8_DVP_IER": {
				"name": "R8_DVP_IER",
				"address": "0x50050002",
				"info": "DVP interrupt enable register",
				"reset_value": "0x00"
			},
			"R16_DVP_ROW_NUM": {
				"name": "R16_DVP_ROW_NUM",
				"address": "0x50050004",
				"info": "DVP row number configuration register",
				"reset_value": "0x0000"
			},
			"R16_DVP_COL_NUM": {
				"name": "R16_DVP_COL_NUM",
				"address": "0x50050006",
				"info": "DVP column number configuration register",
				"reset_value": "0x0000"
			},
			"R32_DVP_DMA_BUF0": {
				"name": "R32_DVP_DMA_BUF0",
				"address": "0x50050008",
				"info": "DVP DMA address0 register",
				"reset_value": "0x00000000"
			},
			"R32_DVP_DMA_BUF1": {
				"name": "R32_DVP_DMA_BUF1",
				"address": "0x5005000C",
				"info": "DVP DMA address1 register",
				"reset_value": "0x00000000"
			},
			"R8_DVP_IFR": {
				"name": "R8_DVP_IFR",
				"address": "0x50050010",
				"info": "DVP interrupt flag register",
				"reset_value": "0x00"
			},
			"R8_DVP_STATUS": {
				"name": "R8_DVP_STATUS",
				"address": "0x50050011",
				"info": "DVP receive FIFO status register",
				"reset_value": "0x00"
			},
			"R16_DVP_ROW_CNT": {
				"name": "R16_DVP_ROW_CNT",
				"address": "0x50050014",
				"info": "DVP row count register",
				"reset_value": "0x0000"
			},
			"R16_DVP_HOFFCNT": {
				"name": "R16_DVP_HOFFCNT",
				"address": "0x50050018",
				"info": "Horizontal displacement register for the start of the window",
				"reset_value": "0x0000"
			},
			"R16_DVP_VST": {
				"name": "R16_DVP_VST",
				"address": "0x5005001A",
				"info": "Window start line number register",
				"reset_value": "0x0000"
			},
			"R16_DVP_CAPCNT": {
				"name": "R16_DVP_CAPCNT",
				"address": "0x5005001C",
				"info": "DVP capture count register",
				"reset_value": "0x0000"
			},
			"R16_DVP_VLINE": {
				"name": "R16_DVP_VLINE",
				"address": "0x5005001E",
				"info": "DVP vertical line count register",
				"reset_value": "0x0000"
			},
			"R32_DVP_DR": {
				"name": "R32_DVP_DR",
				"address": "0x50050020",
				"info": "DVP data register",
				"reset_value": "0x00000000"
			}
		}
	},

	"FSMC": {
		"info": "FSMC-related registers list",
		"table": "26-31",

		"registers": {
			"R32_FSMC_BCR1": {
				"name": "R32_FSMC_BCR1",
				"address": "0xA0000000",
				"info": "SRAM/NOR-Flash chip select control register 1",
				"reset_value": "0x000030DX",
				"bits_fields": "[]"
			},
			"R32_FSMC_BTR1": {
				"name": "R32_FSMC_BTR1",
				"address": "0xA0000004",
				"info": "SRAM/NOR-Flash chip select timing register 1",
				"reset_value": "0x0FFFFFFF",
				"bits_fields": "[]"
			},
			"R32_FSMC_PCR2": {
				"name": "R32_FSMC_PCR2",
				"address": "0xA0000060",
				"info": "NAND-Flash control register 2",
				"reset_value": "0x00000018",
				"bits_fields": "[]"
			},
			"R32_FSMC_SR2": {
				"name": "R32_FSMC_SR2",
				"address": "0xA0000064",
				"info": "FIFO status and interrupt register 2",
				"reset_value": "0x00000040",
				"bits_fields": "[]"
			},
			"R32_FSMC_PMEM2": {
				"name": "R32_FSMC_PMEM2",
				"address": "0xA0000068",
				"info": "General purpose memory timing register 2",
				"reset_value": "0xFCFCFCFC",
				"bits_fields": "[]"
			},
			"R32_FSMC_PATT2": {
				"name": "R32_FSMC_PATT2",
				"address": "0xA000006C",
				"info": "Attribute memory timing register 2",
				"reset_value": "0xFCFCFCFC",
				"bits_fields": "[]"
			},
			"R32_FSMC_ECCR2": {
				"name": "R32_FSMC_ECCR2",
				"address": "0xA0000074",
				"info": "ECC result register 2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_FSMC_BWTR1": {
				"name": "R32_FSMC_BWTR1",
				"address": "0xA0000104",
				"info": "SRAM/NOR-Flash write timing register 1",
				"reset_value": "0x0FFFFFFF",
				"bits_fields": "[]"
			}            
        }
	},

	"ETH_MAC": {
		"info": "ETH_MAC-related registers list",
		"table": "27-22",

		"registers": {
			"R32_ETH_MACCR": {
				"name": "R32_ETH_MACCR",
				"address": "0x40028000",
				"info": "MAC control register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACFFR": {
				"name": "R32_ETH_MACFFR",
				"address": "0x40028004",
				"info": "Frame filter register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACHTHR": {
				"name": "R32_ETH_MACHTHR",
				"address": "0x40028008",
				"info": "Hash value list register high",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACHTLR": {
				"name": "R32_ETH_MACHTLR",
				"address": "0x4002800C",
				"info": "Hash value list register low",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACMIIAR": {
				"name": "R32_ETH_MACMIIAR",
				"address": "0x40028010",
				"info": "MII address register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACMIIDR": {
				"name": "R32_ETH_MACMIIDR",
				"address": "0x40028014",
				"info": "MII data register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACFCR": {
				"name": "R32_ETH_MACFCR",
				"address": "0x40028018",
				"info": "MAC flow control register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACVLAN": {
				"name": "R32_ETH_MACVLAN",
				"address": "0x4002801C",
				"info": "VLAN tag register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACRWUFFR": {
				"name": "R32_ETH_MACRWUFFR",
				"address": "0x40028028",
				"info": "Wake-up frame filter register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACPMTCSR": {
				"name": "R32_ETH_MACPMTCSR",
				"address": "0x4002802C",
				"info": "PMT control and status Register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACSR": {
				"name": "R32_ETH_MACSR",
				"address": "0x40028038",
				"info": "MAC interrupt status register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACIMR": {
				"name": "R32_ETH_MACIMR",
				"address": "0x4002803C",
				"info": "MAC interrupt mask register",
				"reset_value": "0x00000000"
			},
			"R32_ETH_MACA0HR": {
				"name": "R32_ETH_MACA0HR",
				"address": "0x40028040",
				"info": "MAC address register 0 high 32 bits",
				"reset_value": "0x8000FFFF"
			},
			"R32_ETH_MACA0LR": {
				"name": "R32_ETH_MACA0LR",
				"address": "0x40028044",
				"info": "MAC address register 0 low 32 bits",
				"reset_value": "0xFFFFFFFF"
			},
			"R32_ETH_MACA1HR": {
				"name": "R32_ETH_MACA1HR",
				"address": "0x40028048",
				"info": "MAC address register 1 high 32 bits",
				"reset_value": "0x0000FFFF"
			},
			"R32_ETH_MACA1LR": {
				"name": "R32_ETH_MACA1LR",
				"address": "0x4002804C",
				"info": "MAC address register 1 low 32 bits",
				"reset_value": "0xFFFFFFFF"
			},
			"R32_ETH_MACA2HR": {
				"name": "R32_ETH_MACA2HR",
				"address": "0x40028050",
				"info": "MAC address register 2 high 32 bits",
				"reset_value": "0x0000FFFF"
			},
			"R32_ETH_MACA2LR": {
				"name": "R32_ETH_MACA2LR",
				"address": "0x40028054",
				"info": "MAC address register 2 low 32 bits",
				"reset_value": "0xFFFFFFFF"
			},
			"R32_ETH_MACA3HR": {
				"name": "R32_ETH_MACA3HR",
				"address": "0x40028058",
				"info": "MAC address register 3 high 32 bits",
				"reset_value": "0x0000FFFF"
			},
			"R32_ETH_MACA3LR": {
				"name": "R32_ETH_MACA3LR",
				"address": "0x4002805C",
				"info": "MAC address register 3 low 32 bits",
				"reset_value": "0xFFFFFFFF"
			},
			"R32_ETH_MACCFG0": {
				"name": "R32_ETH_MACCFG0",
				"address": "0x40028098",
				"info": "MAC software reset control register 0",
				"reset_value": "0x00000000"
			}
		}
	},

	"ETH_MMC": {
		"info": "ETH_MMC-related registers list",
		"table": "27-22",

		"registers": {
			"R32_ETH_MMCCR": {
				"name": "R32_ETH_MMCCR",
				"address": "0x40028100",
				"info": "MMC control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCRIR": {
				"name": "R32_ETH_MMCRIR",
				"address": "0x40028104",
				"info": "MMC receive register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCTIR": {
				"name": "R32_ETH_MMCTIR",
				"address": "0x40028108",
				"info": "MMC transmit interrupt register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCRIMR": {
				"name": "R32_ETH_MMCRIMR",
				"address": "0x4002810C",
				"info": "MMC receive interrupt mask register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCTIMR": {
				"name": "R32_ETH_MMCTIMR",
				"address": "0x40028110",
				"info": "MMC transmit interrupt mask register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCTGFSCCR": {
				"name": "R32_ETH_MMCTGFSCCR",
				"address": "0x4002814C",
				"info": "MMC transmit good frame counter after single conflict",        
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCTGFMSCCR": {
				"name": "R32_ETH_MMCTGFMSCCR",
				"address": "0x40028150",
				"info": "MMC transmit good frame counter after multiple conflicts",     
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCTGFCR": {
				"name": "R32_ETH_MMCTGFCR",
				"address": "0x40028168",
				"info": "MMC transmit good frame count register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCRFCECR": {
				"name": "R32_ETH_MMCRFCECR",
				"address": "0x40028194",
				"info": "MMC receive CRC error frame count register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCRFAECR": {
				"name": "R32_ETH_MMCRFAECR",
				"address": "0x40028198",
				"info": "MMC receive alignment error frame counter register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_MMCRGUFCR": {
				"name": "R32_ETH_MMCRGUFCR",
				"address": "0x400281C4",
				"info": "MMC receive good unicast frame count register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}            
        }
	},

	"ETH_IEEE1588": {
		"info": "ETH_IEEE1588-related registers list",
		"table": "27-22",

		"registers": {
			"R32_ETH_PTPTSCR": {
				"name": "R32_ETH_PTPTSCR",
				"address": "0x40028700",
				"info": "PTP timestamp control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_PTPSSIR": {
				"name": "R32_ETH_PTPSSIR",
				"address": "0x40028704",
				"info": "PTP subsecond increment register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_PTPTSHR": {
				"name": "R32_ETH_PTPTSHR",
				"address": "0x40028708",
				"info": "PTP timestamp register high",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_PTPTSLR": {
				"name": "R32_ETH_PTPTSLR",
				"address": "0x4002870C",
				"info": "PTP timestamp register low",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_PTPTSHUR": {
				"name": "R32_ETH_PTPTSHUR",
				"address": "0x40028710",
				"info": "PTP timestamp update register high",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_PTPTSLUR": {
				"name": "R32_ETH_PTPTSLUR",
				"address": "0x40028714",
				"info": "PTP timestamp update register low",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_PTPTSAR": {
				"name": "R32_ETH_PTPTSAR",
				"address": "0x40028718",
				"info": "PTP timestamp adder register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_PTPTTHR": {
				"name": "R32_ETH_PTPTTHR",
				"address": "0x4002871C",
				"info": "PTP target register high",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_PTPTTLR": {
				"name": "R32_ETH_PTPTTLR",
				"address": "0x40028720",
				"info": "PTP target register low",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}          
        }
	},

	"ETH_DMA": {
		"info": "ETH_DMA-related registers list",
		"table": "27-22",

		"registers": {
			"R32_ETH_DMABMR": {
				"name": "R32_ETH_DMABMR",
				"address": "0x40029000",
				"info": "DMA bus mode register",
				"reset_value": "0x00000001",
				"bits_fields": "[]"
			},
			"R32_ETH_DMATPDR": {
				"name": "R32_ETH_DMATPDR",
				"address": "0x40029004",
				"info": "DMA transmit query register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMARPTR": {
				"name": "R32_ETH_DMARPTR",
				"address": "0x40029008",
				"info": "DMA receive query register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMARDLAR": {
				"name": "R32_ETH_DMARDLAR",
				"address": "0x4002900C",
				"info": "DMA receive descriptor address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMATDLAR": {
				"name": "R32_ETH_DMATDLAR",
				"address": "0x40029010",
				"info": "DMA transmit descriptor address register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMASR": {
				"name": "R32_ETH_DMASR",
				"address": "0x40029014",
				"info": "DMA status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMAOMR": {
				"name": "R32_ETH_DMAOMR",
				"address": "0x40029018",
				"info": "DMA operation mode register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMAIER": {
				"name": "R32_ETH_DMAIER",
				"address": "0x4002901C",
				"info": "DMA interrupt enable register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMAMFBOCR": {
				"name": "R32_ETH_DMAMFBOCR",
				"address": "0x40029020",
				"info": "DMA lost frame register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMACHTDR": {
				"name": "R32_ETH_DMACHTDR",
				"address": "0x40029048",
				"info": "DMA current transmit descriptor register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMACHRDR": {
				"name": "R32_ETH_DMACHRDR",
				"address": "0x4002904C",
				"info": "DMA current receive descriptor register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMACHTBAR": {
				"name": "R32_ETH_DMACHTBAR",
				"address": "0x40029050",
				"info": "DMA current transmit buffer register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_ETH_DMACHRBAR": {
				"name": "R32_ETH_DMACHRBAR",
				"address": "0x40029054",
				"info": "DMA current receive buffer register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}            
        }
	},

	"ETH_10M": {
		"info": "ETH_10M-related registers list",
		"table": "27-22",

		"registers": {
			"BMCR": {
				"name": "BMCR",
				"address": "0x00",
				"info": "Basic control register",
				"reset_value": "0x2100",
				"bits_fields": "[]"
			},
			"BMSR": {
				"name": "BMSR",
				"address": "0x01",
				"info": "Basic status register",
				"reset_value": "0x1809",
				"bits_fields": "[]"
			},
			"ETH_ANLPAR": {
				"name": "ETH_ANLPAR",
				"address": "0x05",
				"info": "Auto-negotiation linker capability register",
				"reset_value": "0x0001",
				"bits_fields": "[]"
			},
			"PHY_SR": {
				"name": "PHY_SR",
				"address": "0x10",
				"info": "Physical layer status register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"PHY_MDIX": {
				"name": "PHY_MDIX",
				"address": "0x1E",
				"info": "Auto-flip register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			}            
        }
	},

	"ETH_CTRL": {
		"info": "FLASH-related registers list",
		"table": "27-22",

		"registers": {
			"R8_ETH_EIE": {
				"name": "R8_ETH_EIE",
				"address": "0x40028003",
				"info": "Interrupt enable register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_ETH_EIR": {
				"name": "R8_ETH_EIR",
				"address": "0x40028004",
				"info": "Interrupt flag register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_ETH_ESTAT": {
				"name": "R8_ETH_ESTAT",
				"address": "0x40028005",
				"info": "Status register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_ETH_ECON2": {
				"name": "R8_ETH_ECON2",
				"address": "0x40028006",
				"info": "PHY analog parameter setting register",
				"reset_value": "0x0A",
				"bits_fields": "[]"
			},
			"R8_ETH_ECON1": {
				"name": "R8_ETH_ECON1",
				"address": "0x40028007",
				"info": "Receive/transmit control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R32_ETH_TX": {
				"name": "R32_ETH_TX",
				"address": "0x40028008",
				"info": "Transmit DMA control register",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R16_ETH_ETXST": {
				"name": "R16_ETH_ETXST",
				"address": "0x40028008",
				"info": "Transmit DMA buffer start address register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R16_ETH_ETXLN": {
				"name": "R16_ETH_ETXLN",
				"address": "0x4002800A",
				"info": "Transmission length register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R32_ETH_RX": {
				"name": "R32_ETH_RX",
				"address": "0x4002800C",
				"info": "Receive DMA control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R16_ETH_ERXST": {
				"name": "R16_ETH_ERXST",
				"address": "0x4002800C",
				"info": "Receive DMA buffer start address register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R16_ETH_ERXLN": {
				"name": "R16_ETH_ERXLN",
				"address": "0x4002800E",
				"info": "Reception length register",
				"reset_value": "0x0000",
				"bits_fields": "[]"
			},
			"R32_ETH_HTL": {
				"name": "R32_ETH_HTL",
				"address": "0x40028010",
				"info": "Hash table low register",
				"reset_value": "0x484EA033",
				"bits_fields": "[]"
			},
			"R32_ETH_HTH": {
				"name": "R32_ETH_HTH",
				"address": "0x40028014",
				"info": "Hash table high register",
				"reset_value": "0x5000EF97",
				"bits_fields": "[]"
			},
			"R32_ETH_MACON": {
				"name": "R32_ETH_MACON",
				"address": "0x40028018",
				"info": "Receive filter control register",
				"reset_value": "0x10000000",
				"bits_fields": "[]"
			},
			"R8_ETH_ERXFCON": {
				"name": "R8_ETH_ERXFCON",
				"address": "0x40028018",
				"info": "Receive packet filter control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_ETH_MACON1": {
				"name": "R8_ETH_MACON1",
				"address": "0x40028019",
				"info": "Mac layer flow control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_ETH_MACON2": {
				"name": "R8_ETH_MACON2",
				"address": "0x4002801A",
				"info": "Mac layer packet control register",
				"reset_value": "0x00",
				"bits_fields": "[]"
			},
			"R8_ETH_MABBIPG": {
				"name": "R8_ETH_MABBIPG",
				"address": "0x4002801B",
				"info": "Minimum packet interval",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_ETH_TIM": {
				"name": "R32_ETH_TIM",
				"address": "0x10",
				"info": "0x4002801C Flow control pause frame time",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R16_ETH_EPAUS": {
				"name": "R16_ETH_EPAUS",
				"address": "0xXXXXXXXX",
				"info": "0x4002801C Flow control pause frame time",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R16_ETH_MAMXFL": {
				"name": "R16_ETH_MAMXFL",
				"address": "0xXXXX",
				"info": "0x4002801E Maximum receive packet length",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R16_ETH_MIRD": {
				"name": "R16_ETH_MIRD",
				"address": "0x0000",
				"info": "0x40028020 MII read",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_ETH_MIWR": {
				"name": "R32_ETH_MIWR",
				"address": "0x1100",
				"info": "0x40028024 MII write",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R8_ETH_MIREGADR": {
				"name": "R8_ETH_MIREGADR",
				"address": "0x00000000",
				"info": "0x40028024 MII address",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R8_ETH_MISTAT": {
				"name": "R8_ETH_MISTAT",
				"address": "0x00",
				"info": "0x40028025 MII status",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R16_ETH_MIWR": {
				"name": "R16_ETH_MIWR",
				"address": "0x00",
				"info": "0x40028026 MII write",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R32_ETH_MAADRL": {
				"name": "R32_ETH_MAADRL",
				"address": "0x0000",
				"info": "0x40028028 MAC address low",
				"reset_value": "register",
				"bits_fields": "[]"
			},
			"R16_ETH_MAADRH": {
				"name": "R16_ETH_MAADRH",
				"address": "0xXXXXXXXX",
				"info": "0x4002802C MAC address high",
				"reset_value": "register",
				"bits_fields": "[]"
			}            
        }
	},

	"SDIO": {
		"info": "FLASH-related registers list",
		"table": "28-17",

		"registers": {
			"R32_SDIO_POWER": {
				"name": "R32_SDIO_POWER",
				"address": "0x40018000",
				"info": "Power register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_CLKCR": {
				"name": "R32_SDIO_CLKCR",
				"address": "0x40018004",
				"info": "Clock register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_ARG": {
				"name": "R32_SDIO_ARG",
				"address": "0x40018008",
				"info": "Command parameter register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_CMD": {
				"name": "R32_SDIO_CMD",
				"address": "0x4001800C",
				"info": "Command register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_RESPCMD": {
				"name": "R32_SDIO_RESPCMD",
				"address": "0x40018010",
				"info": "Response register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R128_SDIO_RESPX": {
				"name": "R128_SDIO_RESPX",
				"address": "0x40018014",
				"info": "Response parameter register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_DTIMER": {
				"name": "R32_SDIO_DTIMER",
				"address": "0x40018024",
				"info": "Data timing register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_DLEN": {
				"name": "R32_SDIO_DLEN",
				"address": "0x40018028",
				"info": "Data length register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_DCTLR": {
				"name": "R32_SDIO_DCTLR",
				"address": "0x4001802C",
				"info": "Data control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_DCOUNT": {
				"name": "R32_SDIO_DCOUNT",
				"address": "0x40018030",
				"info": "Data count register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_STA": {
				"name": "R32_SDIO_STA",
				"address": "0x40018034",
				"info": "Status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_ICR": {
				"name": "R32_SDIO_ICR",
				"address": "0x40018038",
				"info": "Interrupt clear register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_MASK": {
				"name": "R32_SDIO_MASK",
				"address": "0x4001803C",
				"info": "Interrupt enable register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_": {
				"name": "R32_SDIO_",
				"address": "FIFOCNT",
				"info": "0x40018048 FIFO counter",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_DCTRL2": {
				"name": "R32_SDIO_DCTRL2",
				"address": "0x40018060",
				"info": "Data control register 2",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_SDIO_FIFO": {
				"name": "R32_SDIO_FIFO",
				"address": "0x40018080",
				"info": "FIFO register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}            
        }
	},

	"RNG": {
		"info": "RNG-related registers list",
		"table": "29-1",

		"registers": {
			"R32_RNG_CR": {
				"name": "R32_RNG_CR",
				"address": "0x40023C00",
				"info": "RNG control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_RNG_SR": {
				"name": "R32_RNG_SR",
				"address": "0x40023C04",
				"info": "RNG status register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			},
			"R32_RNG_DR": {
				"name": "R32_RNG_DR",
				"address": "0x40023C08",
				"info": "RNG data register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}            
        }
	},

	"OPA": {
		"info": "OPA-related registers list",
		"table": "30-1",

		"registers": {
			"R32_OPA_CTLR": {
				"name": "R32_OPA_CTLR",
				"address": "0x40023804",
				"info": "OPA control register",
				"reset_value": "0x00000000",
				"bits_fields": "[]"
			}            
        }
	},

	"ESIG": {
		"info": "ESIG-related registers list",
		"table": "31-1",

		"registers": {
			"R16_ESIG_FLACAP": {
				"name": "R16_ESIG_FLACAP",
				"address": "0x1FFFF7E0",
				"info": "Flash capacity register",
				"reset_value": "0xXXXX",
				"bits_fields": "[]"
			},
			"R32_ESIG_UNIID1": {
				"name": "R32_ESIG_UNIID1",
				"address": "0x1FFFF7E8",
				"info": "UID register 1",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_ESIG_UNIID2": {
				"name": "R32_ESIG_UNIID2",
				"address": "0x1FFFF7EC",
				"info": "UID register 2",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			},
			"R32_ESIG_UNIID3": {
				"name": "R32_ESIG_UNIID3",
				"address": "0x1FFFF7F0",
				"info": "UID register 3",
				"reset_value": "0xXXXXXXXX",
				"bits_fields": "[]"
			}            
        }
	},

	"FLASH": {
		"info": "FLASH-related registers list",
		"table": "32-2",

		"registers": {
			"R32_FLASH_KEYR": {
				"name": "R32_FLASH_KEYR",
				"address": "0x40022004",
				"info": "FPEC key register",
				"reset_value": "0xXXXXXXXX"
			},
			"R32_FLASH_OBKEYR": {
				"name": "R32_FLASH_OBKEYR",
				"address": "0x40022008",
				"info": "OBKEY register",
				"reset_value": "0xXXXXXXXX"
			},
			"R32_FLASH_STATR": {
				"name": "R32_FLASH_STATR",
				"address": "0x4002200C",
				"info": "Status register",
				"reset_value": "0x00000000"
			},
			"R32_FLASH_CTLR": {
				"name": "R32_FLASH_CTLR",
				"address": "0x40022010",
				"info": "Control register",
				"reset_value": "0x00000080"
			},
			"R32_FLASH_ADDR": {
				"name": "R32_FLASH_ADDR",
				"address": "0x40022014",
				"info": "Address register",
				"reset_value": "0x00000000"
			},
			"R32_FLASH_OBR": {
				"name": "R32_FLASH_OBR",
				"address": "0x4002201C",
				"info": "Selection word register",
				"reset_value": "0x03FFFFFC"
			},
			"R32_FLASH_WPR": {
				"name": "R32_FLASH_WPR",
				"address": "0x40022020",
				"info": "Write protection register",
				"reset_value": "0xFFFFFFFF"
			},
			"R32_FLASH_MODEKEYR": {
				"name": "R32_FLASH_MODEKEYR",
				"address": "0x40022024",
				"info": "Extension key register",
				"reset_value": "0xXXXXXXXX"
			}
		}
	},

	"EXTEN": {
		"info": "EXTEN-related registers list",
		"table": "33-1",

		"registers": {
			"R32_EXTEN_CTR": {
				"name": "R32_EXTEN_CTR",
				"address": "0x40023800",
				"info": "Configuration extend control register",
				"reset_value": "0x00000A40"
			},
			"R32_EXTEN_CTR2": {
				"name": "R32_EXTEN_CTR2",
				"address": "0x40023808",
				"info": "Configuration extend control register 2",
				"reset_value": "0x00000000"
			},
			"R32_FEATURE_SIGN": {
				"name": "R32_FEATURE_SIGN",
				"address": "0x1FFFF7D0",
				"info": "Feature information sign register",
				"reset_value": "0xE339XXXX"
			}
		}
	}
}