FIRRTL version 1.2.0
circuit Uart :
  module AXI4LiteSlave :
    input clock : Clock
    input reset : UInt<1>
    input io_channels_write_address_channel_AWVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_address_channel_AWREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_address_channel_AWADDR : UInt<8> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_address_channel_AWPROT : UInt<3> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_data_channel_WVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_data_channel_WREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_data_channel_WDATA : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_data_channel_WSTRB : UInt<4> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_response_channel_BVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_write_response_channel_BREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_write_response_channel_BRESP : UInt<2> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_address_channel_ARVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_address_channel_ARREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_address_channel_ARADDR : UInt<8> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_address_channel_ARPROT : UInt<3> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_data_channel_RVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_channels_read_data_channel_RREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_data_channel_RDATA : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_channels_read_data_channel_RRESP : UInt<2> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_address : UInt<8> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_read : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_bundle_read_data : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    input io_bundle_read_valid : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_data : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_0 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_1 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_2 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]
    output io_bundle_write_strobe_3 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 136:22]
    reg addr : UInt<8>, clock with :
      reset => (UInt<1>("h0"), addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 138:21]
    reg read : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read) @[4-soc/src/main/scala/bus/AXI4Lite.scala 142:21]
    reg read_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), read_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 144:26]
    reg ARREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 147:24]
    reg RVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), RVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 149:23]
    reg RRESP : UInt<2>, clock with :
      reset => (UInt<1>("h0"), RRESP) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:22]
    reg write : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write) @[4-soc/src/main/scala/bus/AXI4Lite.scala 155:22]
    reg write_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), write_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 157:27]
    reg write_strobe_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:29]
    reg write_strobe_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:29]
    reg write_strobe_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:29]
    reg write_strobe_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:29]
    reg AWREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 162:24]
    reg WREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 164:23]
    reg BVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), BVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 166:23]
    node _T = asUInt(UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_1 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_0 = mux(io_channels_write_address_channel_AWVALID, UInt<2>("h3"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 180:61 182:17 136:22]
    node _GEN_1 = mux(io_channels_write_address_channel_AWVALID, UInt<1>("h1"), AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 180:61 183:17 162:24]
    node _GEN_2 = mux(io_channels_read_address_channel_ARVALID, UInt<1>("h1"), _GEN_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 176:54 178:17]
    node _GEN_3 = mux(io_channels_read_address_channel_ARVALID, UInt<1>("h1"), ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 176:54 179:17 147:24]
    node _GEN_4 = mux(io_channels_read_address_channel_ARVALID, AWREADY, _GEN_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 162:24 176:54]
    node _T_3 = asUInt(UInt<1>("h1")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_4 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_5 = eq(_T_3, _T_4) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_6 = and(io_channels_read_address_channel_ARVALID, ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:53]
    node _GEN_5 = mux(_T_6, io_channels_read_address_channel_ARADDR, addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:65 190:17 138:21]
    node _GEN_6 = mux(_T_6, UInt<1>("h0"), ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:65 191:17 147:24]
    node _GEN_7 = mux(_T_6, UInt<1>("h1"), read) @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:65 192:17 142:21]
    node _GEN_8 = mux(_T_6, UInt<2>("h2"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 188:65 193:17 136:22]
    node _T_7 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_8 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_9 = eq(_T_7, _T_8) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_9 = mux(io_bundle_read_valid, io_bundle_read_data, read_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 198:34 200:19 144:26]
    node _GEN_10 = mux(io_bundle_read_valid, UInt<1>("h1"), RVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 198:34 201:19 149:23]
    node _GEN_11 = mux(io_bundle_read_valid, UInt<1>("h0"), RRESP) @[4-soc/src/main/scala/bus/AXI4Lite.scala 198:34 202:19 151:22]
    node _GEN_12 = mux(io_bundle_read_valid, UInt<1>("h0"), read) @[4-soc/src/main/scala/bus/AXI4Lite.scala 198:34 203:19 142:21]
    node _T_10 = and(RVALID, io_channels_read_data_channel_RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 206:19]
    node _GEN_13 = mux(_T_10, UInt<1>("h0"), _GEN_10) @[4-soc/src/main/scala/bus/AXI4Lite.scala 206:60 208:16]
    node _GEN_14 = mux(_T_10, UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 206:60 209:16 136:22]
    node _T_11 = asUInt(UInt<2>("h3")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_12 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_13 = eq(_T_11, _T_12) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_14 = and(io_channels_write_address_channel_AWVALID, AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:54]
    node _GEN_15 = mux(_T_14, io_channels_write_address_channel_AWADDR, addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:66 216:17 138:21]
    node _GEN_16 = mux(_T_14, UInt<1>("h0"), AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:66 217:17 162:24]
    node _GEN_17 = mux(_T_14, UInt<1>("h1"), WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:66 218:17 164:23]
    node _GEN_18 = mux(_T_14, UInt<3>("h4"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 214:66 219:17 136:22]
    node _T_15 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_16 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_18 = and(io_channels_write_data_channel_WVALID, WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:50]
    node _T_19 = bits(io_channels_write_data_channel_WSTRB, 0, 0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
    node _T_20 = bits(io_channels_write_data_channel_WSTRB, 1, 1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
    node _T_21 = bits(io_channels_write_data_channel_WSTRB, 2, 2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
    node _T_22 = bits(io_channels_write_data_channel_WSTRB, 3, 3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:70]
    node _GEN_19 = mux(_T_18, io_channels_write_data_channel_WDATA, write_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:61 226:22 157:27]
    node _WIRE_0 = _T_19 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_20 = mux(_T_18, _WIRE_0, write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _WIRE_1 = _T_20 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_21 = mux(_T_18, _WIRE_1, write_strobe_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _WIRE_2 = _T_21 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_22 = mux(_T_18, _WIRE_2, write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _WIRE_3 = _T_22 @[4-soc/src/main/scala/bus/AXI4Lite.scala 227:{32,32}]
    node _GEN_23 = mux(_T_18, _WIRE_3, write_strobe_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:61 227:22 159:29]
    node _GEN_24 = mux(_T_18, UInt<1>("h0"), WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 224:61 228:22 164:23]
    node _GEN_25 = mux(_T_18, UInt<1>("h1"), write) @[4-soc/src/main/scala/bus/AXI4Lite.scala 155:22 224:61 229:22]
    node _GEN_26 = mux(_T_18, UInt<3>("h5"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 136:22 224:61 230:22]
    node _T_23 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_24 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_25 = eq(_T_23, _T_24) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _T_26 = and(BVALID, io_channels_write_response_channel_BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 239:19]
    node _GEN_27 = mux(_T_26, UInt<1>("h0"), UInt<1>("h1")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 236:14 239:65 241:16]
    node _GEN_28 = mux(_T_26, UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 239:65 242:16 136:22]
    node _GEN_29 = mux(_T_25, UInt<1>("h0"), write) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 235:14 155:22]
    node _GEN_30 = mux(_T_25, _GEN_27, BVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_31 = mux(_T_25, UInt<1>("h0"), UInt<2>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 237:14 168:23]
    node _GEN_32 = mux(_T_25, _GEN_28, state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 136:22]
    node _GEN_33 = mux(_T_17, _GEN_19, write_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_34 = mux(_T_17, _GEN_20, write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_35 = mux(_T_17, _GEN_21, write_strobe_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_36 = mux(_T_17, _GEN_22, write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_37 = mux(_T_17, _GEN_23, write_strobe_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_38 = mux(_T_17, _GEN_24, WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_39 = mux(_T_17, _GEN_25, _GEN_29) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_40 = mux(_T_17, _GEN_26, _GEN_32) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_41 = mux(_T_17, BVALID, _GEN_30) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_42 = mux(_T_17, UInt<2>("h0"), _GEN_31) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_43 = mux(_T_13, _GEN_15, addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 138:21]
    node _GEN_44 = mux(_T_13, _GEN_16, AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 162:24]
    node _GEN_45 = mux(_T_13, _GEN_17, _GEN_38) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_46 = mux(_T_13, _GEN_18, _GEN_40) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_47 = mux(_T_13, write_data, _GEN_33) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_48 = mux(_T_13, write_strobe_0, _GEN_34) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_49 = mux(_T_13, write_strobe_1, _GEN_35) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_50 = mux(_T_13, write_strobe_2, _GEN_36) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_51 = mux(_T_13, write_strobe_3, _GEN_37) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_52 = mux(_T_13, write, _GEN_39) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 155:22]
    node _GEN_53 = mux(_T_13, BVALID, _GEN_41) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_54 = mux(_T_13, UInt<2>("h0"), _GEN_42) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_55 = mux(_T_9, _GEN_9, read_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 144:26]
    node _GEN_56 = mux(_T_9, _GEN_13, RVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 149:23]
    node _GEN_57 = mux(_T_9, _GEN_11, RRESP) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 151:22]
    node _GEN_58 = mux(_T_9, _GEN_12, read) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 142:21]
    node _GEN_59 = mux(_T_9, _GEN_14, _GEN_46) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_60 = mux(_T_9, addr, _GEN_43) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 138:21]
    node _GEN_61 = mux(_T_9, AWREADY, _GEN_44) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 162:24]
    node _GEN_62 = mux(_T_9, WREADY, _GEN_45) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_63 = mux(_T_9, write_data, _GEN_47) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_64 = mux(_T_9, write_strobe_0, _GEN_48) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_65 = mux(_T_9, write_strobe_1, _GEN_49) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_66 = mux(_T_9, write_strobe_2, _GEN_50) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_67 = mux(_T_9, write_strobe_3, _GEN_51) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_68 = mux(_T_9, write, _GEN_52) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 155:22]
    node _GEN_69 = mux(_T_9, BVALID, _GEN_53) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_70 = mux(_T_9, UInt<2>("h0"), _GEN_54) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_71 = mux(_T_5, _GEN_5, _GEN_60) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_72 = mux(_T_5, _GEN_6, ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 147:24]
    node _GEN_73 = mux(_T_5, _GEN_7, _GEN_58) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_74 = mux(_T_5, _GEN_8, _GEN_59) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_75 = mux(_T_5, read_data, _GEN_55) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 144:26]
    node _GEN_76 = mux(_T_5, RVALID, _GEN_56) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 149:23]
    node _GEN_77 = mux(_T_5, RRESP, _GEN_57) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 151:22]
    node _GEN_78 = mux(_T_5, AWREADY, _GEN_61) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 162:24]
    node _GEN_79 = mux(_T_5, WREADY, _GEN_62) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_80 = mux(_T_5, write_data, _GEN_63) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_81 = mux(_T_5, write_strobe_0, _GEN_64) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_82 = mux(_T_5, write_strobe_1, _GEN_65) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_83 = mux(_T_5, write_strobe_2, _GEN_66) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_84 = mux(_T_5, write_strobe_3, _GEN_67) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_85 = mux(_T_5, write, _GEN_68) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 155:22]
    node _GEN_86 = mux(_T_5, BVALID, _GEN_69) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_87 = mux(_T_5, UInt<2>("h0"), _GEN_70) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _GEN_88 = mux(_T_2, UInt<1>("h0"), _GEN_73) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 173:13]
    node _GEN_89 = mux(_T_2, UInt<1>("h0"), _GEN_85) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 174:13]
    node _GEN_90 = mux(_T_2, _GEN_2, _GEN_74) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_91 = mux(_T_2, _GEN_3, _GEN_72) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_92 = mux(_T_2, _GEN_4, _GEN_78) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17]
    node _GEN_93 = mux(_T_2, addr, _GEN_71) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 138:21]
    node _GEN_94 = mux(_T_2, read_data, _GEN_75) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 144:26]
    node _GEN_95 = mux(_T_2, RVALID, _GEN_76) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 149:23]
    node _GEN_96 = mux(_T_2, RRESP, _GEN_77) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 151:22]
    node _GEN_97 = mux(_T_2, WREADY, _GEN_79) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 164:23]
    node _GEN_98 = mux(_T_2, write_data, _GEN_80) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 157:27]
    node _GEN_99 = mux(_T_2, write_strobe_0, _GEN_81) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_100 = mux(_T_2, write_strobe_1, _GEN_82) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_101 = mux(_T_2, write_strobe_2, _GEN_83) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_102 = mux(_T_2, write_strobe_3, _GEN_84) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 159:29]
    node _GEN_103 = mux(_T_2, BVALID, _GEN_86) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 166:23]
    node _GEN_104 = mux(_T_2, UInt<2>("h0"), _GEN_87) @[4-soc/src/main/scala/bus/AXI4Lite.scala 171:17 168:23]
    node _write_strobe_WIRE_0 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node _write_strobe_WIRE_1 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node _write_strobe_WIRE_2 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node _write_strobe_WIRE_3 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:{37,37}]
    node BRESP = _GEN_104 @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:23]
    io_channels_write_address_channel_AWREADY <= AWREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 163:45]
    io_channels_write_data_channel_WREADY <= WREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 165:41]
    io_channels_write_response_channel_BVALID <= BVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 167:45]
    io_channels_write_response_channel_BRESP <= BRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 169:44]
    io_channels_read_address_channel_ARREADY <= ARREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 148:44]
    io_channels_read_data_channel_RVALID <= RVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 150:40]
    io_channels_read_data_channel_RDATA <= read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 145:39]
    io_channels_read_data_channel_RRESP <= RRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 152:39]
    io_bundle_address <= addr @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:21]
    io_bundle_read <= read @[4-soc/src/main/scala/bus/AXI4Lite.scala 143:18]
    io_bundle_write <= write @[4-soc/src/main/scala/bus/AXI4Lite.scala 156:19]
    io_bundle_write_data <= write_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 158:24]
    io_bundle_write_strobe_0 <= write_strobe_0 @[4-soc/src/main/scala/bus/AXI4Lite.scala 160:26]
    io_bundle_write_strobe_1 <= write_strobe_1 @[4-soc/src/main/scala/bus/AXI4Lite.scala 160:26]
    io_bundle_write_strobe_2 <= write_strobe_2 @[4-soc/src/main/scala/bus/AXI4Lite.scala 160:26]
    io_bundle_write_strobe_3 <= write_strobe_3 @[4-soc/src/main/scala/bus/AXI4Lite.scala 160:26]
    state <= mux(reset, UInt<1>("h0"), _GEN_90) @[4-soc/src/main/scala/bus/AXI4Lite.scala 136:{22,22}]
    addr <= mux(reset, UInt<8>("h0"), _GEN_93) @[4-soc/src/main/scala/bus/AXI4Lite.scala 138:{21,21}]
    read <= mux(reset, UInt<1>("h0"), _GEN_88) @[4-soc/src/main/scala/bus/AXI4Lite.scala 142:{21,21}]
    read_data <= mux(reset, UInt<32>("h0"), _GEN_94) @[4-soc/src/main/scala/bus/AXI4Lite.scala 144:{26,26}]
    ARREADY <= mux(reset, UInt<1>("h0"), _GEN_91) @[4-soc/src/main/scala/bus/AXI4Lite.scala 147:{24,24}]
    RVALID <= mux(reset, UInt<1>("h0"), _GEN_95) @[4-soc/src/main/scala/bus/AXI4Lite.scala 149:{23,23}]
    RRESP <= mux(reset, UInt<2>("h0"), _GEN_96) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:{22,22}]
    write <= mux(reset, UInt<1>("h0"), _GEN_89) @[4-soc/src/main/scala/bus/AXI4Lite.scala 155:{22,22}]
    write_data <= mux(reset, UInt<32>("h0"), _GEN_98) @[4-soc/src/main/scala/bus/AXI4Lite.scala 157:{27,27}]
    write_strobe_0 <= mux(reset, _write_strobe_WIRE_0, _GEN_99) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    write_strobe_1 <= mux(reset, _write_strobe_WIRE_1, _GEN_100) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    write_strobe_2 <= mux(reset, _write_strobe_WIRE_2, _GEN_101) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    write_strobe_3 <= mux(reset, _write_strobe_WIRE_3, _GEN_102) @[4-soc/src/main/scala/bus/AXI4Lite.scala 159:{29,29}]
    AWREADY <= mux(reset, UInt<1>("h0"), _GEN_92) @[4-soc/src/main/scala/bus/AXI4Lite.scala 162:{24,24}]
    WREADY <= mux(reset, UInt<1>("h0"), _GEN_97) @[4-soc/src/main/scala/bus/AXI4Lite.scala 164:{23,23}]
    BVALID <= mux(reset, UInt<1>("h0"), _GEN_103) @[4-soc/src/main/scala/bus/AXI4Lite.scala 166:{23,23}]

  module Tx :
    input clock : Clock
    input reset : UInt<1>
    output io_txd : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 44:14]
    output io_channel_ready : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 44:14]
    input io_channel_valid : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 44:14]
    input io_channel_bits : UInt<8> @[4-soc/src/main/scala/peripheral/UART.scala 44:14]

    reg shiftReg : UInt<11>, clock with :
      reset => (UInt<1>("h0"), shiftReg) @[4-soc/src/main/scala/peripheral/UART.scala 52:25]
    reg cntReg : UInt<16>, clock with :
      reset => (UInt<1>("h0"), cntReg) @[4-soc/src/main/scala/peripheral/UART.scala 53:25]
    reg bitsReg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), bitsReg) @[4-soc/src/main/scala/peripheral/UART.scala 54:25]
    node _io_channel_ready_T = eq(cntReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 56:31]
    node _io_channel_ready_T_1 = eq(bitsReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 56:52]
    node _io_channel_ready_T_2 = and(_io_channel_ready_T, _io_channel_ready_T_1) @[4-soc/src/main/scala/peripheral/UART.scala 56:40]
    node _io_txd_T = bits(shiftReg, 0, 0) @[4-soc/src/main/scala/peripheral/UART.scala 57:31]
    node _T = eq(cntReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 59:15]
    node _T_1 = neq(bitsReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 61:18]
    node shift = shr(shiftReg, 1) @[4-soc/src/main/scala/peripheral/UART.scala 62:28]
    node _shiftReg_T = bits(shift, 9, 0) @[4-soc/src/main/scala/peripheral/UART.scala 63:33]
    node _shiftReg_T_1 = cat(UInt<1>("h1"), _shiftReg_T) @[4-soc/src/main/scala/peripheral/UART.scala 63:22]
    node _bitsReg_T = sub(bitsReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 64:27]
    node _bitsReg_T_1 = tail(_bitsReg_T, 1) @[4-soc/src/main/scala/peripheral/UART.scala 64:27]
    node _shiftReg_T_2 = cat(UInt<2>("h3"), io_channel_bits) @[4-soc/src/main/scala/peripheral/UART.scala 69:28]
    node _shiftReg_T_3 = cat(_shiftReg_T_2, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 69:24]
    node _GEN_0 = mux(io_channel_valid, _shiftReg_T_3, UInt<11>("h7ff")) @[4-soc/src/main/scala/peripheral/UART.scala 66:30 69:18 72:18]
    node _GEN_1 = mux(io_channel_valid, UInt<4>("hb"), bitsReg) @[4-soc/src/main/scala/peripheral/UART.scala 66:30 70:18 54:25]
    node _GEN_2 = mux(_T_1, _shiftReg_T_1, _GEN_0) @[4-soc/src/main/scala/peripheral/UART.scala 61:27 63:16]
    node _GEN_3 = mux(_T_1, _bitsReg_T_1, _GEN_1) @[4-soc/src/main/scala/peripheral/UART.scala 61:27 64:16]
    node _cntReg_T = sub(cntReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 76:22]
    node _cntReg_T_1 = tail(_cntReg_T, 1) @[4-soc/src/main/scala/peripheral/UART.scala 76:22]
    node _GEN_4 = mux(_T, UInt<4>("h9"), _cntReg_T_1) @[4-soc/src/main/scala/peripheral/UART.scala 59:24 60:12 76:12]
    node _GEN_5 = mux(_T, _GEN_2, shiftReg) @[4-soc/src/main/scala/peripheral/UART.scala 59:24 52:25]
    node _GEN_6 = mux(_T, _GEN_3, bitsReg) @[4-soc/src/main/scala/peripheral/UART.scala 59:24 54:25]
    io_txd <= _io_txd_T @[4-soc/src/main/scala/peripheral/UART.scala 57:20]
    io_channel_ready <= _io_channel_ready_T_2 @[4-soc/src/main/scala/peripheral/UART.scala 56:20]
    shiftReg <= mux(reset, UInt<11>("h7ff"), _GEN_5) @[4-soc/src/main/scala/peripheral/UART.scala 52:{25,25}]
    cntReg <= mux(reset, UInt<16>("h0"), _GEN_4) @[4-soc/src/main/scala/peripheral/UART.scala 53:{25,25}]
    bitsReg <= mux(reset, UInt<4>("h0"), _GEN_6) @[4-soc/src/main/scala/peripheral/UART.scala 54:{25,25}]

  module Buffer :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 134:14]
    input io_in_valid : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 134:14]
    input io_in_bits : UInt<8> @[4-soc/src/main/scala/peripheral/UART.scala 134:14]
    input io_out_ready : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 134:14]
    output io_out_valid : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 134:14]
    output io_out_bits : UInt<8> @[4-soc/src/main/scala/peripheral/UART.scala 134:14]

    reg stateReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), stateReg) @[4-soc/src/main/scala/peripheral/UART.scala 140:37]
    reg dataReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), dataReg) @[4-soc/src/main/scala/peripheral/UART.scala 141:37]
    node _io_in_ready_T = eq(stateReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 143:28]
    node _io_out_valid_T = eq(stateReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 144:28]
    node _T = eq(stateReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 146:17]
    node _GEN_0 = mux(io_in_valid, io_in_bits, dataReg) @[4-soc/src/main/scala/peripheral/UART.scala 147:23 148:16 141:37]
    node _GEN_1 = mux(io_in_valid, UInt<1>("h1"), stateReg) @[4-soc/src/main/scala/peripheral/UART.scala 147:23 149:16 140:37]
    node _GEN_2 = mux(io_out_ready, UInt<1>("h0"), stateReg) @[4-soc/src/main/scala/peripheral/UART.scala 152:24 153:16 140:37]
    node _GEN_3 = mux(_T, _GEN_0, dataReg) @[4-soc/src/main/scala/peripheral/UART.scala 146:28 141:37]
    node _GEN_4 = mux(_T, _GEN_1, _GEN_2) @[4-soc/src/main/scala/peripheral/UART.scala 146:28]
    io_in_ready <= _io_in_ready_T @[4-soc/src/main/scala/peripheral/UART.scala 143:16]
    io_out_valid <= _io_out_valid_T @[4-soc/src/main/scala/peripheral/UART.scala 144:16]
    io_out_bits <= dataReg @[4-soc/src/main/scala/peripheral/UART.scala 156:15]
    stateReg <= mux(reset, UInt<1>("h0"), _GEN_4) @[4-soc/src/main/scala/peripheral/UART.scala 140:{37,37}]
    dataReg <= mux(reset, UInt<8>("h0"), _GEN_3) @[4-soc/src/main/scala/peripheral/UART.scala 141:{37,37}]

  module BufferedTx :
    input clock : Clock
    input reset : UInt<1>
    output io_txd : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 163:14]
    output io_channel_ready : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 163:14]
    input io_channel_valid : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 163:14]
    input io_channel_bits : UInt<8> @[4-soc/src/main/scala/peripheral/UART.scala 163:14]

    inst tx of Tx @[4-soc/src/main/scala/peripheral/UART.scala 167:19]
    inst buf of Buffer @[4-soc/src/main/scala/peripheral/UART.scala 168:19]
    io_txd <= tx.io_txd @[4-soc/src/main/scala/peripheral/UART.scala 172:10]
    io_channel_ready <= buf.io_in_ready @[4-soc/src/main/scala/peripheral/UART.scala 170:13]
    tx.clock <= clock
    tx.reset <= reset
    tx.io_channel_valid <= buf.io_out_valid @[4-soc/src/main/scala/peripheral/UART.scala 171:17]
    tx.io_channel_bits <= buf.io_out_bits @[4-soc/src/main/scala/peripheral/UART.scala 171:17]
    buf.clock <= clock
    buf.reset <= reset
    buf.io_in_valid <= io_channel_valid @[4-soc/src/main/scala/peripheral/UART.scala 170:13]
    buf.io_in_bits <= io_channel_bits @[4-soc/src/main/scala/peripheral/UART.scala 170:13]
    buf.io_out_ready <= tx.io_channel_ready @[4-soc/src/main/scala/peripheral/UART.scala 171:17]

  module Rx :
    input clock : Clock
    input reset : UInt<1>
    input io_rxd : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 88:14]
    input io_channel_ready : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 88:14]
    output io_channel_valid : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 88:14]
    output io_channel_bits : UInt<8> @[4-soc/src/main/scala/peripheral/UART.scala 88:14]

    reg rxReg_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rxReg_REG) @[4-soc/src/main/scala/peripheral/UART.scala 99:30]
    reg rxReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rxReg) @[4-soc/src/main/scala/peripheral/UART.scala 99:22]
    reg shiftReg : UInt<8>, clock with :
      reset => (UInt<1>("h0"), shiftReg) @[4-soc/src/main/scala/peripheral/UART.scala 101:25]
    reg cntReg : UInt<16>, clock with :
      reset => (UInt<1>("h0"), cntReg) @[4-soc/src/main/scala/peripheral/UART.scala 102:25]
    reg bitsReg : UInt<4>, clock with :
      reset => (UInt<1>("h0"), bitsReg) @[4-soc/src/main/scala/peripheral/UART.scala 103:25]
    reg valReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valReg) @[4-soc/src/main/scala/peripheral/UART.scala 104:25]
    node _T = neq(cntReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 106:15]
    node _cntReg_T = sub(cntReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 107:22]
    node _cntReg_T_1 = tail(_cntReg_T, 1) @[4-soc/src/main/scala/peripheral/UART.scala 107:22]
    node _T_1 = neq(bitsReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 108:22]
    node _shiftReg_T = shr(shiftReg, 1) @[4-soc/src/main/scala/peripheral/UART.scala 110:37]
    node _shiftReg_T_1 = cat(rxReg, _shiftReg_T) @[4-soc/src/main/scala/peripheral/UART.scala 110:20]
    node _bitsReg_T = sub(bitsReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 111:25]
    node _bitsReg_T_1 = tail(_bitsReg_T, 1) @[4-soc/src/main/scala/peripheral/UART.scala 111:25]
    node _T_2 = eq(bitsReg, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 112:18]
    node _GEN_0 = mux(_T_2, UInt<1>("h1"), valReg) @[4-soc/src/main/scala/peripheral/UART.scala 112:27 113:14 104:25]
    node _T_3 = eq(rxReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 115:20]
    node _T_4 = eq(valReg, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 115:31]
    node _T_5 = and(_T_3, _T_4) @[4-soc/src/main/scala/peripheral/UART.scala 115:28]
    node _GEN_1 = mux(_T_5, UInt<4>("he"), cntReg) @[4-soc/src/main/scala/peripheral/UART.scala 115:40 118:13 102:25]
    node _GEN_2 = mux(_T_5, UInt<4>("h8"), bitsReg) @[4-soc/src/main/scala/peripheral/UART.scala 115:40 119:13 103:25]
    node _GEN_3 = mux(_T_1, UInt<4>("h9"), _GEN_1) @[4-soc/src/main/scala/peripheral/UART.scala 108:31 109:14]
    node _GEN_4 = mux(_T_1, _shiftReg_T_1, shiftReg) @[4-soc/src/main/scala/peripheral/UART.scala 108:31 110:14 101:25]
    node _GEN_5 = mux(_T_1, _bitsReg_T_1, _GEN_2) @[4-soc/src/main/scala/peripheral/UART.scala 108:31 111:14]
    node _GEN_6 = mux(_T_1, _GEN_0, valReg) @[4-soc/src/main/scala/peripheral/UART.scala 104:25 108:31]
    node _GEN_7 = mux(_T, _cntReg_T_1, _GEN_3) @[4-soc/src/main/scala/peripheral/UART.scala 106:24 107:12]
    node _GEN_8 = mux(_T, shiftReg, _GEN_4) @[4-soc/src/main/scala/peripheral/UART.scala 106:24 101:25]
    node _GEN_9 = mux(_T, bitsReg, _GEN_5) @[4-soc/src/main/scala/peripheral/UART.scala 106:24 103:25]
    node _GEN_10 = mux(_T, valReg, _GEN_6) @[4-soc/src/main/scala/peripheral/UART.scala 106:24 104:25]
    node _T_6 = and(valReg, io_channel_ready) @[4-soc/src/main/scala/peripheral/UART.scala 122:15]
    node _GEN_11 = mux(_T_6, UInt<1>("h0"), _GEN_10) @[4-soc/src/main/scala/peripheral/UART.scala 122:36 123:12]
    io_channel_valid <= valReg @[4-soc/src/main/scala/peripheral/UART.scala 127:20]
    io_channel_bits <= shiftReg @[4-soc/src/main/scala/peripheral/UART.scala 126:20]
    rxReg_REG <= mux(reset, UInt<1>("h1"), io_rxd) @[4-soc/src/main/scala/peripheral/UART.scala 99:{30,30,30}]
    rxReg <= mux(reset, UInt<1>("h1"), rxReg_REG) @[4-soc/src/main/scala/peripheral/UART.scala 99:{22,22,22}]
    shiftReg <= mux(reset, UInt<8>("h0"), _GEN_8) @[4-soc/src/main/scala/peripheral/UART.scala 101:{25,25}]
    cntReg <= mux(reset, UInt<16>("h0"), _GEN_7) @[4-soc/src/main/scala/peripheral/UART.scala 102:{25,25}]
    bitsReg <= mux(reset, UInt<4>("h0"), _GEN_9) @[4-soc/src/main/scala/peripheral/UART.scala 103:{25,25}]
    valReg <= mux(reset, UInt<1>("h0"), _GEN_11) @[4-soc/src/main/scala/peripheral/UART.scala 104:{25,25}]

  module Queue :
    input clock : Clock
    input reset : UInt<1>
    output io_enq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    input io_enq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    input io_enq_bits : UInt<8> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    input io_deq_ready : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    output io_deq_valid : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    output io_deq_bits : UInt<8> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]
    output io_count : UInt<3> @[src/main/scala/chisel3/util/Decoupled.scala 278:14]

    mem ram : @[src/main/scala/chisel3/util/Decoupled.scala 279:95]
      data-type => UInt<8>
      depth => 4
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (UInt<1>("h0"), enq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (UInt<1>("h0"), deq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (UInt<1>("h0"), maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 282:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 283:33]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 284:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 284:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 285:24]
    node _do_enq_T = and(io_enq_ready, io_enq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _do_deq_T = and(io_deq_ready, io_deq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node wrap = eq(enq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_enq = _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 286:{27,27}]
    node _GEN_0 = validif(do_enq, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:8]
    node _GEN_1 = validif(do_enq, clock) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:8]
    node _GEN_2 = mux(do_enq, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:8 279:95]
    node _GEN_3 = validif(do_enq, UInt<1>("h1")) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:24]
    node _GEN_4 = validif(do_enq, io_enq_bits) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 293:24]
    node _GEN_5 = mux(do_enq, _value_T_1, enq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 292:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node wrap_1 = eq(deq_ptr_value, UInt<2>("h3")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_deq = _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 287:{27,27}]
    node _GEN_6 = mux(do_deq, _value_T_3, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 296:16 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 299:15]
    node _GEN_7 = mux(_T, do_enq, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 299:27 300:16 282:27]
    node _GEN_8 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_5) @[src/main/scala/chisel3/util/Decoupled.scala 302:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_9 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_6) @[src/main/scala/chisel3/util/Decoupled.scala 302:15 src/main/scala/chisel3/util/Counter.scala 98:11]
    node _GEN_10 = mux(UInt<1>("h0"), UInt<1>("h0"), _GEN_7) @[src/main/scala/chisel3/util/Decoupled.scala 302:15 305:16]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 308:19]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 309:19]
    node _GEN_11 = mux(io_deq_ready, UInt<1>("h1"), _io_enq_ready_T) @[src/main/scala/chisel3/util/Decoupled.scala 309:16 329:{24,39}]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 332:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 332:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 335:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>("h4"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Decoupled.scala 335:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 335:62]
    io_enq_ready <= _GEN_11
    io_deq_valid <= _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 308:16]
    io_deq_bits <= ram.io_deq_bits_MPORT.data @[src/main/scala/chisel3/util/Decoupled.scala 316:17]
    io_count <= _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 335:14]
    ram.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/chisel3/util/Decoupled.scala 316:23]
    ram.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/chisel3/util/Decoupled.scala 316:23]
    ram.io_deq_bits_MPORT.clk <= clock @[src/main/scala/chisel3/util/Decoupled.scala 316:23]
    ram.MPORT.addr <= _GEN_0
    ram.MPORT.en <= _GEN_2
    ram.MPORT.clk <= _GEN_1
    ram.MPORT.data <= _GEN_4
    ram.MPORT.mask <= _GEN_3
    enq_ptr_value <= mux(reset, UInt<2>("h0"), _GEN_8) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    deq_ptr_value <= mux(reset, UInt<2>("h0"), _GEN_9) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    maybe_full <= mux(reset, UInt<1>("h0"), _GEN_10) @[src/main/scala/chisel3/util/Decoupled.scala 282:{27,27}]

  module Uart :
    input clock : Clock
    input reset : UInt<1>
    input io_channels_write_address_channel_AWVALID : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_write_address_channel_AWREADY : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_address_channel_AWADDR : UInt<8> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_address_channel_AWPROT : UInt<3> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_data_channel_WVALID : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_write_data_channel_WREADY : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_data_channel_WDATA : UInt<32> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_data_channel_WSTRB : UInt<4> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_write_response_channel_BVALID : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_write_response_channel_BREADY : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_write_response_channel_BRESP : UInt<2> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_read_address_channel_ARVALID : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_read_address_channel_ARREADY : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_read_address_channel_ARADDR : UInt<8> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_read_address_channel_ARPROT : UInt<3> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_read_data_channel_RVALID : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_channels_read_data_channel_RREADY : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_read_data_channel_RDATA : UInt<32> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_channels_read_data_channel_RRESP : UInt<2> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    input io_rxd : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_txd : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]
    output io_signal_interrupt : UInt<1> @[4-soc/src/main/scala/peripheral/UART.scala 201:14]

    inst slave of AXI4LiteSlave @[4-soc/src/main/scala/peripheral/UART.scala 209:25]
    inst tx of BufferedTx @[4-soc/src/main/scala/peripheral/UART.scala 212:18]
    inst rx of Rx @[4-soc/src/main/scala/peripheral/UART.scala 213:18]
    inst rxFifo of Queue @[4-soc/src/main/scala/peripheral/UART.scala 217:22]
    reg interrupt : UInt<1>, clock with :
      reset => (UInt<1>("h0"), interrupt) @[4-soc/src/main/scala/peripheral/UART.scala 208:26]
    node addr = and(slave.io_bundle_address, UInt<8>("hff")) @[4-soc/src/main/scala/peripheral/UART.scala 221:48]
    node addr_status = eq(addr, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 222:29]
    node addr_baud_rate = eq(addr, UInt<3>("h4")) @[4-soc/src/main/scala/peripheral/UART.scala 223:29]
    node addr_interrupt = eq(addr, UInt<4>("h8")) @[4-soc/src/main/scala/peripheral/UART.scala 224:29]
    node addr_rx_data = eq(addr, UInt<4>("hc")) @[4-soc/src/main/scala/peripheral/UART.scala 225:29]
    node addr_tx_data = eq(addr, UInt<5>("h10")) @[4-soc/src/main/scala/peripheral/UART.scala 226:29]
    node read_data_prepared_hi = cat(UInt<30>("h0"), rxFifo.io_deq_valid) @[4-soc/src/main/scala/peripheral/UART.scala 236:30]
    node _read_data_prepared_T = cat(read_data_prepared_hi, tx.io_channel_ready) @[4-soc/src/main/scala/peripheral/UART.scala 236:30]
    node _GEN_0 = mux(addr_rx_data, rxFifo.io_deq_bits, UInt<32>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 239:28 240:24 230:39]
    node _GEN_1 = mux(addr_baud_rate, UInt<7>("h64"), _GEN_0) @[4-soc/src/main/scala/peripheral/UART.scala 237:30 238:24]
    node _GEN_2 = mux(addr_status, _read_data_prepared_T, _GEN_1) @[4-soc/src/main/scala/peripheral/UART.scala 234:21 236:24]
    node _rxFifo_io_deq_ready_T = and(slave.io_bundle_read, addr_rx_data) @[4-soc/src/main/scala/peripheral/UART.scala 246:47]
    node _T = and(slave.io_bundle_write, addr_interrupt) @[4-soc/src/main/scala/peripheral/UART.scala 252:30]
    node _interrupt_T = neq(slave.io_bundle_write_data, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 254:45]
    node _T_1 = and(rxFifo.io_enq_ready, rxFifo.io_enq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 57:35]
    node _T_2 = and(slave.io_bundle_read, addr_rx_data) @[4-soc/src/main/scala/peripheral/UART.scala 258:35]
    node _T_3 = and(_T_2, rxFifo.io_deq_valid) @[4-soc/src/main/scala/peripheral/UART.scala 258:51]
    node _T_4 = eq(rxFifo.io_count, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/UART.scala 261:26]
    node _GEN_3 = mux(_T_4, UInt<1>("h0"), interrupt) @[4-soc/src/main/scala/peripheral/UART.scala 261:35 262:17 208:26]
    node _GEN_4 = mux(_T_3, _GEN_3, interrupt) @[4-soc/src/main/scala/peripheral/UART.scala 208:26 258:75]
    node _GEN_5 = mux(_T_1, UInt<1>("h1"), _GEN_4) @[4-soc/src/main/scala/peripheral/UART.scala 255:34 257:15]
    node _GEN_6 = mux(_T, _interrupt_T, _GEN_5) @[4-soc/src/main/scala/peripheral/UART.scala 252:49 254:15]
    node _T_5 = and(addr_tx_data, tx.io_channel_ready) @[4-soc/src/main/scala/peripheral/UART.scala 270:23]
    node _tx_io_channel_bits_T = bits(slave.io_bundle_write_data, 7, 0) @[4-soc/src/main/scala/peripheral/UART.scala 275:55]
    node _GEN_7 = mux(_T_5, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 267:23 270:47 272:27]
    node _GEN_8 = mux(_T_5, _tx_io_channel_bits_T, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 268:23 270:47 275:26]
    node _GEN_9 = mux(slave.io_bundle_write, _GEN_7, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 267:23 269:31]
    node _GEN_10 = mux(slave.io_bundle_write, _GEN_8, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/UART.scala 268:23 269:31]
    node read_data_prepared = _GEN_2 @[4-soc/src/main/scala/peripheral/UART.scala 230:39]
    io_channels_write_address_channel_AWREADY <= slave.io_channels_write_address_channel_AWREADY @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    io_channels_write_data_channel_WREADY <= slave.io_channels_write_data_channel_WREADY @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    io_channels_write_response_channel_BVALID <= slave.io_channels_write_response_channel_BVALID @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    io_channels_write_response_channel_BRESP <= slave.io_channels_write_response_channel_BRESP @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    io_channels_read_address_channel_ARREADY <= slave.io_channels_read_address_channel_ARREADY @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    io_channels_read_data_channel_RVALID <= slave.io_channels_read_data_channel_RVALID @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    io_channels_read_data_channel_RDATA <= slave.io_channels_read_data_channel_RDATA @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    io_channels_read_data_channel_RRESP <= slave.io_channels_read_data_channel_RRESP @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    io_txd <= tx.io_txd @[4-soc/src/main/scala/peripheral/UART.scala 281:23]
    io_signal_interrupt <= interrupt @[4-soc/src/main/scala/peripheral/UART.scala 283:23]
    interrupt <= mux(reset, UInt<1>("h0"), _GEN_6) @[4-soc/src/main/scala/peripheral/UART.scala 208:{26,26}]
    slave.clock <= clock
    slave.reset <= reset
    slave.io_channels_write_address_channel_AWVALID <= io_channels_write_address_channel_AWVALID @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_address_channel_AWADDR <= io_channels_write_address_channel_AWADDR @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_address_channel_AWPROT <= io_channels_write_address_channel_AWPROT @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_data_channel_WVALID <= io_channels_write_data_channel_WVALID @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_data_channel_WDATA <= io_channels_write_data_channel_WDATA @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_data_channel_WSTRB <= io_channels_write_data_channel_WSTRB @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_write_response_channel_BREADY <= io_channels_write_response_channel_BREADY @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_read_address_channel_ARVALID <= io_channels_read_address_channel_ARVALID @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_read_address_channel_ARADDR <= io_channels_read_address_channel_ARADDR @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_read_address_channel_ARPROT <= io_channels_read_address_channel_ARPROT @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_channels_read_data_channel_RREADY <= io_channels_read_data_channel_RREADY @[4-soc/src/main/scala/peripheral/UART.scala 210:21]
    slave.io_bundle_read_data <= read_data_prepared @[4-soc/src/main/scala/peripheral/UART.scala 232:30]
    slave.io_bundle_read_valid <= slave.io_bundle_read @[4-soc/src/main/scala/peripheral/UART.scala 231:30]
    tx.clock <= clock
    tx.reset <= reset
    tx.io_channel_valid <= _GEN_9
    tx.io_channel_bits <= _GEN_10
    rx.clock <= clock
    rx.reset <= reset
    rx.io_rxd <= io_rxd @[4-soc/src/main/scala/peripheral/UART.scala 282:23]
    rx.io_channel_ready <= rxFifo.io_enq_ready @[4-soc/src/main/scala/peripheral/UART.scala 244:17]
    rxFifo.clock <= clock
    rxFifo.reset <= reset
    rxFifo.io_enq_valid <= rx.io_channel_valid @[4-soc/src/main/scala/peripheral/UART.scala 244:17]
    rxFifo.io_enq_bits <= rx.io_channel_bits @[4-soc/src/main/scala/peripheral/UART.scala 244:17]
    rxFifo.io_deq_ready <= _rxFifo_io_deq_ready_T @[4-soc/src/main/scala/peripheral/UART.scala 246:23]
