<stg><name>relu<ap_fixed,ap_fixed<7,1,0,0,0>,relu_config10></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:0  %data_15_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_15_V_read)

]]></Node>
<StgValue><ssdm name="data_15_V_read_3"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:1  %data_14_V_read12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_14_V_read)

]]></Node>
<StgValue><ssdm name="data_14_V_read12"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:2  %data_12_V_read11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_12_V_read)

]]></Node>
<StgValue><ssdm name="data_12_V_read11"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:3  %data_11_V_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_11_V_read)

]]></Node>
<StgValue><ssdm name="data_11_V_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:4  %data_10_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_10_V_read)

]]></Node>
<StgValue><ssdm name="data_10_V_read_3"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:5  %data_9_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)

]]></Node>
<StgValue><ssdm name="data_9_V_read_3"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:6  %data_8_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)

]]></Node>
<StgValue><ssdm name="data_8_V_read_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:7  %data_7_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)

]]></Node>
<StgValue><ssdm name="data_7_V_read_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:8  %data_6_V_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)

]]></Node>
<StgValue><ssdm name="data_6_V_read_3"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:9  %data_3_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)

]]></Node>
<StgValue><ssdm name="data_3_V_read_4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:10  %data_2_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)

]]></Node>
<StgValue><ssdm name="data_2_V_read_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:11  %data_1_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)

]]></Node>
<StgValue><ssdm name="data_1_V_read_4"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:12  %data_0_V_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)

]]></Node>
<StgValue><ssdm name="data_0_V_read_4"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_25:13  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_25:14  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln72"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_25:15  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:16  %icmp_ln1494 = icmp sgt i16 %data_0_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:17  %trunc_ln = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_0_V_read_4, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:18  %tmp_373 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:19  %tmp_374 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_0_V_read_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:20  %zext_ln415 = zext i1 %tmp_374 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:21  %zext_ln415_185 = zext i1 %tmp_374 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_185"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:22  %trunc_ln415_s = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_0_V_read_4, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_s"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:23  %add_ln415 = add i7 %zext_ln415, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340" val="0"/>
<literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:24  %add_ln416 = add i6 %trunc_ln415_s, %zext_ln415_185

]]></Node>
<StgValue><ssdm name="add_ln416"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:25  %tmp_375 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:26  %xor_ln416 = xor i1 %tmp_375, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:27  %and_ln416 = and i1 %tmp_373, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:28  %tmp_376 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:29  %p_Result_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_0_V_read_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:30  %icmp_ln879 = icmp eq i5 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
<literal name="and_ln416" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:31  %icmp_ln768 = icmp eq i5 %p_Result_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:32  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:33  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:34  %or_ln340 = or i1 %tmp_376, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:35  %select_ln340 = select i1 %or_ln340, i6 -1, i6 %add_ln416

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:36  %select_ln1494 = select i1 %icmp_ln1494, i6 %select_ln340, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:37  %zext_ln1494 = zext i6 %select_ln1494 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:38  %icmp_ln1494_1 = icmp sgt i16 %data_1_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:39  %trunc_ln708_s = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_1_V_read_4, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:40  %tmp_377 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:41  %tmp_378 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_1_V_read_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:42  %zext_ln415_186 = zext i1 %tmp_378 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_186"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:43  %zext_ln415_187 = zext i1 %tmp_378 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_187"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:44  %trunc_ln415_92 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_1_V_read_4, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_92"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:45  %add_ln415_92 = add i7 %zext_ln415_186, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_92"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_1" val="0"/>
<literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:46  %add_ln416_92 = add i6 %trunc_ln415_92, %zext_ln415_187

]]></Node>
<StgValue><ssdm name="add_ln416_92"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:47  %tmp_379 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_92, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:48  %xor_ln416_92 = xor i1 %tmp_379, true

]]></Node>
<StgValue><ssdm name="xor_ln416_92"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:49  %and_ln416_92 = and i1 %tmp_377, %xor_ln416_92

]]></Node>
<StgValue><ssdm name="and_ln416_92"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:50  %tmp_380 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_92, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:51  %p_Result_15_1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_1_V_read_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:52  %icmp_ln879_92 = icmp eq i5 %p_Result_15_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_92"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
<literal name="and_ln416_92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:53  %icmp_ln768_92 = icmp eq i5 %p_Result_15_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_92"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:54  %select_ln777_92 = select i1 %and_ln416_92, i1 %icmp_ln879_92, i1 %icmp_ln768_92

]]></Node>
<StgValue><ssdm name="select_ln777_92"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:55  %xor_ln785_1 = xor i1 %select_ln777_92, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:56  %or_ln340_1 = or i1 %tmp_380, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:57  %select_ln340_1 = select i1 %or_ln340_1, i6 -1, i6 %add_ln416_92

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:58  %select_ln1494_92 = select i1 %icmp_ln1494_1, i6 %select_ln340_1, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_92"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:59  %zext_ln1494_92 = zext i6 %select_ln1494_92 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_92"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:60  %icmp_ln1494_2 = icmp sgt i16 %data_2_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:61  %trunc_ln708_90 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_2_V_read_4, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_90"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:62  %tmp_381 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:63  %tmp_382 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_2_V_read_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:64  %zext_ln415_188 = zext i1 %tmp_382 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_188"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:65  %zext_ln415_189 = zext i1 %tmp_382 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_189"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:66  %trunc_ln415_93 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_2_V_read_4, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_93"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:67  %add_ln415_93 = add i7 %zext_ln415_188, %trunc_ln708_90

]]></Node>
<StgValue><ssdm name="add_ln415_93"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_2" val="0"/>
<literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:68  %add_ln416_93 = add i6 %trunc_ln415_93, %zext_ln415_189

]]></Node>
<StgValue><ssdm name="add_ln416_93"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:69  %tmp_383 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_93, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:70  %xor_ln416_93 = xor i1 %tmp_383, true

]]></Node>
<StgValue><ssdm name="xor_ln416_93"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:71  %and_ln416_93 = and i1 %tmp_381, %xor_ln416_93

]]></Node>
<StgValue><ssdm name="and_ln416_93"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:72  %tmp_384 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_93, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:73  %p_Result_15_2 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_2_V_read_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_93" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:74  %icmp_ln879_93 = icmp eq i5 %p_Result_15_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_93"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
<literal name="and_ln416_93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:75  %icmp_ln768_93 = icmp eq i5 %p_Result_15_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_93"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:76  %select_ln777_93 = select i1 %and_ln416_93, i1 %icmp_ln879_93, i1 %icmp_ln768_93

]]></Node>
<StgValue><ssdm name="select_ln777_93"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:77  %xor_ln785_2 = xor i1 %select_ln777_93, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:78  %or_ln340_2 = or i1 %tmp_384, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:79  %select_ln340_2 = select i1 %or_ln340_2, i6 -1, i6 %add_ln416_93

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:80  %select_ln1494_93 = select i1 %icmp_ln1494_2, i6 %select_ln340_2, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_93"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:81  %zext_ln1494_93 = zext i6 %select_ln1494_93 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_93"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:82  %icmp_ln1494_3 = icmp sgt i16 %data_3_V_read_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:83  %trunc_ln708_91 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_3_V_read_4, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_91"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:84  %tmp_385 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:85  %tmp_386 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_3_V_read_4, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:86  %zext_ln415_190 = zext i1 %tmp_386 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_190"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:87  %zext_ln415_191 = zext i1 %tmp_386 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_191"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:88  %trunc_ln415_94 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_3_V_read_4, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_94"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:89  %add_ln415_94 = add i7 %zext_ln415_190, %trunc_ln708_91

]]></Node>
<StgValue><ssdm name="add_ln415_94"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_3" val="0"/>
<literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:90  %add_ln416_94 = add i6 %trunc_ln415_94, %zext_ln415_191

]]></Node>
<StgValue><ssdm name="add_ln416_94"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:91  %tmp_387 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_94, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:92  %xor_ln416_94 = xor i1 %tmp_387, true

]]></Node>
<StgValue><ssdm name="xor_ln416_94"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:93  %and_ln416_94 = and i1 %tmp_385, %xor_ln416_94

]]></Node>
<StgValue><ssdm name="and_ln416_94"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:94  %tmp_388 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_94, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:95  %p_Result_15_3 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_3_V_read_4, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_94" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:96  %icmp_ln879_94 = icmp eq i5 %p_Result_15_3, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_94"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
<literal name="and_ln416_94" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:97  %icmp_ln768_94 = icmp eq i5 %p_Result_15_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_94"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:98  %select_ln777_94 = select i1 %and_ln416_94, i1 %icmp_ln879_94, i1 %icmp_ln768_94

]]></Node>
<StgValue><ssdm name="select_ln777_94"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:99  %xor_ln785_3 = xor i1 %select_ln777_94, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:100  %or_ln340_3 = or i1 %tmp_388, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:101  %select_ln340_3 = select i1 %or_ln340_3, i6 -1, i6 %add_ln416_94

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:102  %select_ln1494_94 = select i1 %icmp_ln1494_3, i6 %select_ln340_3, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_94"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:103  %zext_ln1494_94 = zext i6 %select_ln1494_94 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_94"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:104  %icmp_ln1494_6 = icmp sgt i16 %data_6_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_6"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:105  %trunc_ln708_92 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_6_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_92"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:106  %tmp_389 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:107  %tmp_390 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_6_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:108  %zext_ln415_192 = zext i1 %tmp_390 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_192"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:109  %zext_ln415_193 = zext i1 %tmp_390 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_193"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:110  %trunc_ln415_95 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_6_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_95"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:111  %add_ln415_95 = add i7 %zext_ln415_192, %trunc_ln708_92

]]></Node>
<StgValue><ssdm name="add_ln415_95"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_6" val="0"/>
<literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:112  %add_ln416_95 = add i6 %trunc_ln415_95, %zext_ln415_193

]]></Node>
<StgValue><ssdm name="add_ln416_95"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:113  %tmp_391 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_95, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:114  %xor_ln416_95 = xor i1 %tmp_391, true

]]></Node>
<StgValue><ssdm name="xor_ln416_95"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:115  %and_ln416_95 = and i1 %tmp_389, %xor_ln416_95

]]></Node>
<StgValue><ssdm name="and_ln416_95"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:116  %tmp_392 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_95, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:117  %p_Result_15_6 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_6_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_6"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_95" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:118  %icmp_ln879_95 = icmp eq i5 %p_Result_15_6, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_95"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
<literal name="and_ln416_95" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:119  %icmp_ln768_95 = icmp eq i5 %p_Result_15_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_95"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:120  %select_ln777_95 = select i1 %and_ln416_95, i1 %icmp_ln879_95, i1 %icmp_ln768_95

]]></Node>
<StgValue><ssdm name="select_ln777_95"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:121  %xor_ln785_6 = xor i1 %select_ln777_95, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:122  %or_ln340_6 = or i1 %tmp_392, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:123  %select_ln340_6 = select i1 %or_ln340_6, i6 -1, i6 %add_ln416_95

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:124  %select_ln1494_95 = select i1 %icmp_ln1494_6, i6 %select_ln340_6, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_95"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:125  %zext_ln1494_95 = zext i6 %select_ln1494_95 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_95"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:126  %icmp_ln1494_7 = icmp sgt i16 %data_7_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_7"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:127  %trunc_ln708_93 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_7_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_93"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:128  %tmp_393 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:129  %tmp_394 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_7_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:130  %zext_ln415_194 = zext i1 %tmp_394 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_194"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:131  %zext_ln415_195 = zext i1 %tmp_394 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_195"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:132  %trunc_ln415_96 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_7_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_96"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:133  %add_ln415_96 = add i7 %zext_ln415_194, %trunc_ln708_93

]]></Node>
<StgValue><ssdm name="add_ln415_96"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_7" val="0"/>
<literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:134  %add_ln416_96 = add i6 %trunc_ln415_96, %zext_ln415_195

]]></Node>
<StgValue><ssdm name="add_ln416_96"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:135  %tmp_395 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_96, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:136  %xor_ln416_96 = xor i1 %tmp_395, true

]]></Node>
<StgValue><ssdm name="xor_ln416_96"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:137  %and_ln416_96 = and i1 %tmp_393, %xor_ln416_96

]]></Node>
<StgValue><ssdm name="and_ln416_96"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:138  %tmp_396 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_96, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:139  %p_Result_15_7 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_7_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_7"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_96" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:140  %icmp_ln879_96 = icmp eq i5 %p_Result_15_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_96"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
<literal name="and_ln416_96" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:141  %icmp_ln768_96 = icmp eq i5 %p_Result_15_7, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_96"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:142  %select_ln777_96 = select i1 %and_ln416_96, i1 %icmp_ln879_96, i1 %icmp_ln768_96

]]></Node>
<StgValue><ssdm name="select_ln777_96"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:143  %xor_ln785_7 = xor i1 %select_ln777_96, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:144  %or_ln340_7 = or i1 %tmp_396, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:145  %select_ln340_7 = select i1 %or_ln340_7, i6 -1, i6 %add_ln416_96

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:146  %select_ln1494_96 = select i1 %icmp_ln1494_7, i6 %select_ln340_7, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_96"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:147  %zext_ln1494_96 = zext i6 %select_ln1494_96 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_96"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:148  %icmp_ln1494_8 = icmp sgt i16 %data_8_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_8"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:149  %trunc_ln708_94 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_8_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_94"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:150  %tmp_397 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:151  %tmp_398 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_8_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:152  %zext_ln415_196 = zext i1 %tmp_398 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_196"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:153  %zext_ln415_197 = zext i1 %tmp_398 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_197"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:154  %trunc_ln415_97 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_8_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_97"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:155  %add_ln415_97 = add i7 %zext_ln415_196, %trunc_ln708_94

]]></Node>
<StgValue><ssdm name="add_ln415_97"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_8" val="0"/>
<literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:156  %add_ln416_97 = add i6 %trunc_ln415_97, %zext_ln415_197

]]></Node>
<StgValue><ssdm name="add_ln416_97"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:157  %tmp_399 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_97, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:158  %xor_ln416_97 = xor i1 %tmp_399, true

]]></Node>
<StgValue><ssdm name="xor_ln416_97"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:159  %and_ln416_97 = and i1 %tmp_397, %xor_ln416_97

]]></Node>
<StgValue><ssdm name="and_ln416_97"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:160  %tmp_400 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_97, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:161  %p_Result_15_8 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_8_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_8"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_97" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:162  %icmp_ln879_97 = icmp eq i5 %p_Result_15_8, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_97"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
<literal name="and_ln416_97" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:163  %icmp_ln768_97 = icmp eq i5 %p_Result_15_8, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_97"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:164  %select_ln777_97 = select i1 %and_ln416_97, i1 %icmp_ln879_97, i1 %icmp_ln768_97

]]></Node>
<StgValue><ssdm name="select_ln777_97"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:165  %xor_ln785_8 = xor i1 %select_ln777_97, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:166  %or_ln340_8 = or i1 %tmp_400, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:167  %select_ln340_8 = select i1 %or_ln340_8, i6 -1, i6 %add_ln416_97

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:168  %select_ln1494_97 = select i1 %icmp_ln1494_8, i6 %select_ln340_8, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_97"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:169  %zext_ln1494_97 = zext i6 %select_ln1494_97 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_97"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:170  %icmp_ln1494_9 = icmp sgt i16 %data_9_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_9"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:171  %trunc_ln708_95 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_9_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_95"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:172  %tmp_401 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:173  %tmp_402 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_9_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:174  %zext_ln415_198 = zext i1 %tmp_402 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_198"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:175  %zext_ln415_199 = zext i1 %tmp_402 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_199"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:176  %trunc_ln415_98 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_9_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_98"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:177  %add_ln415_98 = add i7 %zext_ln415_198, %trunc_ln708_95

]]></Node>
<StgValue><ssdm name="add_ln415_98"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_9" val="0"/>
<literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:178  %add_ln416_98 = add i6 %trunc_ln415_98, %zext_ln415_199

]]></Node>
<StgValue><ssdm name="add_ln416_98"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:179  %tmp_403 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_98, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:180  %xor_ln416_98 = xor i1 %tmp_403, true

]]></Node>
<StgValue><ssdm name="xor_ln416_98"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:181  %and_ln416_98 = and i1 %tmp_401, %xor_ln416_98

]]></Node>
<StgValue><ssdm name="and_ln416_98"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:182  %tmp_404 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_98, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:183  %p_Result_15_9 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_9_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_9"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_98" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:184  %icmp_ln879_98 = icmp eq i5 %p_Result_15_9, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_98"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
<literal name="and_ln416_98" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:185  %icmp_ln768_98 = icmp eq i5 %p_Result_15_9, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_98"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:186  %select_ln777_98 = select i1 %and_ln416_98, i1 %icmp_ln879_98, i1 %icmp_ln768_98

]]></Node>
<StgValue><ssdm name="select_ln777_98"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:187  %xor_ln785_9 = xor i1 %select_ln777_98, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:188  %or_ln340_9 = or i1 %tmp_404, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:189  %select_ln340_9 = select i1 %or_ln340_9, i6 -1, i6 %add_ln416_98

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:190  %select_ln1494_98 = select i1 %icmp_ln1494_9, i6 %select_ln340_9, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_98"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:191  %zext_ln1494_98 = zext i6 %select_ln1494_98 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_98"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:192  %icmp_ln1494_10 = icmp sgt i16 %data_10_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_10"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:193  %trunc_ln708_96 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_10_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_96"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:194  %tmp_405 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:195  %tmp_406 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_10_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:196  %zext_ln415_200 = zext i1 %tmp_406 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_200"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:197  %zext_ln415_201 = zext i1 %tmp_406 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_201"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:198  %trunc_ln415_99 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_10_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_99"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:199  %add_ln415_99 = add i7 %zext_ln415_200, %trunc_ln708_96

]]></Node>
<StgValue><ssdm name="add_ln415_99"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_10" val="0"/>
<literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:200  %add_ln416_99 = add i6 %trunc_ln415_99, %zext_ln415_201

]]></Node>
<StgValue><ssdm name="add_ln416_99"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:201  %tmp_407 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_99, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:202  %xor_ln416_99 = xor i1 %tmp_407, true

]]></Node>
<StgValue><ssdm name="xor_ln416_99"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:203  %and_ln416_99 = and i1 %tmp_405, %xor_ln416_99

]]></Node>
<StgValue><ssdm name="and_ln416_99"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:204  %tmp_408 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_99, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:205  %p_Result_15_s = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_10_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_s"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_99" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:206  %icmp_ln879_99 = icmp eq i5 %p_Result_15_s, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_99"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
<literal name="and_ln416_99" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:207  %icmp_ln768_99 = icmp eq i5 %p_Result_15_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_99"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:208  %select_ln777_99 = select i1 %and_ln416_99, i1 %icmp_ln879_99, i1 %icmp_ln768_99

]]></Node>
<StgValue><ssdm name="select_ln777_99"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:209  %xor_ln785_10 = xor i1 %select_ln777_99, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:210  %or_ln340_10 = or i1 %tmp_408, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:211  %select_ln340_10 = select i1 %or_ln340_10, i6 -1, i6 %add_ln416_99

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:212  %select_ln1494_99 = select i1 %icmp_ln1494_10, i6 %select_ln340_10, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_99"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:213  %zext_ln1494_99 = zext i6 %select_ln1494_99 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_99"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:214  %icmp_ln1494_11 = icmp sgt i16 %data_11_V_read_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_11"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:215  %trunc_ln708_97 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_11_V_read_2, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_97"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:216  %tmp_409 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read_2, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:217  %tmp_410 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_11_V_read_2, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:218  %zext_ln415_202 = zext i1 %tmp_410 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_202"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:219  %zext_ln415_203 = zext i1 %tmp_410 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_203"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:220  %trunc_ln415_100 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_11_V_read_2, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_100"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:221  %add_ln415_100 = add i7 %zext_ln415_202, %trunc_ln708_97

]]></Node>
<StgValue><ssdm name="add_ln415_100"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_11" val="0"/>
<literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:222  %add_ln416_100 = add i6 %trunc_ln415_100, %zext_ln415_203

]]></Node>
<StgValue><ssdm name="add_ln416_100"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:223  %tmp_411 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_100, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:224  %xor_ln416_100 = xor i1 %tmp_411, true

]]></Node>
<StgValue><ssdm name="xor_ln416_100"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:225  %and_ln416_100 = and i1 %tmp_409, %xor_ln416_100

]]></Node>
<StgValue><ssdm name="and_ln416_100"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:226  %tmp_412 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_100, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:227  %p_Result_15_4 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_11_V_read_2, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_4"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_100" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:228  %icmp_ln879_100 = icmp eq i5 %p_Result_15_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_100"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
<literal name="and_ln416_100" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:229  %icmp_ln768_100 = icmp eq i5 %p_Result_15_4, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_100"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:230  %select_ln777_100 = select i1 %and_ln416_100, i1 %icmp_ln879_100, i1 %icmp_ln768_100

]]></Node>
<StgValue><ssdm name="select_ln777_100"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:231  %xor_ln785_11 = xor i1 %select_ln777_100, true

]]></Node>
<StgValue><ssdm name="xor_ln785_11"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:232  %or_ln340_11 = or i1 %tmp_412, %xor_ln785_11

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:233  %select_ln340_11 = select i1 %or_ln340_11, i6 -1, i6 %add_ln416_100

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:234  %select_ln1494_100 = select i1 %icmp_ln1494_11, i6 %select_ln340_11, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_100"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:235  %zext_ln1494_100 = zext i6 %select_ln1494_100 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_100"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:236  %icmp_ln1494_12 = icmp sgt i16 %data_12_V_read11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_12"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:237  %trunc_ln708_98 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_12_V_read11, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_98"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:238  %tmp_413 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read11, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:239  %tmp_414 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_12_V_read11, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:240  %zext_ln415_204 = zext i1 %tmp_414 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_204"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:241  %zext_ln415_205 = zext i1 %tmp_414 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_205"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:242  %trunc_ln415_101 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_12_V_read11, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_101"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:243  %add_ln415_101 = add i7 %zext_ln415_204, %trunc_ln708_98

]]></Node>
<StgValue><ssdm name="add_ln415_101"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_12" val="0"/>
<literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:244  %add_ln416_101 = add i6 %trunc_ln415_101, %zext_ln415_205

]]></Node>
<StgValue><ssdm name="add_ln416_101"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:245  %tmp_415 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_101, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:246  %xor_ln416_101 = xor i1 %tmp_415, true

]]></Node>
<StgValue><ssdm name="xor_ln416_101"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:247  %and_ln416_101 = and i1 %tmp_413, %xor_ln416_101

]]></Node>
<StgValue><ssdm name="and_ln416_101"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:248  %tmp_416 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_101, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:249  %p_Result_15_5 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_12_V_read11, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_5"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_101" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:250  %icmp_ln879_101 = icmp eq i5 %p_Result_15_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_101"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
<literal name="and_ln416_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:251  %icmp_ln768_101 = icmp eq i5 %p_Result_15_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_101"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:252  %select_ln777_101 = select i1 %and_ln416_101, i1 %icmp_ln879_101, i1 %icmp_ln768_101

]]></Node>
<StgValue><ssdm name="select_ln777_101"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:253  %xor_ln785_12 = xor i1 %select_ln777_101, true

]]></Node>
<StgValue><ssdm name="xor_ln785_12"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:254  %or_ln340_12 = or i1 %tmp_416, %xor_ln785_12

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:255  %select_ln340_12 = select i1 %or_ln340_12, i6 -1, i6 %add_ln416_101

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:256  %select_ln1494_101 = select i1 %icmp_ln1494_12, i6 %select_ln340_12, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_101"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:257  %zext_ln1494_101 = zext i6 %select_ln1494_101 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_101"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:258  %icmp_ln1494_14 = icmp sgt i16 %data_14_V_read12, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_14"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:259  %trunc_ln708_99 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_14_V_read12, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_99"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:260  %tmp_417 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read12, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:261  %tmp_418 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_14_V_read12, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:262  %zext_ln415_206 = zext i1 %tmp_418 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_206"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:263  %zext_ln415_207 = zext i1 %tmp_418 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_207"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:264  %trunc_ln415_102 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_14_V_read12, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_102"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:265  %add_ln415_102 = add i7 %zext_ln415_206, %trunc_ln708_99

]]></Node>
<StgValue><ssdm name="add_ln415_102"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_14" val="0"/>
<literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:266  %add_ln416_102 = add i6 %trunc_ln415_102, %zext_ln415_207

]]></Node>
<StgValue><ssdm name="add_ln416_102"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:267  %tmp_419 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_102, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:268  %xor_ln416_102 = xor i1 %tmp_419, true

]]></Node>
<StgValue><ssdm name="xor_ln416_102"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:269  %and_ln416_102 = and i1 %tmp_417, %xor_ln416_102

]]></Node>
<StgValue><ssdm name="and_ln416_102"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:270  %tmp_420 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_102, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:271  %p_Result_15_10 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_14_V_read12, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_10"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:272  %icmp_ln879_102 = icmp eq i5 %p_Result_15_10, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_102"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
<literal name="and_ln416_102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:273  %icmp_ln768_102 = icmp eq i5 %p_Result_15_10, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_102"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:274  %select_ln777_102 = select i1 %and_ln416_102, i1 %icmp_ln879_102, i1 %icmp_ln768_102

]]></Node>
<StgValue><ssdm name="select_ln777_102"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:275  %xor_ln785_14 = xor i1 %select_ln777_102, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:276  %or_ln340_14 = or i1 %tmp_420, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:277  %select_ln340_14 = select i1 %or_ln340_14, i6 -1, i6 %add_ln416_102

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:278  %select_ln1494_102 = select i1 %icmp_ln1494_14, i6 %select_ln340_14, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_102"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:279  %zext_ln1494_102 = zext i6 %select_ln1494_102 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_102"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_25:280  %icmp_ln1494_15 = icmp sgt i16 %data_15_V_read_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln1494_15"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:281  %trunc_ln708_100 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %data_15_V_read_3, i32 4, i32 10)

]]></Node>
<StgValue><ssdm name="trunc_ln708_100"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:282  %tmp_421 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_3, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_25:283  %tmp_422 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %data_15_V_read_3, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="7" op_0_bw="1">
<![CDATA[
hls_label_25:284  %zext_ln415_208 = zext i1 %tmp_422 to i7

]]></Node>
<StgValue><ssdm name="zext_ln415_208"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="1">
<![CDATA[
hls_label_25:285  %zext_ln415_209 = zext i1 %tmp_422 to i6

]]></Node>
<StgValue><ssdm name="zext_ln415_209"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:286  %trunc_ln415_103 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %data_15_V_read_3, i32 4, i32 9)

]]></Node>
<StgValue><ssdm name="trunc_ln415_103"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_25:287  %add_ln415_103 = add i7 %zext_ln415_208, %trunc_ln708_100

]]></Node>
<StgValue><ssdm name="add_ln415_103"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln340_15" val="0"/>
<literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_25:288  %add_ln416_103 = add i6 %trunc_ln415_103, %zext_ln415_209

]]></Node>
<StgValue><ssdm name="add_ln416_103"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:289  %tmp_423 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_103, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:290  %xor_ln416_103 = xor i1 %tmp_423, true

]]></Node>
<StgValue><ssdm name="xor_ln416_103"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:291  %and_ln416_103 = and i1 %tmp_421, %xor_ln416_103

]]></Node>
<StgValue><ssdm name="and_ln416_103"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
hls_label_25:292  %tmp_424 = call i1 @_ssdm_op_BitSelect.i1.i7.i32(i7 %add_ln415_103, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="5" op_0_bw="5" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_25:293  %p_Result_15_11 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %data_15_V_read_3, i32 11, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_15_11"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:294  %icmp_ln879_103 = icmp eq i5 %p_Result_15_11, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_103"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
<literal name="and_ln416_103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_25:295  %icmp_ln768_103 = icmp eq i5 %p_Result_15_11, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_103"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_25:296  %select_ln777_103 = select i1 %and_ln416_103, i1 %icmp_ln879_103, i1 %icmp_ln768_103

]]></Node>
<StgValue><ssdm name="select_ln777_103"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:297  %xor_ln785_15 = xor i1 %select_ln777_103, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_25:298  %or_ln340_15 = or i1 %tmp_424, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1494_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:299  %select_ln340_15 = select i1 %or_ln340_15, i6 -1, i6 %add_ln416_103

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_25:300  %select_ln1494_103 = select i1 %icmp_ln1494_15, i6 %select_ln340_15, i6 0

]]></Node>
<StgValue><ssdm name="select_ln1494_103"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="7" op_0_bw="6">
<![CDATA[
hls_label_25:301  %zext_ln1494_103 = zext i6 %select_ln1494_103 to i7

]]></Node>
<StgValue><ssdm name="zext_ln1494_103"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:302  %newret = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } undef, i7 %zext_ln1494, 0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:303  %newret2 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret, i7 %zext_ln1494_92, 1

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:304  %newret4 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret2, i7 %zext_ln1494_93, 2

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:305  %newret6 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret4, i7 %zext_ln1494_94, 3

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:306  %newret8 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret6, i7 %zext_ln1494_95, 4

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:307  %newret10 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret8, i7 %zext_ln1494_96, 5

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:308  %newret12 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret10, i7 %zext_ln1494_97, 6

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:309  %newret14 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret12, i7 %zext_ln1494_98, 7

]]></Node>
<StgValue><ssdm name="newret14"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:310  %newret16 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret14, i7 %zext_ln1494_99, 8

]]></Node>
<StgValue><ssdm name="newret16"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:311  %newret18 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret16, i7 %zext_ln1494_100, 9

]]></Node>
<StgValue><ssdm name="newret18"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:312  %newret20 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret18, i7 %zext_ln1494_101, 10

]]></Node>
<StgValue><ssdm name="newret20"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:313  %newret22 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret20, i7 %zext_ln1494_102, 11

]]></Node>
<StgValue><ssdm name="newret22"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="91" op_0_bw="91" op_1_bw="7">
<![CDATA[
hls_label_25:314  %newret24 = insertvalue { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret22, i7 %zext_ln1494_103, 12

]]></Node>
<StgValue><ssdm name="newret24"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="91">
<![CDATA[
hls_label_25:315  ret { i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7, i7 } %newret24

]]></Node>
<StgValue><ssdm name="ret_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
