\hypertarget{struct_p_o_r_t___mem_map}{}\section{P\+O\+R\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_o_r_t___mem_map}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_ad806aad894fe96382a78c6119527d0e8}{P\+C\+R} \mbox{[}32\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a6e7a9e797813e20f3c1719d92158e1c9}{G\+P\+C\+L\+R}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_afad5aeb555260e7012ee2201815668a2}{G\+P\+C\+H\+R}
\item 
\hypertarget{struct_p_o_r_t___mem_map_a33a1c574e559dc57bb2fc28166bf6341}{}uint8\+\_\+t {\bfseries R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}\label{struct_p_o_r_t___mem_map_a33a1c574e559dc57bb2fc28166bf6341}

\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a5c88289be439e694726a8c11ae0059fc}{I\+S\+F\+R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+O\+R\+T -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_p_o_r_t___mem_map_afad5aeb555260e7012ee2201815668a2}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+H\+R@{G\+P\+C\+H\+R}}
\index{G\+P\+C\+H\+R@{G\+P\+C\+H\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{G\+P\+C\+H\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+C\+H\+R}\label{struct_p_o_r_t___mem_map_afad5aeb555260e7012ee2201815668a2}
Global Pin Control High Register, offset\+: 0x84 \hypertarget{struct_p_o_r_t___mem_map_a6e7a9e797813e20f3c1719d92158e1c9}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+L\+R@{G\+P\+C\+L\+R}}
\index{G\+P\+C\+L\+R@{G\+P\+C\+L\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{G\+P\+C\+L\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t G\+P\+C\+L\+R}\label{struct_p_o_r_t___mem_map_a6e7a9e797813e20f3c1719d92158e1c9}
Global Pin Control Low Register, offset\+: 0x80 \hypertarget{struct_p_o_r_t___mem_map_a5c88289be439e694726a8c11ae0059fc}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!I\+S\+F\+R@{I\+S\+F\+R}}
\index{I\+S\+F\+R@{I\+S\+F\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{I\+S\+F\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t I\+S\+F\+R}\label{struct_p_o_r_t___mem_map_a5c88289be439e694726a8c11ae0059fc}
Interrupt Status Flag Register, offset\+: 0x\+A0 \hypertarget{struct_p_o_r_t___mem_map_ad806aad894fe96382a78c6119527d0e8}{}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!P\+C\+R@{P\+C\+R}}
\index{P\+C\+R@{P\+C\+R}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t P\+C\+R\mbox{[}32\mbox{]}}\label{struct_p_o_r_t___mem_map_ad806aad894fe96382a78c6119527d0e8}
Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+L\+U\+I\+S\+A\+L\+F\+O\+N\+S\+O/\+Documents/\+Git\+Hub/\+A\+L\+U\+T\+E\+C\+H/\+Ejecuci√≥n/\+A\+L\+U\+T\+E\+C\+H/\+Project\+\_\+\+Headers/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
