// Seed: 3613049201
module module_0 (
    input wire id_0,
    output tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input tri0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    output tri0 id_7
    , id_12,
    output wand id_8,
    output tri0 id_9,
    output supply0 id_10
);
  assign module_1.id_12 = 0;
  wire id_13;
  wire id_14;
  wire id_15, id_16;
  wire id_17;
  always force id_12 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    input wand id_1,
    output tri id_2,
    input wire id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6,
    input tri id_7,
    output uwire id_8,
    input wor id_9,
    output wand id_10,
    input uwire id_11,
    output wire id_12,
    input uwire id_13,
    output tri1 id_14,
    input wand id_15,
    input supply1 id_16,
    input uwire id_17,
    input wand id_18,
    output wand id_19,
    input wire id_20,
    inout wor id_21,
    input supply1 id_22
);
  tri0 id_24 = 1;
  xor primCall (
      id_14,
      id_5,
      id_4,
      id_7,
      id_3,
      id_29,
      id_21,
      id_22,
      id_20,
      id_11,
      id_24,
      id_26,
      id_25,
      id_17,
      id_9,
      id_13,
      id_15,
      id_1,
      id_30,
      id_27,
      id_28,
      id_16,
      id_6,
      id_18
  );
  wire id_25, id_26;
  wire id_27, id_28;
  wire id_29, id_30;
  module_0 modCall_1 (
      id_6,
      id_21,
      id_22,
      id_22,
      id_22,
      id_7,
      id_16,
      id_19,
      id_10,
      id_21,
      id_14
  );
endmodule
