<?xml version='1.0' encoding='UTF-8'?>
<search_results><query id="7048">pictures auvergne</query><engine status="OK" timestamp="2014-04-12 01:44:07" name="CCSB" id="FW14-e002"/><snippets><snippet id="FW14-e002-7048-01"><link cache="FW14-topics-docs/e002/7048_01.html" timestamp="2014-04-12 01:44:10">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=Njtd0ECMQ0Volopxo/zfbs/fyqboefe%7d274933443&amp;r=bibtex&amp;mode=intra</link><title>Home Page</title></snippet><snippet id="FW14-e002-7048-02"><link cache="FW14-topics-docs/e002/7048_02.html" timestamp="2014-04-12 01:44:23">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=Uifpsz0ome/fyqboefe%7d436412&amp;r=bibtex&amp;mode=intra</link><title>Singular value analysis applied to phase space reconstruction of pulsating stars</title></snippet><snippet id="FW14-e002-7048-03"><link cache="FW14-topics-docs/e002/7048_03.html" timestamp="2014-04-12 01:44:37">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=Njtd0ECMQ03112/fyqboefe%7d36913828&amp;r=bibtex&amp;mode=intra</link><title>Output transition time modeling of CMOS structures</title></snippet><snippet id="FW14-e002-7048-04"><link cache="FW14-topics-docs/e002/7048_04.html" timestamp="2014-04-12 01:44:57">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=Njtd0ECMQ03112/fyqboefe%7d3735:554&amp;r=bibtex&amp;mode=intra</link><title>Delay bound determination for timing closure satisfaction</title></snippet><snippet id="FW14-e002-7048-05"><link cache="FW14-topics-docs/e002/7048_05.html" timestamp="2014-04-12 01:45:22">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=Njtd0ECMQ03112/fyqboefe%7d61947955&amp;r=bibtex&amp;mode=intra</link><title>POPS: A tool for delay/power performance optimization</title></snippet><snippet id="FW14-e002-7048-06"><link cache="FW14-topics-docs/e002/7048_06.html" timestamp="2014-04-12 01:45:43">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=Njtd0ECMQ02::9/fyqboefe%7d44895534&amp;r=bibtex&amp;mode=intra</link><title>A novel macromodel for power estimation in CMOS structures</title></snippet><snippet id="FW14-e002-7048-07"><link cache="FW14-topics-docs/e002/7048_07.html" timestamp="2014-04-12 01:46:06">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=Njtd0ECMQ02:96/fyqboefe%7d4955:89&amp;r=bibtex&amp;mode=intra</link><title>FSPICE: a tool for fault modelling in MOS circuits</title></snippet><snippet id="FW14-e002-7048-08"><link cache="FW14-topics-docs/e002/7048_08.html" timestamp="2014-04-12 01:46:18">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=TF0gpsnbm/ibsexbsf/wfsjgjdbujpo/fyqboefe%7d524194&amp;r=bibtex&amp;mode=intra</link><title>Path Runner: An Accurate and Fast Timing Analyser</title></snippet><snippet id="FW14-e002-7048-09"><link cache="FW14-topics-docs/e002/7048_09.html" timestamp="2014-04-12 01:46:35">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=Njtd0NQH0fvsp%60ebd:3.fvsp%60wiem:3/fyqboefe%7d37421&amp;r=bibtex&amp;mode=intra</link><title>P.SIZE: A Sizing Aid for Optimized Designs</title></snippet><snippet id="FW14-e002-7048-10"><link cache="FW14-topics-docs/e002/7048_10.html" timestamp="2014-04-12 01:46:52">http://liinwww.ira.uka.de/cgi-bin/bibshow?e=Njtd0MODT0modt3113e/fyqboefe%7d:9:839&amp;r=bibtex&amp;mode=intra</link><title>Crosstalk Measurement Technique for CMOS ICs</title></snippet></snippets></search_results>