
ubuntu-preinstalled/mapscrn:     file format elf32-littlearm


Disassembly of section .init:

00000b58 <.init>:
 b58:	push	{r3, lr}
 b5c:	bl	f64 <pclose@plt+0x1a0>
 b60:	pop	{r3, pc}

Disassembly of section .plt:

00000b64 <strstr@plt-0x14>:
 b64:	push	{lr}		; (str lr, [sp, #-4]!)
 b68:	ldr	lr, [pc, #4]	; b74 <strstr@plt-0x4>
 b6c:	add	lr, pc, lr
 b70:	ldr	pc, [lr, #8]!
 b74:	muleq	r1, r0, r3

00000b78 <strstr@plt>:
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #73728	; 0x12000
 b80:	ldr	pc, [ip, #912]!	; 0x390

00000b84 <strcmp@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #73728	; 0x12000
 b8c:	ldr	pc, [ip, #904]!	; 0x388

00000b90 <__cxa_finalize@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #73728	; 0x12000
 b98:	ldr	pc, [ip, #896]!	; 0x380

00000b9c <fopen@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #73728	; 0x12000
 ba4:	ldr	pc, [ip, #888]!	; 0x378

00000ba8 <free@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #73728	; 0x12000
 bb0:	ldr	pc, [ip, #880]!	; 0x370

00000bb4 <fgets@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #73728	; 0x12000
 bbc:	ldr	pc, [ip, #872]!	; 0x368

00000bc0 <strndup@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #73728	; 0x12000
 bc8:	ldr	pc, [ip, #864]!	; 0x360

00000bcc <dcgettext@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #73728	; 0x12000
 bd4:	ldr	pc, [ip, #856]!	; 0x358

00000bd8 <strdup@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #73728	; 0x12000
 be0:	ldr	pc, [ip, #848]!	; 0x350

00000be4 <__stack_chk_fail@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #73728	; 0x12000
 bec:	ldr	pc, [ip, #840]!	; 0x348

00000bf0 <textdomain@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #73728	; 0x12000
 bf8:	ldr	pc, [ip, #832]!	; 0x340

00000bfc <perror@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #73728	; 0x12000
 c04:	ldr	pc, [ip, #824]!	; 0x338

00000c08 <__xstat@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #73728	; 0x12000
 c10:	ldr	pc, [ip, #816]!	; 0x330

00000c14 <fwrite@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #73728	; 0x12000
 c1c:	ldr	pc, [ip, #808]!	; 0x328

00000c20 <ioctl@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #73728	; 0x12000
 c28:	ldr	pc, [ip, #800]!	; 0x320

00000c2c <strcpy@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #73728	; 0x12000
 c34:	ldr	pc, [ip, #792]!	; 0x318

00000c38 <__strcpy_chk@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #73728	; 0x12000
 c40:	ldr	pc, [ip, #784]!	; 0x310

00000c44 <fread@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #73728	; 0x12000
 c4c:	ldr	pc, [ip, #776]!	; 0x308

00000c50 <opendir@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #73728	; 0x12000
 c58:	ldr	pc, [ip, #768]!	; 0x300

00000c5c <malloc@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #73728	; 0x12000
 c64:	ldr	pc, [ip, #760]!	; 0x2f8

00000c68 <__libc_start_main@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #73728	; 0x12000
 c70:	ldr	pc, [ip, #752]!	; 0x2f0

00000c74 <strerror@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #73728	; 0x12000
 c7c:	ldr	pc, [ip, #744]!	; 0x2e8

00000c80 <__vfprintf_chk@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #73728	; 0x12000
 c88:	ldr	pc, [ip, #736]!	; 0x2e0

00000c8c <seekdir@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #73728	; 0x12000
 c94:	ldr	pc, [ip, #728]!	; 0x2d8

00000c98 <__gmon_start__@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #73728	; 0x12000
 ca0:	ldr	pc, [ip, #720]!	; 0x2d0

00000ca4 <open@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #73728	; 0x12000
 cac:	ldr	pc, [ip, #712]!	; 0x2c8

00000cb0 <exit@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #73728	; 0x12000
 cb8:	ldr	pc, [ip, #704]!	; 0x2c0

00000cbc <strlen@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #73728	; 0x12000
 cc4:	ldr	pc, [ip, #696]!	; 0x2b8

00000cc8 <strchr@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #73728	; 0x12000
 cd0:	ldr	pc, [ip, #688]!	; 0x2b0

00000cd4 <__errno_location@plt>:
 cd4:	add	ip, pc, #0, 12
 cd8:	add	ip, ip, #73728	; 0x12000
 cdc:	ldr	pc, [ip, #680]!	; 0x2a8

00000ce0 <__sprintf_chk@plt>:
 ce0:	add	ip, pc, #0, 12
 ce4:	add	ip, ip, #73728	; 0x12000
 ce8:	ldr	pc, [ip, #672]!	; 0x2a0

00000cec <__isoc99_sscanf@plt>:
 cec:	add	ip, pc, #0, 12
 cf0:	add	ip, ip, #73728	; 0x12000
 cf4:	ldr	pc, [ip, #664]!	; 0x298

00000cf8 <__printf_chk@plt>:
 cf8:	add	ip, pc, #0, 12
 cfc:	add	ip, ip, #73728	; 0x12000
 d00:	ldr	pc, [ip, #656]!	; 0x290

00000d04 <__fprintf_chk@plt>:
 d04:	add	ip, pc, #0, 12
 d08:	add	ip, ip, #73728	; 0x12000
 d0c:	ldr	pc, [ip, #648]!	; 0x288

00000d10 <access@plt>:
 d10:	add	ip, pc, #0, 12
 d14:	add	ip, ip, #73728	; 0x12000
 d18:	ldr	pc, [ip, #640]!	; 0x280

00000d1c <fclose@plt>:
 d1c:	add	ip, pc, #0, 12
 d20:	add	ip, ip, #73728	; 0x12000
 d24:	ldr	pc, [ip, #632]!	; 0x278

00000d28 <strtok@plt>:
 d28:	add	ip, pc, #0, 12
 d2c:	add	ip, ip, #73728	; 0x12000
 d30:	ldr	pc, [ip, #624]!	; 0x270

00000d34 <setlocale@plt>:
 d34:	add	ip, pc, #0, 12
 d38:	add	ip, ip, #73728	; 0x12000
 d3c:	ldr	pc, [ip, #616]!	; 0x268

00000d40 <popen@plt>:
 d40:	add	ip, pc, #0, 12
 d44:	add	ip, ip, #73728	; 0x12000
 d48:	ldr	pc, [ip, #608]!	; 0x260

00000d4c <readdir@plt>:
 d4c:	add	ip, pc, #0, 12
 d50:	add	ip, ip, #73728	; 0x12000
 d54:	ldr	pc, [ip, #600]!	; 0x258

00000d58 <strrchr@plt>:
 d58:	add	ip, pc, #0, 12
 d5c:	add	ip, ip, #73728	; 0x12000
 d60:	ldr	pc, [ip, #592]!	; 0x250

00000d64 <bindtextdomain@plt>:
 d64:	add	ip, pc, #0, 12
 d68:	add	ip, ip, #73728	; 0x12000
 d6c:	ldr	pc, [ip, #584]!	; 0x248

00000d70 <isatty@plt>:
 d70:	add	ip, pc, #0, 12
 d74:	add	ip, ip, #73728	; 0x12000
 d78:	ldr	pc, [ip, #576]!	; 0x240

00000d7c <strncmp@plt>:
 d7c:	add	ip, pc, #0, 12
 d80:	add	ip, ip, #73728	; 0x12000
 d84:	ldr	pc, [ip, #568]!	; 0x238

00000d88 <abort@plt>:
 d88:	add	ip, pc, #0, 12
 d8c:	add	ip, ip, #73728	; 0x12000
 d90:	ldr	pc, [ip, #560]!	; 0x230

00000d94 <close@plt>:
 d94:	add	ip, pc, #0, 12
 d98:	add	ip, ip, #73728	; 0x12000
 d9c:	ldr	pc, [ip, #552]!	; 0x228

00000da0 <closedir@plt>:
 da0:	add	ip, pc, #0, 12
 da4:	add	ip, ip, #73728	; 0x12000
 da8:	ldr	pc, [ip, #544]!	; 0x220

00000dac <__snprintf_chk@plt>:
 dac:	add	ip, pc, #0, 12
 db0:	add	ip, ip, #73728	; 0x12000
 db4:	ldr	pc, [ip, #536]!	; 0x218

00000db8 <strspn@plt>:
 db8:	add	ip, pc, #0, 12
 dbc:	add	ip, ip, #73728	; 0x12000
 dc0:	ldr	pc, [ip, #528]!	; 0x210

00000dc4 <pclose@plt>:
 dc4:	add	ip, pc, #0, 12
 dc8:	add	ip, ip, #73728	; 0x12000
 dcc:	ldr	pc, [ip, #520]!	; 0x208

Disassembly of section .text:

00000dd0 <.text>:
     dd0:	mvnsmi	lr, #737280	; 0xb4000
     dd4:	stmdavs	pc, {r1, r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
     dd8:			; <UNDEFINED> instruction: 0xf8df4604
     ddc:			; <UNDEFINED> instruction: 0x212f8108
     de0:	ldrbtmi	r4, [r8], #1592	; 0x638
     de4:	svc	0x00b8f7ff
     de8:	stfnep	f3, [r7], {-0}
     dec:	andcs	r4, r6, lr, lsr fp
     df0:			; <UNDEFINED> instruction: 0x4d3f493e
     df4:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
     df8:	ldrbtmi	r4, [sp], #-1145	; 0xfffffb87
     dfc:	andvc	pc, r0, r9, asr #17
     e00:	svc	0x0098f7ff
     e04:			; <UNDEFINED> instruction: 0x4628493b
     e08:			; <UNDEFINED> instruction: 0xf7ff4479
     e0c:	strtmi	lr, [r8], -ip, lsr #31
     e10:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     e14:	eorsle	r2, r3, r2, lsl #24
     e18:	ldcle	12, cr2, [r8], #-4
     e1c:			; <UNDEFINED> instruction: 0xf0002000
     e20:	mcrne	12, 0, pc, cr5, cr13, {0}	; <UNPREDICTABLE>
     e24:			; <UNDEFINED> instruction: 0x2c02db41
     e28:	ldmdbmi	r3!, {r0, r5, r8, sl, fp, ip, lr, pc}
     e2c:	ldrbtmi	r6, [r9], #-2160	; 0xfffff790
     e30:	mcr	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     e34:	blmi	c6d49c <progname@@Base+0xc5a470>
     e38:	ldmdbmi	r1!, {r0, r2, r9, sp}
     e3c:			; <UNDEFINED> instruction: 0xf8582000
     e40:	ldrbtmi	r3, [r9], #-3
     e44:			; <UNDEFINED> instruction: 0xf7ff681c
     e48:			; <UNDEFINED> instruction: 0xf8d9eec2
     e4c:	mrscs	r3, (UNDEF: 1)
     e50:	strtmi	r4, [r0], -r2, lsl #12
     e54:	svc	0x0056f7ff
     e58:			; <UNDEFINED> instruction: 0xf7ff2001
     e5c:	stccc	15, cr14, [r2], {42}	; 0x2a
     e60:	svcne	0x0008f856
     e64:			; <UNDEFINED> instruction: 0xf0004628
     e68:			; <UNDEFINED> instruction: 0x2c01fb1d
     e6c:	stccs	0, cr13, [r2], {5}
     e70:	ldmdavs	r1!, {r0, r5, r6, r7, r8, ip, lr, pc}^
     e74:			; <UNDEFINED> instruction: 0xf0004628
     e78:	andcs	pc, r0, fp, ror r9	; <UNPREDICTABLE>
     e7c:	svc	0x0018f7ff
     e80:	ldmdavs	r0!, {r5, r8, fp, lr}^
     e84:			; <UNDEFINED> instruction: 0xf7ff4479
     e88:			; <UNDEFINED> instruction: 0x4605ee7e
     e8c:	ldmdbmi	lr, {r3, r6, r7, r8, ip, sp, pc}
     e90:	ldrbtmi	r6, [r9], #-2160	; 0xfffff790
     e94:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     e98:			; <UNDEFINED> instruction: 0xd1bf2800
     e9c:	andcs	r4, r1, #27648	; 0x6c00
     ea0:	strcc	r3, [r4], -r1, lsl #24
     ea4:	andsvs	r4, sl, fp, ror r4
     ea8:	ldmdbmi	r9, {r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
     eac:	andcs	r2, r0, r5, lsl #4
     eb0:			; <UNDEFINED> instruction: 0xf7ff4479
     eb4:	smlabbcs	r0, ip, lr, lr
     eb8:	andcs	r4, r1, r2, lsl #12
     ebc:	ldc2	0, cr15, [lr, #-0]
     ec0:	ldmdbmi	r4, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
     ec4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
     ec8:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     ecc:			; <UNDEFINED> instruction: 0xf8d94b12
     ed0:	ldrbtmi	r2, [fp], #-0
     ed4:	andcs	r4, r1, r1, lsl #12
     ed8:	svc	0x000ef7ff
     edc:			; <UNDEFINED> instruction: 0xf7ff4628
     ee0:	svclt	0x0000eee8
     ee4:	andeq	r2, r1, lr, lsl r1
     ee8:	andeq	r0, r0, r0, ror #1
     eec:	andeq	r1, r0, r8, asr #18
     ef0:	andeq	r1, r0, r2, asr #14
     ef4:	andeq	r1, r0, r0, lsr #14
     ef8:	andeq	r1, r0, sl, ror #14
     efc:	andeq	r0, r0, r8, ror #1
     f00:	andeq	r1, r0, sl, asr r7
     f04:			; <UNDEFINED> instruction: 0x000016bc
     f08:	andeq	r1, r0, sl, asr #13
     f0c:	andeq	r2, r1, ip, ror r1
     f10:			; <UNDEFINED> instruction: 0x000016b0
     f14:	andeq	r1, r0, lr, ror r6
     f18:	andeq	r1, r0, lr, ror r6
     f1c:	bleq	3d060 <progname@@Base+0x2a034>
     f20:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     f24:	strbtmi	fp, [sl], -r2, lsl #24
     f28:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     f2c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     f30:	ldrmi	sl, [sl], #776	; 0x308
     f34:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     f38:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     f3c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     f40:			; <UNDEFINED> instruction: 0xf85a4b06
     f44:	stmdami	r6, {r0, r1, ip, sp}
     f48:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     f4c:	mcr	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     f50:	svc	0x001af7ff
     f54:			; <UNDEFINED> instruction: 0x00011fb0
     f58:	ldrdeq	r0, [r0], -r4
     f5c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     f60:	strdeq	r0, [r0], -r4
     f64:	ldr	r3, [pc, #20]	; f80 <pclose@plt+0x1bc>
     f68:	ldr	r2, [pc, #20]	; f84 <pclose@plt+0x1c0>
     f6c:	add	r3, pc, r3
     f70:	ldr	r2, [r3, r2]
     f74:	cmp	r2, #0
     f78:	bxeq	lr
     f7c:	b	c98 <__gmon_start__@plt>
     f80:	muleq	r1, r0, pc	; <UNPREDICTABLE>
     f84:	andeq	r0, r0, ip, ror #1
     f88:	blmi	1d2fa8 <progname@@Base+0x1bff7c>
     f8c:	bmi	1d2174 <progname@@Base+0x1bf148>
     f90:	addmi	r4, r3, #2063597568	; 0x7b000000
     f94:	andle	r4, r3, sl, ror r4
     f98:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     f9c:	ldrmi	fp, [r8, -r3, lsl #2]
     fa0:	svclt	0x00004770
     fa4:	muleq	r1, r0, r0
     fa8:	andeq	r2, r1, ip, lsl #1
     fac:	andeq	r1, r1, ip, ror #30
     fb0:	ldrdeq	r0, [r0], -ip
     fb4:	blmi	252fdc <progname@@Base+0x23ffb0>
     fb8:	bmi	2521a0 <progname@@Base+0x23f174>
     fbc:	bne	6521b0 <progname@@Base+0x63f184>
     fc0:	addne	r4, r9, sl, ror r4
     fc4:	bicsvc	lr, r1, r1, lsl #22
     fc8:	andle	r1, r3, r9, asr #32
     fcc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     fd0:	ldrmi	fp, [r8, -r3, lsl #2]
     fd4:	svclt	0x00004770
     fd8:	andeq	r2, r1, r4, rrx
     fdc:	andeq	r2, r1, r0, rrx
     fe0:	andeq	r1, r1, r0, asr #30
     fe4:	strdeq	r0, [r0], -r8
     fe8:	blmi	2ae410 <progname@@Base+0x29b3e4>
     fec:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     ff0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     ff4:	blmi	26f5a8 <progname@@Base+0x25c57c>
     ff8:	ldrdlt	r5, [r3, -r3]!
     ffc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1000:			; <UNDEFINED> instruction: 0xf7ff6818
    1004:			; <UNDEFINED> instruction: 0xf7ffedc6
    1008:	blmi	1c0f0c <progname@@Base+0x1adee0>
    100c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1010:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1014:	andeq	r2, r1, lr, lsr #32
    1018:	andeq	r1, r1, r0, lsl pc
    101c:	ldrdeq	r0, [r0], -r8
    1020:	andeq	r2, r1, r2
    1024:	andeq	r2, r1, lr
    1028:	svclt	0x0000e7c4
    102c:	andcs	r4, r2, #68, 22	; 0x11000
    1030:	ldrbtmi	fp, [fp], #-1520	; 0xfffffa10
    1034:	addlt	r4, r5, r3, asr #26
    1038:	strmi	r4, [r4], -r3, asr #18
    103c:	ldrbtmi	r5, [r9], #-2398	; 0xfffff6a2
    1040:	movwls	r6, #14387	; 0x3833
    1044:	mrc	7, 4, APSR_nzcv, cr10, cr15, {7}
    1048:			; <UNDEFINED> instruction: 0x1ca5b958
    104c:			; <UNDEFINED> instruction: 0x4628493f
    1050:			; <UNDEFINED> instruction: 0xf7ff4479
    1054:			; <UNDEFINED> instruction: 0x4607eeb2
    1058:			; <UNDEFINED> instruction: 0xf7ff4628
    105c:	addmi	lr, r7, #48, 28	; 0x300
    1060:	strtmi	sp, [r0], -r5, asr #32
    1064:			; <UNDEFINED> instruction: 0xf7ff7827
    1068:	svccs	0x0030ee2a
    106c:	eorle	r4, pc, r5, lsl #12
    1070:			; <UNDEFINED> instruction: 0x46204937
    1074:			; <UNDEFINED> instruction: 0xf7ff4479
    1078:	adcmi	lr, r8, #160, 28	; 0xa00
    107c:	ldmdbmi	r5!, {r0, r2, r6, ip, lr, pc}
    1080:	strtmi	r2, [r0], -r2, lsl #4
    1084:			; <UNDEFINED> instruction: 0xf7ff4479
    1088:	stmdacs	r0, {r1, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    108c:	stccs	15, cr11, [r6, #-32]	; 0xffffffe0
    1090:	stccs	0, cr13, [r3, #-268]	; 0xfffffef4
    1094:	svccs	0x0027d017
    1098:	bge	754fc <progname@@Base+0x624d0>
    109c:	stmdage	r2, {r8, sp}
    10a0:	strls	r3, [r2], #-1025	; 0xfffffbff
    10a4:	stc2l	0, cr15, [ip], #-0
    10a8:	andls	r9, r0, r1, lsl #22
    10ac:	blls	af660 <progname@@Base+0x9c634>
    10b0:	bcs	9df120 <progname@@Base+0x9cc0f4>
    10b4:	ldmdavc	fp, {r0, r3, r8, ip, lr, pc}^
    10b8:	bls	ef5ac <progname@@Base+0xdc580>
    10bc:	addsmi	r6, sl, #3342336	; 0x330000
    10c0:	andlt	sp, r5, fp, lsr r1
    10c4:	svccs	0x0027bdf0
    10c8:			; <UNDEFINED> instruction: 0xf04fd019
    10cc:	udf	#17167	; 0x430f
    10d0:	strtmi	r4, [r0], -r1, lsr #18
    10d4:			; <UNDEFINED> instruction: 0xf7ff4479
    10d8:	adcmi	lr, r8, #112, 28	; 0x700
    10dc:	ldmdbmi	pc, {r3, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    10e0:	strbtmi	r4, [sl], -r0, lsr #12
    10e4:			; <UNDEFINED> instruction: 0xf7ff4479
    10e8:	stmdals	r0, {r1, r9, sl, fp, sp, lr, pc}
    10ec:	ldmdbmi	ip, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    10f0:	strbtmi	r4, [sl], -r8, lsr #12
    10f4:			; <UNDEFINED> instruction: 0xf7ff4479
    10f8:	stmdals	r0, {r1, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    10fc:	stmiavc	r3!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1100:	svclt	0x00082b27
    1104:	bicle	r7, r8, r0, ror #16
    1108:	ldmdbmi	r6, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    110c:	strbtmi	r4, [sl], -r0, lsr #12
    1110:			; <UNDEFINED> instruction: 0xf7ff4479
    1114:	stmdals	r0, {r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    1118:	stcne	7, cr14, [r5], #828	; 0x33c
    111c:			; <UNDEFINED> instruction: 0x46284912
    1120:			; <UNDEFINED> instruction: 0xf7ff4479
    1124:	stmdacs	r4, {r1, r3, r6, r9, sl, fp, sp, lr, pc}
    1128:	ldmdbmi	r0, {r0, r2, r4, r5, r7, r8, ip, lr, pc}
    112c:	strbtmi	r4, [sl], -r8, lsr #12
    1130:			; <UNDEFINED> instruction: 0xf7ff4479
    1134:	stmdals	r0, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    1138:			; <UNDEFINED> instruction: 0xf7ffe7bf
    113c:	svclt	0x0000ed54
    1140:	andeq	r1, r1, lr, asr #29
    1144:	andeq	r0, r0, r4, ror #1
    1148:	andeq	r1, r0, lr, lsl r3
    114c:	andeq	r1, r0, r0, lsl r3
    1150:	andeq	r1, r0, r8, lsl r3
    1154:	andeq	r1, r0, r8, lsl r3
    1158:	andeq	r1, r0, r8, lsr #5
    115c:	andeq	r1, r0, r4, lsr #5
    1160:	andeq	r1, r0, r4, lsl #5
    1164:	andeq	r1, r0, r8, lsl #5
    1168:	andeq	r1, r0, r0, asr #4
    116c:	andeq	r1, r0, r8, asr #4
    1170:	svcmi	0x00f0e92d
    1174:	cfstr32pl	mvfx15, [r4, #692]!	; 0x2b4
    1178:			; <UNDEFINED> instruction: 0xb0854fba
    117c:			; <UNDEFINED> instruction: 0x460d4bba
    1180:	andls	r4, r4, pc, ror r4
    1184:			; <UNDEFINED> instruction: 0xf50dac24
    1188:	ldmpl	fp!, {r2, r5, r7, ip, lr}^
    118c:	addspl	pc, r4, #54525952	; 0x3400000
    1190:	cfldr32pl	mvfx15, [ip], {13}
    1194:			; <UNDEFINED> instruction: 0xf1a4300c
    1198:	andcc	r0, fp, #14680064	; 0xe00000
    119c:			; <UNDEFINED> instruction: 0xf10c4619
    11a0:	stmdavs	r9, {r0, r1, r3, sl, fp}
    11a4:	vst2.8	{d25-d28}, [pc], r3
    11a8:	andvs	r4, r1, r0, ror r3
    11ac:	svccc	0x0001f802
    11b0:	strbmi	r1, [r2, #-3161]!	; 0xfffff3a7
    11b4:	svccc	0x0002f826
    11b8:	mvnsle	fp, fp, lsl #5
    11bc:			; <UNDEFINED> instruction: 0xf0002d00
    11c0:			; <UNDEFINED> instruction: 0xf50d8082
    11c4:	bmi	fea5f25c <progname@@Base+0xfea4c230>
    11c8:	bleq	33d870 <progname@@Base+0x32a844>
    11cc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    11d0:	tsteq	r4, r2, lsl #2	; <UNPREDICTABLE>
    11d4:			; <UNDEFINED> instruction: 0xf000465b
    11d8:	strmi	pc, [r2], pc, ror #30
    11dc:			; <UNDEFINED> instruction: 0xf0402800
    11e0:	mcrge	1, 0, r8, cr10, cr6, {0}
    11e4:	stmdbeq	r4, {r3, r5, r7, r8, ip, sp, lr, pc}
    11e8:	ldrtmi	r2, [r2], -r3
    11ec:			; <UNDEFINED> instruction: 0xf7ff4649
    11f0:	strmi	lr, [r5], -ip, lsl #26
    11f4:			; <UNDEFINED> instruction: 0xf0402800
    11f8:	blmi	fe7615d8 <progname@@Base+0xfe74e5ac>
    11fc:	ldrbtmi	r6, [fp], #-2802	; 0xfffff50e
    1200:	svcvc	0x0080f5b2
    1204:	rsbsle	r6, r5, fp, lsl r8
    1208:	svcvc	0x0000f5b2
    120c:	addshi	pc, ip, r0
    1210:			; <UNDEFINED> instruction: 0xf0402b00
    1214:	movwcs	r8, #189	; 0xbd
    1218:	subsge	pc, r8, #14614528	; 0xdf0000
    121c:	ldrmi	r9, [lr], -r9, lsl #6
    1220:			; <UNDEFINED> instruction: 0xf50d9307
    1224:	blmi	fe51649c <progname@@Base+0xfe503470>
    1228:			; <UNDEFINED> instruction: 0xf858340c
    122c:	ldrbtmi	r9, [sl], #3084	; 0xc0c
    1230:	movwls	r4, #21627	; 0x547b
    1234:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
    1238:	strbmi	r9, [sl], -r8, lsl #6
    123c:			; <UNDEFINED> instruction: 0x462021ff
    1240:	ldc	7, cr15, [r8], #1020	; 0x3fc
    1244:	eorsle	r2, r6, r0, lsl #16
    1248:	ldmdblt	r6!, {r0, r8, sl, ip, sp}
    124c:	strtmi	r9, [r0], -r5, lsl #18
    1250:	ldc	7, cr15, [r2], {255}	; 0xff
    1254:	svclt	0x00181c06
    1258:	ldrbmi	r2, [r1], -r1, lsl #12
    125c:			; <UNDEFINED> instruction: 0xf7ff4620
    1260:	stmdacs	r0, {r2, r5, r6, r8, sl, fp, sp, lr, pc}
    1264:	stmdavc	r2, {r0, r3, r5, r6, r7, ip, lr, pc}
    1268:	bcs	8e5278 <progname@@Base+0x8d224c>
    126c:	stmdbls	r8, {r0, r2, r5, r6, r7, ip, lr, pc}
    1270:			; <UNDEFINED> instruction: 0xf7ff2000
    1274:	andls	lr, r6, sl, asr sp
    1278:	sbcsle	r2, lr, r0, lsl #16
    127c:	ldrmi	r9, [r8], -r2, lsl #22
    1280:	mrc2	7, 6, pc, cr4, cr15, {7}
    1284:	andls	r9, r2, r6, lsl #20
    1288:			; <UNDEFINED> instruction: 0xf7ff4610
    128c:	blls	c0dd0 <progname@@Base+0xadda4>
    1290:	svclt	0x00982bff
    1294:	svccc	0x0080f5b0
    1298:	blls	1f6038 <progname@@Base+0x1e300c>
    129c:	teqle	ip, r0, lsl #22
    12a0:	mvnscs	r4, sl, asr #12
    12a4:			; <UNDEFINED> instruction: 0xf04f4620
    12a8:	strls	r3, [r9, #-1023]	; 0xfffffc01
    12ac:			; <UNDEFINED> instruction: 0xf7ff9307
    12b0:	stmdacs	r0, {r1, r7, sl, fp, sp, lr, pc}
    12b4:	blls	1f59dc <progname@@Base+0x1e29b0>
    12b8:			; <UNDEFINED> instruction: 0xf0402b00
    12bc:			; <UNDEFINED> instruction: 0x465880ba
    12c0:	cdp2	0, 14, cr15, cr6, cr0, {0}
    12c4:			; <UNDEFINED> instruction: 0xf50dbb6e
    12c8:	strcc	r5, [ip], #-1172	; 0xfffffb6c
    12cc:	stmdals	r4, {r0, r5, r9, sl, lr}
    12d0:	blx	fecbd2da <progname@@Base+0xfecaa2ae>
    12d4:			; <UNDEFINED> instruction: 0xf0402800
    12d8:			; <UNDEFINED> instruction: 0xf50d8081
    12dc:	movwcc	r5, #50084	; 0xc3a4
    12e0:	blls	db350 <progname@@Base+0xc8324>
    12e4:	addsmi	r6, sl, #1769472	; 0x1b0000
    12e8:			; <UNDEFINED> instruction: 0xf50dd17b
    12ec:	andlt	r5, r5, r4, lsr #27
    12f0:	svchi	0x00f0e8bd
    12f4:			; <UNDEFINED> instruction: 0xf50db9eb
    12f8:			; <UNDEFINED> instruction: 0xf8585494
    12fc:	strcc	r3, [ip], #-3084	; 0xfffff3f4
    1300:	vst1.8	{d18-d21}, [pc], r1
    1304:	strtmi	r7, [r0], -r0, lsl #3
    1308:	ldc	7, cr15, [ip], {255}	; 0xff
    130c:			; <UNDEFINED> instruction: 0xf0402801
    1310:	ldrbmi	r8, [r8], -r4, lsr #1
    1314:	cdp2	0, 11, cr15, cr12, cr0, {0}
    1318:			; <UNDEFINED> instruction: 0xf04fe7d8
    131c:	movwls	r3, #29695	; 0x73ff
    1320:	stcge	7, cr14, [r1], #-556	; 0xfffffdd4
    1324:	stmdals	r4, {r0, r5, r9, sl, lr}
    1328:	blx	feabd332 <progname@@Base+0xfeaaa306>
    132c:	sbcsle	r2, r4, r0, lsl #16
    1330:	ldmdbmi	r3, {r2, r4, r6, sp, lr, pc}^
    1334:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1338:	mcrr	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    133c:	strmi	r4, [r1], -sl, asr #12
    1340:			; <UNDEFINED> instruction: 0xf7ff2001
    1344:			; <UNDEFINED> instruction: 0xe7d6ecda
    1348:			; <UNDEFINED> instruction: 0x3c0cbb6b
    134c:	stccc	8, cr15, [ip], {88}	; 0x58
    1350:	vst1.8	{d18-d21}, [pc], r1
    1354:	strtmi	r7, [r0], -r0, lsl #2
    1358:	ldcl	7, cr15, [r4], #-1020	; 0xfffffc04
    135c:			; <UNDEFINED> instruction: 0xd12d2801
    1360:			; <UNDEFINED> instruction: 0xf0004658
    1364:	bfi	pc, r5, #29, #1	; <UNPREDICTABLE>
    1368:	adcpl	pc, r4, #54525952	; 0x3400000
    136c:			; <UNDEFINED> instruction: 0xf10228ff
    1370:	bl	81bb8 <progname@@Base+0x6eb8c>
    1374:	svclt	0x00c80243
    1378:			; <UNDEFINED> instruction: 0xf5a22601
    137c:			; <UNDEFINED> instruction: 0xf82252a0
    1380:			; <UNDEFINED> instruction: 0xf73f0c0c
    1384:			; <UNDEFINED> instruction: 0xf50daf5a
    1388:	andcc	r5, ip, #148, 4	; 0x40000009
    138c:	smmls	r4, r0, r4, r5
    1390:	andcs	r4, r5, #60, 18	; 0xf0000
    1394:			; <UNDEFINED> instruction: 0xf7ff4479
    1398:			; <UNDEFINED> instruction: 0x464aec1a
    139c:	andcs	r4, r1, r1, lsl #12
    13a0:	stc	7, cr15, [sl], #1020	; 0x3fc
    13a4:	ldmdbmi	r8!, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    13a8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    13ac:	stc	7, cr15, [lr], {255}	; 0xff
    13b0:	strmi	r4, [r1], -sl, asr #12
    13b4:			; <UNDEFINED> instruction: 0xf7ff2001
    13b8:	strb	lr, [r6, r0, lsr #25]
    13bc:	andcs	r4, r5, #835584	; 0xcc000
    13c0:	ldrbtmi	r4, [r9], #-2867	; 0xfffff4cd
    13c4:	strdcs	r5, [r0], -fp
    13c8:			; <UNDEFINED> instruction: 0xf7ff681c
    13cc:			; <UNDEFINED> instruction: 0xf1a8ec00
    13d0:	tstcs	r1, r4, lsl #6
    13d4:	strtmi	r4, [r0], -r2, lsl #12
    13d8:	ldc	7, cr15, [r4], {255}	; 0xff
    13dc:			; <UNDEFINED> instruction: 0xf7ff2001
    13e0:			; <UNDEFINED> instruction: 0xf7ffec68
    13e4:	strbmi	lr, [r8], -r0, lsl #24
    13e8:	stc	7, cr15, [r8], {255}	; 0xff
    13ec:	stmdbmi	r9!, {r3, r5, r8, r9, fp, lr}
    13f0:	ldrbmi	r2, [r0], -r5, lsl #4
    13f4:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    13f8:			; <UNDEFINED> instruction: 0xf7ff681c
    13fc:	smlattcs	r1, r8, fp, lr
    1400:	strtmi	r4, [r0], -r2, lsl #12
    1404:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1408:			; <UNDEFINED> instruction: 0xf7ff2001
    140c:	blmi	83c55c <progname@@Base+0x829530>
    1410:	stmdbmi	r1!, {r0, r2, r9, sp}
    1414:	ldmpl	fp!, {sp}^
    1418:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    141c:	bl	ff5bf420 <progname@@Base+0xff5ac3f4>
    1420:	tstcs	r1, fp, lsr #12
    1424:	strtmi	r4, [r0], -r2, lsl #12
    1428:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    142c:			; <UNDEFINED> instruction: 0xf7ff2001
    1430:	blmi	5fc538 <progname@@Base+0x5e950c>
    1434:	ldmdbmi	r9, {r0, r2, r9, sp}
    1438:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    143c:			; <UNDEFINED> instruction: 0xf7ff681c
    1440:	blls	27c360 <progname@@Base+0x269334>
    1444:	movwls	r2, #257	; 0x101
    1448:	movweq	pc, #16808	; 0x41a8	; <UNPREDICTABLE>
    144c:	strtmi	r4, [r0], -r2, lsl #12
    1450:	mrrc	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
    1454:			; <UNDEFINED> instruction: 0xf7ff2001
    1458:	ldmdbmi	r1, {r2, r3, r5, sl, fp, sp, lr, pc}
    145c:	blmi	309c78 <progname@@Base+0x2f6c4c>
    1460:			; <UNDEFINED> instruction: 0xe7af4479
    1464:	andeq	r1, r1, r0, lsl #27
    1468:	andeq	r0, r0, r4, ror #1
    146c:	strdeq	r1, [r1], -r6
    1470:	andeq	r1, r1, r2, lsr #28
    1474:	andeq	r1, r0, r6, ror #4
    1478:	andeq	r1, r0, ip, ror #2
    147c:	andeq	r1, r0, r2, ror #4
    1480:	andeq	r1, r0, r6, lsr #1
    1484:	ldrdeq	r1, [r0], -r4
    1488:	andeq	r1, r0, lr, lsl #1
    148c:	andeq	r1, r0, r2, asr r0
    1490:	andeq	r0, r0, r8, ror #1
    1494:	andeq	r0, r0, lr, asr #31
    1498:	andeq	r0, r0, r8, lsl #31
    149c:	andeq	r1, r0, r6, rrx
    14a0:			; <UNDEFINED> instruction: 0x00000fb4
    14a4:	ldrbmi	lr, [r0, sp, lsr #18]!
    14a8:	stclmi	6, cr4, [r1, #-60]	; 0xffffffc4
    14ac:	cfstr64vc	mvdx15, [r2, #-692]	; 0xfffffd4c
    14b0:	strmi	r4, [r2], r0, asr #22
    14b4:	stmdbmi	r0, {r0, r2, r3, r4, r5, r6, sl, lr}^
    14b8:	stmiapl	lr!, {r3, r4, r5, r9, sl, lr}^
    14bc:	ldmdavs	r3!, {r0, r3, r4, r5, r6, sl, lr}
    14c0:			; <UNDEFINED> instruction: 0xf7ff93c1
    14c4:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    14c8:			; <UNDEFINED> instruction: 0xf50dd066
    14cc:	strmi	r7, [r4], -r1, lsl #16
    14d0:			; <UNDEFINED> instruction: 0xf10d4650
    14d4:	strbmi	r0, [r1], -r4, lsl #18
    14d8:	blx	fe73d4e0 <progname@@Base+0xfe72a4b4>
    14dc:			; <UNDEFINED> instruction: 0x4649bbb8
    14e0:			; <UNDEFINED> instruction: 0xf0004650
    14e4:			; <UNDEFINED> instruction: 0xf10dfabb
    14e8:	vhsub.s8	d0, d13, d2
    14ec:	biclt	r2, r8, r2, lsl #2
    14f0:	strtmi	r4, [r3], -r0, asr #12
    14f4:	vst1.8	{d18-d21}, [pc], r1
    14f8:			; <UNDEFINED> instruction: 0xf7ff7180
    14fc:	stmdacs	r1, {r2, r3, r7, r8, r9, fp, sp, lr, pc}
    1500:			; <UNDEFINED> instruction: 0x4620d150
    1504:	stc	7, cr15, [sl], {255}	; 0xff
    1508:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    150c:	bllt	feadb580 <progname@@Base+0xfeac8554>
    1510:	ldmdavs	r3!, {r0, r6, r7, r9, fp, ip, pc}
    1514:	teqle	sp, sl	; <illegal shifter operand>
    1518:	cfstr64vc	mvdx15, [r2, #-52]	; 0xffffffcc
    151c:			; <UNDEFINED> instruction: 0x87f0e8bd
    1520:	rscle	r4, r5, sl, lsl #5
    1524:	svccc	0x0002f832
    1528:	mvnseq	pc, #35	; 0x23
    152c:	svcmi	0x0070f5b3
    1530:			; <UNDEFINED> instruction: 0x4648d0f6
    1534:	andcs	r4, r1, #36700160	; 0x2300000
    1538:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    153c:	bl	1abf540 <progname@@Base+0x1aac514>
    1540:	sbcsle	r2, lr, r1, lsl #16
    1544:	andcs	r4, r5, #491520	; 0x78000
    1548:	ldrbtmi	r4, [r9], #-2846	; 0xfffff4e2
    154c:	ldrbmi	lr, [r0], -r9
    1550:			; <UNDEFINED> instruction: 0xf0004649
    1554:	stmdacs	r0, {r0, r1, r7, r9, fp, ip, sp, lr, pc}
    1558:	ldmdbmi	fp, {r0, r1, r3, r5, r6, r7, ip, lr, pc}
    155c:	blmi	649d78 <progname@@Base+0x636d4c>
    1560:	stmiapl	fp!, {r0, r3, r4, r5, r6, sl, lr}^
    1564:	ldmdavs	ip, {sp}
    1568:	bl	c3f56c <progname@@Base+0xc2c540>
    156c:	strmi	r2, [r2], -r1, lsl #2
    1570:			; <UNDEFINED> instruction: 0xf7ff4620
    1574:	andcs	lr, r1, r8, asr #23
    1578:	bl	fe6bf57c <progname@@Base+0xfe6ac550>
    157c:	andcs	r4, r5, #311296	; 0x4c000
    1580:	ldrbtmi	r2, [r9], #-0
    1584:	bl	8bf588 <progname@@Base+0x8ac55c>
    1588:			; <UNDEFINED> instruction: 0x4601463a
    158c:			; <UNDEFINED> instruction: 0xf7ff2001
    1590:			; <UNDEFINED> instruction: 0xe7bdebb4
    1594:	bl	9bf598 <progname@@Base+0x9ac56c>
    1598:			; <UNDEFINED> instruction: 0xf7ff4638
    159c:	andcs	lr, r1, r0, lsr fp
    15a0:	bl	fe1bf5a4 <progname@@Base+0xfe1ac578>
    15a4:	andcs	r4, r5, #163840	; 0x28000
    15a8:	ldrbtmi	r4, [r9], #-2822	; 0xfffff4fa
    15ac:	svclt	0x0000e7d9
    15b0:	andeq	r1, r1, ip, asr #20
    15b4:	andeq	r0, r0, r4, ror #1
    15b8:	andeq	r1, r0, r4, lsl r0
    15bc:	andeq	r1, r1, r6, lsl fp
    15c0:	andeq	r0, r0, r6, lsr #31
    15c4:	andeq	r0, r0, r8, ror #1
    15c8:	andeq	r0, r0, r4, ror pc
    15cc:	andeq	r0, r0, sl, lsl #31
    15d0:	andeq	r0, r0, r6, asr #30
    15d4:	tstcs	r2, r0, lsl r5
    15d8:			; <UNDEFINED> instruction: 0xf7ff4604
    15dc:	stmdacs	r0, {r2, r5, r6, r8, r9, fp, sp, lr, pc}
    15e0:	vldrlt	d13, [r0, #-0]
    15e4:	strtmi	r2, [r0], -r1, lsl #2
    15e8:	bl	173f5ec <progname@@Base+0x172c5c0>
    15ec:	ble	ffe0b5f4 <progname@@Base+0xffdf85c8>
    15f0:	tstcs	r0, r0, lsr #12
    15f4:	bl	15bf5f8 <progname@@Base+0x15ac5cc>
    15f8:	rscvc	lr, r0, r0, asr #20
    15fc:	svclt	0x0000bd10
    1600:	tstcs	r0, r4, lsl fp
    1604:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    1608:	addlt	fp, r3, r0, lsr r5
    160c:			; <UNDEFINED> instruction: 0x4605589c
    1610:	andne	pc, r3, sp, lsl #17
    1614:	movwls	r6, #6179	; 0x1823
    1618:	bl	feabf61c <progname@@Base+0xfeaac5f0>
    161c:	andcs	fp, r0, r0, lsr r9
    1620:	stmdavs	r3!, {r0, r9, fp, ip, pc}
    1624:			; <UNDEFINED> instruction: 0xd112429a
    1628:	ldclt	0, cr11, [r0, #-12]!
    162c:			; <UNDEFINED> instruction: 0xf10d4628
    1630:			; <UNDEFINED> instruction: 0xf6440203
    1634:			; <UNDEFINED> instruction: 0xf7ff3133
    1638:	stmdacs	r0, {r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
    163c:			; <UNDEFINED> instruction: 0xf89dd1ef
    1640:	stmdacc	r1, {r0, r1}
    1644:	svclt	0x008c2801
    1648:	andcs	r2, r1, r0
    164c:			; <UNDEFINED> instruction: 0xf7ffe7e8
    1650:	svclt	0x0000eaca
    1654:	strdeq	r1, [r1], -sl
    1658:	andeq	r0, r0, r4, ror #1
    165c:	mcrmi	5, 1, fp, cr9, cr0, {3}
    1660:	hvclt	33870	; 0x844e
    1664:			; <UNDEFINED> instruction: 0xf7ff4605
    1668:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
    166c:			; <UNDEFINED> instruction: 0xf7ffdb38
    1670:	orrslt	pc, r0, #796	; 0x31c
    1674:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1678:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
    167c:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
    1680:	and	r3, r2, r4, lsl #10
    1684:	bleq	13f7e0 <progname@@Base+0x12c7b4>
    1688:			; <UNDEFINED> instruction: 0xf7ffb170
    168c:	cdpne	15, 0, cr15, cr4, cr3, {5}
    1690:			; <UNDEFINED> instruction: 0xf7ffdbf8
    1694:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1698:	strtmi	sp, [r0], -ip, ror #3
    169c:	bl	1ebf6a0 <progname@@Base+0x1eac674>
    16a0:	bleq	13f7fc <progname@@Base+0x12c7d0>
    16a4:	mvnsle	r2, r0, lsl #16
    16a8:	strtmi	r4, [r0], -r4, lsl #12
    16ac:			; <UNDEFINED> instruction: 0xffa8f7ff
    16b0:	bicsle	r2, pc, r0, lsl #16
    16b4:	cfstrscs	mvf3, [r3], {1}
    16b8:	blmi	575e9c <progname@@Base+0x562e70>
    16bc:	ldmdbmi	r5, {r0, r2, r9, sp}
    16c0:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    16c4:			; <UNDEFINED> instruction: 0xf7ff681c
    16c8:	smlabbcs	r1, r2, sl, lr
    16cc:	strtmi	r4, [r0], -r2, lsl #12
    16d0:	bl	63f6d4 <progname@@Base+0x62c6a8>
    16d4:			; <UNDEFINED> instruction: 0xf7ff2001
    16d8:	strtmi	lr, [r0], -ip, ror #21
    16dc:	bl	16bf6e0 <progname@@Base+0x16ac6b4>
    16e0:	andcs	r4, r5, #11264	; 0x2c00
    16e4:	andcs	r4, r0, ip, lsl #18
    16e8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    16ec:			; <UNDEFINED> instruction: 0xf7ff681c
    16f0:	strtmi	lr, [fp], -lr, ror #20
    16f4:	strmi	r2, [r2], -r1, lsl #2
    16f8:			; <UNDEFINED> instruction: 0xf7ff4620
    16fc:	andcs	lr, r1, r4, lsl #22
    1700:	b	ff5bf704 <progname@@Base+0xff5ac6d8>
    1704:	andeq	r1, r1, r0, lsr #17
    1708:	andeq	r1, r1, r8, ror #14
    170c:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    1710:	andeq	r0, r0, r8, ror #1
    1714:	andeq	r0, r0, r2, ror pc
    1718:	andeq	r0, r0, r6, lsr pc
    171c:	svcmi	0x00f0e92d
    1720:			; <UNDEFINED> instruction: 0xf8dfb089
    1724:	mvfgesp	f0, #0.0
    1728:			; <UNDEFINED> instruction: 0xf10d4a49
    172c:	stmdbmi	r9, {r2, r3, r9, fp}^
    1730:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
    1734:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
    1738:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    173c:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    1740:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
    1744:	ldrdmi	pc, [r0], -r9
    1748:	movwgt	r3, #13572	; 0x3504
    174c:	andsvc	r4, sl, r3, asr #16
    1750:	strls	r2, [r7], #-768	; 0xfffffd00
    1754:			; <UNDEFINED> instruction: 0xf8ad4478
    1758:	and	r3, r2, r9, lsl r0
    175c:	bleq	13f8b8 <progname@@Base+0x12c88c>
    1760:			; <UNDEFINED> instruction: 0xf7ffb1f8
    1764:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
    1768:			; <UNDEFINED> instruction: 0xf7ffdbf8
    176c:	orrlt	pc, r8, r9, asr #30
    1770:			; <UNDEFINED> instruction: 0xf6444652
    1774:	strtmi	r3, [r0], -r4, asr #2
    1778:	b	14bf77c <progname@@Base+0x14ac750>
    177c:	blle	24b784 <progname@@Base+0x238758>
    1780:	blcs	e8394 <progname@@Base+0xd5368>
    1784:	blcs	758d0 <progname@@Base+0x628a4>
    1788:			; <UNDEFINED> instruction: 0xf1b7bf08
    178c:	svclt	0x00083fff
    1790:	rscle	r4, r3, r7, lsr #12
    1794:			; <UNDEFINED> instruction: 0xf7ff4620
    1798:			; <UNDEFINED> instruction: 0xf855eafe
    179c:	stmdacs	r0, {r2, r8, r9, fp}
    17a0:			; <UNDEFINED> instruction: 0xf8dfd1df
    17a4:			; <UNDEFINED> instruction: 0xf10db0bc
    17a8:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
    17ac:	strd	r4, [r2], -fp
    17b0:	cfstr32cs	mvfx3, [sp, #-4]
    17b4:	movwcs	sp, #12327	; 0x3027
    17b8:	ldrmi	r2, [r9], -r1, lsl #4
    17bc:	strlt	lr, [r0, #-2509]	; 0xfffff633
    17c0:			; <UNDEFINED> instruction: 0xf7ff4650
    17c4:			; <UNDEFINED> instruction: 0x4630eaf4
    17c8:			; <UNDEFINED> instruction: 0xff04f7ff
    17cc:	blle	ffbc8fe4 <progname@@Base+0xffbb5fb8>
    17d0:			; <UNDEFINED> instruction: 0xff16f7ff
    17d4:	bge	eddfc <progname@@Base+0xdadd0>
    17d8:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
    17dc:			; <UNDEFINED> instruction: 0xf7ff4620
    17e0:	stmdacs	r0, {r5, r9, fp, sp, lr, pc}
    17e4:	blls	f8410 <progname@@Base+0xe53e4>
    17e8:	andsle	r2, lr, r3, lsl #22
    17ec:	svclt	0x00082b01
    17f0:	svccc	0x00fff1b7
    17f4:	strtmi	fp, [r7], -r8, lsl #30
    17f8:			; <UNDEFINED> instruction: 0x4620d0da
    17fc:			; <UNDEFINED> instruction: 0xf7ff3501
    1800:	vstrcs	s28, [sp, #-808]	; 0xfffffcd8
    1804:	blmi	5f5f68 <progname@@Base+0x5e2f3c>
    1808:	ldmdbmi	r7, {r0, r2, r9, sp}
    180c:			; <UNDEFINED> instruction: 0xf8582000
    1810:	ldrbtmi	r3, [r9], #-3
    1814:			; <UNDEFINED> instruction: 0xf7ff681c
    1818:	ldrdcs	lr, [r1, -sl]
    181c:	strtmi	r4, [r0], -r2, lsl #12
    1820:	b	1c3f824 <progname@@Base+0x1c2c7f8>
    1824:			; <UNDEFINED> instruction: 0xf7ff2001
    1828:			; <UNDEFINED> instruction: 0x1c7bea44
    182c:	bls	1f5c54 <progname@@Base+0x1e2c28>
    1830:			; <UNDEFINED> instruction: 0xf8d94620
    1834:	addsmi	r3, sl, #0
    1838:	andlt	sp, r9, r6, lsl #2
    183c:	svchi	0x00f0e8bd
    1840:			; <UNDEFINED> instruction: 0xf7ff4638
    1844:	ldrb	lr, [r2, r8, lsr #21]!
    1848:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    184c:	ldrdeq	r1, [r1], -r0
    1850:	ldrdeq	r0, [r0], -r2
    1854:	andeq	r0, r0, r4, ror #1
    1858:	andeq	r1, r1, r2, lsr #13
    185c:			; <UNDEFINED> instruction: 0x00000ebc
    1860:	andeq	r0, r0, ip, ror #23
    1864:	andeq	r0, r0, r8, ror #1
    1868:	andeq	r0, r0, r2, lsr #28
    186c:	tstcs	r1, lr, lsl #8
    1870:	ldrblt	r4, [r0, #2844]!	; 0xb1c
    1874:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
    1878:	bge	26da90 <progname@@Base+0x25aa64>
    187c:			; <UNDEFINED> instruction: 0x46064c1b
    1880:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
    1884:	blvc	13f9d4 <progname@@Base+0x12c9a8>
    1888:	ldrdgt	pc, [r0], -r5
    188c:	bmi	66609c <progname@@Base+0x653070>
    1890:	andgt	pc, ip, sp, asr #17
    1894:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
    1898:	ldmdapl	ip, {r0, sl, ip, pc}
    189c:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
    18a0:			; <UNDEFINED> instruction: 0xf7ff681b
    18a4:			; <UNDEFINED> instruction: 0x463aea30
    18a8:	tstcs	r1, r0, lsr #16
    18ac:			; <UNDEFINED> instruction: 0xf7ff9b02
    18b0:	vmlscs.f16	s28, s1, s17	; <UNPREDICTABLE>
    18b4:	ldrtmi	sp, [r0], -sl, lsl #26
    18b8:			; <UNDEFINED> instruction: 0xf7ff6824
    18bc:	bmi	3bc034 <progname@@Base+0x3a9008>
    18c0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    18c4:	strtmi	r4, [r0], -r3, lsl #12
    18c8:	b	73f8cc <progname@@Base+0x72c8a0>
    18cc:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
    18d0:			; <UNDEFINED> instruction: 0xd104429a
    18d4:	pop	{r2, ip, sp, pc}
    18d8:	strdlt	r4, [r3], -r0
    18dc:			; <UNDEFINED> instruction: 0xf7ff4770
    18e0:	svclt	0x0000e982
    18e4:	andeq	r1, r1, ip, lsl #13
    18e8:	andeq	r0, r0, r4, ror #1
    18ec:	andeq	r0, r0, r0, ror #1
    18f0:	andeq	r0, r0, r8, ror #1
    18f4:	andeq	r0, r0, lr, lsl #28
    18f8:	andeq	r0, r0, sl, ror #27
    18fc:	strmi	fp, [r6], -ip, lsl #8
    1900:			; <UNDEFINED> instruction: 0x460d4b19
    1904:	addlt	fp, r4, r0, lsl #11
    1908:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    190c:	ldfeqd	f7, [r8], {13}
    1910:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
    1914:	ldmpl	sl, {r0, r8, sp}
    1918:	blvc	13fa90 <progname@@Base+0x12ca64>
    191c:	andgt	pc, r8, sp, asr #17
    1920:	ldrdgt	pc, [r0], -r2
    1924:			; <UNDEFINED> instruction: 0xf8cd4a14
    1928:	ldrbtmi	ip, [sl], #-12
    192c:	strls	r5, [r1], #-2332	; 0xfffff6e4
    1930:	blls	579a8 <progname@@Base+0x4497c>
    1934:	ldmdavs	fp, {r5, fp, sp, lr}
    1938:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    193c:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
    1940:	blls	89d4c <progname@@Base+0x76d20>
    1944:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1948:	stcle	13, cr2, [sl, #-0]
    194c:	stmdavs	r4!, {r3, r5, r9, sl, lr}
    1950:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1954:	tstcs	r1, r9, lsl #20
    1958:			; <UNDEFINED> instruction: 0x4603447a
    195c:			; <UNDEFINED> instruction: 0xf7ff4620
    1960:			; <UNDEFINED> instruction: 0x4630e9d2
    1964:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1968:	strdeq	r1, [r1], -r6
    196c:	andeq	r0, r0, r4, ror #1
    1970:	andeq	r0, r0, r0, ror #1
    1974:	andeq	r0, r0, r8, ror #1
    1978:	andeq	r0, r0, sl, ror sp
    197c:	andeq	r0, r0, r4, asr sp
    1980:	ldrdgt	pc, [r0], -r0
    1984:			; <UNDEFINED> instruction: 0x4607b4f0
    1988:			; <UNDEFINED> instruction: 0xf8144664
    198c:	strteq	r5, [fp], -r1, lsl #22
    1990:	orrcs	sp, r0, #222298112	; 0xd400000
    1994:	subsne	r2, fp, r0, lsl #12
    1998:	b	4c8b70 <progname@@Base+0x4b5b44>
    199c:	strtmi	r0, [r6], -r5
    19a0:	stmdbcs	r0, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    19a4:	addmi	fp, ip, #24, 30	; 0x60
    19a8:	stccs	12, cr13, [r1], {45}	; 0x2d
    19ac:			; <UNDEFINED> instruction: 0xf89cd022
    19b0:	blcc	459bc <progname@@Base+0x32990>
    19b4:			; <UNDEFINED> instruction: 0xf10c402b
    19b8:			; <UNDEFINED> instruction: 0xf0010502
    19bc:	cdpcs	6, 8, cr0, cr0, cr0, {6}
    19c0:	strbtmi	sp, [r4], #-280	; 0xfffffee8
    19c4:	teqeq	pc, r1	; <UNPREDICTABLE>
    19c8:	b	1052464 <progname@@Base+0x103f438>
    19cc:	andle	r1, fp, r3, lsl #7
    19d0:	blne	7fa2c <progname@@Base+0x6ca00>
    19d4:	strbeq	pc, [r0], r1	; <UNPREDICTABLE>
    19d8:	smlabble	fp, r0, lr, r2
    19dc:			; <UNDEFINED> instruction: 0xf00142a5
    19e0:	b	1041ee4 <progname@@Base+0x102eeb8>
    19e4:	mvnsle	r1, r3, lsl #7
    19e8:	eorsvs	r4, ip, r8, lsl r6
    19ec:	andsvs	r2, r3, r0, lsl #6
    19f0:			; <UNDEFINED> instruction: 0x4770bcf0
    19f4:	mvnscc	pc, #79	; 0x4f
    19f8:	ldcllt	0, cr6, [r0], #76	; 0x4c
    19fc:	stmdbcs	r0, {r4, r5, r6, r8, r9, sl, lr}
    1a00:	strtmi	fp, [r8], -r8, lsr #31
    1a04:			; <UNDEFINED> instruction: 0xf06fdaf1
    1a08:	andcs	r0, r0, r1, lsl #6
    1a0c:	ldcllt	0, cr6, [r0], #76	; 0x4c
    1a10:	svclt	0x00004770
    1a14:	strmi	fp, [sl], -r8, lsl #10
    1a18:	cmpcc	r0, r4, asr #12	; <UNPREDICTABLE>
    1a1c:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a20:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    1a24:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1a28:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a2c:	rscscc	pc, pc, pc, asr #32
    1a30:	svclt	0x0000bd08
    1a34:	andeq	r0, r0, lr, lsl #25
    1a38:	strmi	fp, [sl], -r8, lsl #10
    1a3c:	cmpcc	r1, r4, asr #12	; <UNPREDICTABLE>
    1a40:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a44:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    1a48:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1a4c:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a50:	rscscc	pc, pc, pc, asr #32
    1a54:	svclt	0x0000bd08
    1a58:	andeq	r0, r0, r6, ror ip
    1a5c:	strmi	fp, [sl], -r8, lsl #10
    1a60:	msrcc	(UNDEF: 105), r4
    1a64:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a68:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    1a6c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1a70:	stmia	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a74:	rscscc	pc, pc, pc, asr #32
    1a78:	svclt	0x0000bd08
    1a7c:	andeq	r0, r0, lr, asr ip
    1a80:	strmi	fp, [sl], -r8, lsl #10
    1a84:	msrcc	(UNDEF: 106), r4
    1a88:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a8c:	vstrlt.16	s22, [r8, #-0]	; <UNPREDICTABLE>
    1a90:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    1a94:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a98:	rscscc	pc, pc, pc, asr #32
    1a9c:	svclt	0x0000bd08
    1aa0:	andeq	r0, r0, sl, asr #24
    1aa4:	mvnsmi	lr, #737280	; 0xb4000
    1aa8:	ldcmi	0, cr11, [r6, #-540]!	; 0xfffffde4
    1aac:	blmi	dacac0 <progname@@Base+0xd99a94>
    1ab0:	ldrbtmi	r4, [sp], #-1672	; 0xfffff978
    1ab4:			; <UNDEFINED> instruction: 0xf6444622
    1ab8:	strcs	r3, [r0, -r6, ror #2]
    1abc:	strmi	r5, [r1], lr, ror #17
    1ac0:	andvc	pc, ip, sp, lsr #17
    1ac4:	ldmdavs	r3!, {r2, r8, r9, sl, ip, pc}
    1ac8:			; <UNDEFINED> instruction: 0xf7ff9305
    1acc:	movtlt	lr, #34986	; 0x88aa
    1ad0:	stmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ad4:	blcs	31bae8 <progname@@Base+0x308abc>
    1ad8:			; <UNDEFINED> instruction: 0xf8bdd131
    1adc:	cmnlt	r7, #12
    1ae0:			; <UNDEFINED> instruction: 0xf7ff00b8
    1ae4:			; <UNDEFINED> instruction: 0x9004e8bc
    1ae8:	eorsle	r2, r6, r0, lsl #16
    1aec:	strtmi	r4, [r2], -r8, asr #12
    1af0:	msrcc	(UNDEF: 102), r4
    1af4:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1af8:			; <UNDEFINED> instruction: 0xf8bdbb40
    1afc:	adcsmi	r3, fp, #12
    1b00:	blmi	8b5b48 <progname@@Base+0x8a2b1c>
    1b04:	stmdbmi	r2!, {r0, r2, r9, sp}
    1b08:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1b0c:			; <UNDEFINED> instruction: 0xf7ff681d
    1b10:			; <UNDEFINED> instruction: 0xf8bde85e
    1b14:	ldrtmi	r2, [fp], -ip
    1b18:	andls	r2, r0, #1073741824	; 0x40000000
    1b1c:	strtmi	r4, [r8], -r2, lsl #12
    1b20:	ldm	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b24:	muleq	r3, r4, r8
    1b28:	stm	r8, {r8, r9, sp}
    1b2c:	bls	141b40 <progname@@Base+0x12eb14>
    1b30:	ldmdavs	r3!, {r3, r4, r9, sl, lr}
    1b34:			; <UNDEFINED> instruction: 0xd123429a
    1b38:	pop	{r0, r1, r2, ip, sp, pc}
    1b3c:	ldmdami	r5, {r4, r5, r6, r7, r8, r9, pc}
    1b40:			; <UNDEFINED> instruction: 0xf7ff4478
    1b44:			; <UNDEFINED> instruction: 0xf04fe85c
    1b48:	udf	#831	; 0x33f
    1b4c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    1b50:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b54:	mvnscc	pc, #79	; 0x4f
    1b58:	blmi	33bb04 <progname@@Base+0x328ad8>
    1b5c:	stmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
    1b60:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1b64:			; <UNDEFINED> instruction: 0xf7ff681c
    1b68:	blmi	37bc38 <progname@@Base+0x368c0c>
    1b6c:	stmiapl	fp!, {r0, r8, sp}^
    1b70:			; <UNDEFINED> instruction: 0x4602681b
    1b74:			; <UNDEFINED> instruction: 0xf7ff4620
    1b78:			; <UNDEFINED> instruction: 0xf04fe8c6
    1b7c:			; <UNDEFINED> instruction: 0xe7d633ff
    1b80:	ldmda	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b84:	andeq	r1, r1, lr, asr #8
    1b88:	andeq	r0, r0, r4, ror #1
    1b8c:	andeq	r0, r0, r8, ror #1
    1b90:	andeq	r0, r0, r2, lsl ip
    1b94:	andeq	r0, r0, ip, lsr #23
    1b98:	andeq	r0, r0, r2, asr #23
    1b9c:	muleq	r0, sl, fp
    1ba0:	andeq	r0, r0, r0, ror #1
    1ba4:	push	{r0, r1, r2, r5, r8, r9, fp, lr}
    1ba8:			; <UNDEFINED> instruction: 0x460541f0
    1bac:	ldrbtmi	r4, [fp], #-2086	; 0xfffff7da
    1bb0:	ldrmi	fp, [r6], -r4, lsl #1
    1bb4:	andhi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
    1bb8:	ldrdcc	pc, [r0], -r8
    1bbc:	stmdbcs	r0, {r0, r1, r8, r9, ip, pc}
    1bc0:	stmdavs	r8, {r3, r4, r5, ip, lr, pc}
    1bc4:	stmhi	fp, {r0, r8, r9, sl, fp, sp, pc}
    1bc8:	adcshi	r9, fp, r1
    1bcc:	movwlt	lr, #57363	; 0xe013
    1bd0:			; <UNDEFINED> instruction: 0xf6444632
    1bd4:	strtmi	r3, [r8], -r7, ror #2
    1bd8:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bdc:			; <UNDEFINED> instruction: 0xf7ffb1d0
    1be0:	stmdavs	r3, {r1, r3, r4, r5, r6, fp, sp, lr, pc}
    1be4:	tstle	lr, ip, lsl #22
    1be8:			; <UNDEFINED> instruction: 0x3008f8bd
    1bec:	ldmdale	sl, {r0, r1, r5, r6, r8, r9, fp, sp}
    1bf0:			; <UNDEFINED> instruction: 0xf8ad3301
    1bf4:	ldrtmi	r3, [sl], -r8
    1bf8:	msrcc	(UNDEF: 104), r4
    1bfc:			; <UNDEFINED> instruction: 0xf7ff4628
    1c00:			; <UNDEFINED> instruction: 0x4604e810
    1c04:	rscle	r2, r2, r0, lsl #16
    1c08:			; <UNDEFINED> instruction: 0xf04f4810
    1c0c:	ldrbtmi	r3, [r8], #-1279	; 0xfffffb01
    1c10:	svc	0x00f4f7fe
    1c14:	strtmi	r9, [r0], -r3, lsl #20
    1c18:	ldrdcc	pc, [r0], -r8
    1c1c:			; <UNDEFINED> instruction: 0xd10e429a
    1c20:	pop	{r2, ip, sp, pc}
    1c24:	stmdami	sl, {r4, r5, r6, r7, r8, pc}
    1c28:	ldrbtcc	pc, [pc], #79	; 1c30 <pclose@plt+0xe6c>	; <UNPREDICTABLE>
    1c2c:			; <UNDEFINED> instruction: 0xf7fe4478
    1c30:	strb	lr, [pc, r6, ror #31]!
    1c34:	tstls	r1, r1, lsl #30
    1c38:	andne	pc, r8, sp, lsr #17
    1c3c:			; <UNDEFINED> instruction: 0xf7fee7db
    1c40:	svclt	0x0000efd2
    1c44:	andeq	r1, r1, r2, asr r3
    1c48:	andeq	r0, r0, r4, ror #1
    1c4c:	andeq	r0, r0, r6, lsr fp
    1c50:	andeq	r0, r0, r8, lsr #22
    1c54:	mvnsmi	lr, sp, lsr #18
    1c58:			; <UNDEFINED> instruction: 0xf101b082
    1c5c:	strmi	r0, [sp], -r8, lsl #12
    1c60:			; <UNDEFINED> instruction: 0xf7ff4680
    1c64:	strmi	lr, [r4], -ip, lsr #16
    1c68:			; <UNDEFINED> instruction: 0xf7ff4630
    1c6c:	strtmi	lr, [r0], #-2088	; 0xfffff7d8
    1c70:			; <UNDEFINED> instruction: 0xf7fe3002
    1c74:	strdlt	lr, [r8, #244]!	; 0xf4
    1c78:			; <UNDEFINED> instruction: 0xf04f4b10
    1c7c:	strdcs	r3, [r1, -pc]
    1c80:	ldrbtmi	r9, [fp], #-1537	; 0xfffff9ff
    1c84:	andhi	pc, r0, sp, asr #17
    1c88:			; <UNDEFINED> instruction: 0xf7ff4607
    1c8c:	stmdbmi	ip, {r1, r3, r5, fp, sp, lr, pc}
    1c90:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1c94:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c98:	rsbvs	r2, fp, r1, lsl #6
    1c9c:	eorvs	r4, r8, r4, lsl #12
    1ca0:			; <UNDEFINED> instruction: 0xf7fe4638
    1ca4:	blx	fed3dab4 <progname@@Base+0xfed2aa88>
    1ca8:	stmdbeq	r0, {r2, r7, ip, sp, lr, pc}^
    1cac:	andlt	r4, r2, r0, asr #4
    1cb0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1cb4:	rscscc	pc, pc, pc, asr #32
    1cb8:	svclt	0x0000e7f9
    1cbc:	ldrdeq	r0, [r0], -lr
    1cc0:	ldrdeq	r0, [r0], -r6
    1cc4:	push	{r0, r1, r3, r5, r8, r9, fp, lr}
    1cc8:	ldrbtmi	r4, [fp], #-1008	; 0xfffffc10
    1ccc:	addslt	r4, r9, sl, lsr #24
    1cd0:	streq	pc, [r8, -r0, lsl #2]
    1cd4:	strbtmi	r4, [sl], -r0, lsl #13
    1cd8:			; <UNDEFINED> instruction: 0xf8532003
    1cdc:	ldrtmi	r9, [r9], -r4
    1ce0:	ldrdcc	pc, [r0], -r9
    1ce4:			; <UNDEFINED> instruction: 0xf7fe9317
    1ce8:	mulcc	r1, r0, pc	; <UNPREDICTABLE>
    1cec:	blls	135de8 <progname@@Base+0x122dbc>
    1cf0:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1cf4:	svcmi	0x0000f5b3
    1cf8:	tstcs	r4, r7, lsr r1
    1cfc:			; <UNDEFINED> instruction: 0xf7ff4638
    1d00:	andcc	lr, r1, r8, lsl #16
    1d04:			; <UNDEFINED> instruction: 0x212ed031
    1d08:			; <UNDEFINED> instruction: 0xf7ff4638
    1d0c:	strmi	lr, [r6], -r6, lsr #16
    1d10:	ldfmid	f3, [sl], {168}	; 0xa8
    1d14:	stmdavs	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    1d18:	strcc	fp, [r8], #-397	; 0xfffffe73
    1d1c:	strcc	lr, [r8], #-3
    1d20:	stcpl	8, cr15, [r4], {84}	; 0x54
    1d24:			; <UNDEFINED> instruction: 0xf854b15d
    1d28:	ldrtmi	r1, [r0], -r8, lsl #24
    1d2c:	svc	0x002af7fe
    1d30:	mvnsle	r2, r0, lsl #16
    1d34:	strtmi	r4, [r8], -r1, asr #12
    1d38:			; <UNDEFINED> instruction: 0xff8cf7ff
    1d3c:	ldmdbmi	r0, {r0, r2, r3, sp, lr, pc}
    1d40:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    1d44:	svc	0x002af7fe
    1d48:			; <UNDEFINED> instruction: 0xf8c82200
    1d4c:	blx	fec09d64 <progname@@Base+0xfebf6d38>
    1d50:			; <UNDEFINED> instruction: 0xf8c8f380
    1d54:	ldmdbeq	fp, {}^	; <UNPREDICTABLE>
    1d58:	bls	5d26c0 <progname@@Base+0x5bf694>
    1d5c:	ldrdcc	pc, [r0], -r9
    1d60:			; <UNDEFINED> instruction: 0xd105429a
    1d64:	pop	{r0, r3, r4, ip, sp, pc}
    1d68:			; <UNDEFINED> instruction: 0xf04f83f0
    1d6c:	udf	#17167	; 0x430f
    1d70:	svc	0x0038f7fe
    1d74:	andeq	r1, r1, r6, lsr r2
    1d78:	andeq	r0, r0, r4, ror #1
    1d7c:	strdeq	r1, [r1], -r0
    1d80:	andeq	r0, r0, r6, lsr #20
    1d84:	svcmi	0x00f0e92d
    1d88:	ldcmi	0, cr11, [r9], #668	; 0x29c
    1d8c:	ldcls	6, cr4, [r0, #-56]!	; 0xffffffc8
    1d90:	smlabbls	r5, r0, r6, r4
    1d94:	ldmibmi	r7!, {r2, r3, r4, r5, r6, sl, lr}
    1d98:	mulls	r8, r3, r6
    1d9c:	movwls	r2, #41472	; 0xa200
    1da0:	strls	r4, [r9, #-1571]	; 0xfffff9dd
    1da4:	stmdapl	r4!, {r4, r5, r9, sl, lr}^
    1da8:	stmdavs	r3!, {r1, r3, r5, r6, sp, lr}
    1dac:	strls	r6, [fp], #-42	; 0xffffffd6
    1db0:			; <UNDEFINED> instruction: 0xf7fe9325
    1db4:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    1db8:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    1dbc:	ldrtmi	r4, [r0], -r7, lsl #12
    1dc0:	svc	0x007cf7fe
    1dc4:	andls	r2, r3, pc, lsr #2
    1dc8:			; <UNDEFINED> instruction: 0xf7fe4640
    1dcc:			; <UNDEFINED> instruction: 0x4681ef7e
    1dd0:			; <UNDEFINED> instruction: 0xf0002800
    1dd4:			; <UNDEFINED> instruction: 0x46408134
    1dd8:	smlatbeq	r8, r9, fp, lr
    1ddc:	mrc	7, 7, APSR_nzcv, cr0, cr14, {7}
    1de0:	stmdacs	r0, {r2, ip, pc}
    1de4:	teqhi	sl, r0	; <UNPREDICTABLE>
    1de8:	strcs	r4, [r0], -r3, lsr #23
    1dec:	movwls	r4, #50299	; 0xc47b
    1df0:	ldrbtmi	r4, [fp], #-2978	; 0xfffff45e
    1df4:			; <UNDEFINED> instruction: 0xf04f930d
    1df8:	movwls	r3, #29695	; 0x73ff
    1dfc:			; <UNDEFINED> instruction: 0xf7fe4638
    1e00:	strmi	lr, [r4], -r6, lsr #31
    1e04:			; <UNDEFINED> instruction: 0xf0002800
    1e08:			; <UNDEFINED> instruction: 0xf10480d2
    1e0c:	strtmi	r0, [r8], -fp, lsl #10
    1e10:	svc	0x0054f7fe
    1e14:	strmi	r2, [r0], r2, lsl #16
    1e18:	ldmibmi	r9, {r0, r2, r3, fp, ip, lr, pc}
    1e1c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    1e20:	mrc	7, 5, APSR_nzcv, cr0, cr14, {7}
    1e24:	rscle	r2, r9, r0, lsl #16
    1e28:			; <UNDEFINED> instruction: 0x46284996
    1e2c:			; <UNDEFINED> instruction: 0xf7fe4479
    1e30:	stmdacs	r0, {r1, r3, r5, r7, r9, sl, fp, sp, lr, pc}
    1e34:	blls	f61c4 <progname@@Base+0xe3198>
    1e38:	beq	be24c <progname@@Base+0xab220>
    1e3c:			; <UNDEFINED> instruction: 0xf5ba44c2
    1e40:	ldmle	fp, {r7, r8, r9, sl, fp, ip, lr}^
    1e44:	stmdaeq	r0, {r0, r1, r3, r4, r8, ip, sp, lr, pc}
    1e48:			; <UNDEFINED> instruction: 0xf04fbf18
    1e4c:			; <UNDEFINED> instruction: 0xf1b90801
    1e50:			; <UNDEFINED> instruction: 0xf0000f00
    1e54:	stmdbls	r4, {r0, r1, r6, r7, pc}
    1e58:			; <UNDEFINED> instruction: 0xf7fe4628
    1e5c:	stmdacs	r0, {r2, r4, r7, r9, sl, fp, sp, lr, pc}
    1e60:	adcshi	pc, r5, r0, asr #32
    1e64:	movwls	r2, #25345	; 0x6301
    1e68:			; <UNDEFINED> instruction: 0xf7fe4650
    1e6c:			; <UNDEFINED> instruction: 0x4682eef8
    1e70:			; <UNDEFINED> instruction: 0xf0002800
    1e74:	blls	1620a8 <progname@@Base+0x14f07c>
    1e78:	rscscc	pc, pc, #79	; 0x4f
    1e7c:	strls	r2, [r1, #-257]	; 0xfffffeff
    1e80:	blmi	fe066a88 <progname@@Base+0xfe053a5c>
    1e84:			; <UNDEFINED> instruction: 0xf7fe447b
    1e88:	bge	3bdb40 <progname@@Base+0x3aab14>
    1e8c:	andcs	r4, r3, r1, asr r6
    1e90:	mrc	7, 5, APSR_nzcv, cr10, cr14, {7}
    1e94:	blls	4b035c <progname@@Base+0x49d330>
    1e98:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1e9c:	svcmi	0x0080f5b3
    1ea0:	adchi	pc, r4, r0
    1ea4:			; <UNDEFINED> instruction: 0xf7fe4650
    1ea8:	b	167d8b0 <progname@@Base+0x166a884>
    1eac:			; <UNDEFINED> instruction: 0xd1a50306
    1eb0:	strtmi	r7, [ip], -r3, ror #21
    1eb4:	stmdavc	sl, {r3, r8, fp, ip, pc}
    1eb8:	addsmi	fp, r3, #-1073741804	; 0xc0000014
    1ebc:	and	sp, r7, r2
    1ec0:			; <UNDEFINED> instruction: 0xd105429a
    1ec4:	svccc	0x0001f814
    1ec8:	svccs	0x0001f811
    1ecc:	mvnsle	r2, r0, lsl #22
    1ed0:	orrsle	r2, r3, r0, lsl #20
    1ed4:	tstcs	r1, r9, lsl #22
    1ed8:			; <UNDEFINED> instruction: 0xf1039501
    1edc:	blls	142704 <progname@@Base+0x12f6d8>
    1ee0:			; <UNDEFINED> instruction: 0x46104615
    1ee4:			; <UNDEFINED> instruction: 0xf04f9300
    1ee8:	blls	30eaec <progname@@Base+0x2fbac0>
    1eec:	mrc	7, 7, APSR_nzcv, cr8, cr14, {7}
    1ef0:	bge	39379c <progname@@Base+0x380770>
    1ef4:			; <UNDEFINED> instruction: 0xf7fe2003
    1ef8:	stmdacs	r0, {r3, r7, r9, sl, fp, sp, lr, pc}
    1efc:	svcge	0x007ef47f
    1f00:			; <UNDEFINED> instruction: 0xf4039b12
    1f04:			; <UNDEFINED> instruction: 0xf5b34370
    1f08:			; <UNDEFINED> instruction: 0xf47f4f00
    1f0c:	mcrls	15, 0, sl, cr10, cr7, {3}
    1f10:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    1f14:	addshi	pc, r6, r0
    1f18:	smlsdls	r6, ip, fp, r4
    1f1c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1f20:	mul	r4, r8, r6
    1f24:	svcpl	0x0004f856
    1f28:			; <UNDEFINED> instruction: 0xf0002d00
    1f2c:	strtmi	r8, [r9], -sl, lsl #1
    1f30:			; <UNDEFINED> instruction: 0xf7fe4620
    1f34:	stmdacs	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
    1f38:	addhi	pc, r6, r0
    1f3c:			; <UNDEFINED> instruction: 0xf7fe4628
    1f40:			; <UNDEFINED> instruction: 0x4629eebe
    1f44:	strmi	r4, [r2], -r7, lsl #12
    1f48:			; <UNDEFINED> instruction: 0xf7fe4620
    1f4c:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, sp, lr, pc}
    1f50:			; <UNDEFINED> instruction: 0xf1b8d1e8
    1f54:	rscle	r0, r5, r0, lsl #30
    1f58:	stmibne	r5!, {r0, r2, r3, r8, r9, fp, ip, pc}^
    1f5c:			; <UNDEFINED> instruction: 0xf1034647
    1f60:	and	r0, r5, r8, lsl #20
    1f64:	beq	23e394 <progname@@Base+0x22b368>
    1f68:	stcvc	8, cr15, [r4], {90}	; 0x5a
    1f6c:	sbcsle	r2, r9, r0, lsl #30
    1f70:	stcne	8, cr15, [r8], {90}	; 0x5a
    1f74:			; <UNDEFINED> instruction: 0xf7fe4628
    1f78:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    1f7c:			; <UNDEFINED> instruction: 0x46b8d1f2
    1f80:	strbmi	r9, [r0], -r9, lsl #18
    1f84:			; <UNDEFINED> instruction: 0xf7ff9f06
    1f88:	andls	pc, r7, r5, ror #28
    1f8c:	tstlt	r3, r4, lsl #22
    1f90:			; <UNDEFINED> instruction: 0xf7fe4618
    1f94:	ldrtmi	lr, [r8], -sl, lsl #28
    1f98:	svc	0x0002f7fe
    1f9c:	bls	968bd0 <progname@@Base+0x955ba4>
    1fa0:	ldmdavs	fp, {r0, r1, r2, fp, ip, pc}
    1fa4:			; <UNDEFINED> instruction: 0xd160429a
    1fa8:	pop	{r0, r1, r2, r5, ip, sp, pc}
    1fac:			; <UNDEFINED> instruction: 0xf0868ff0
    1fb0:			; <UNDEFINED> instruction: 0xf1bb0601
    1fb4:	svclt	0x00d40f00
    1fb8:			; <UNDEFINED> instruction: 0xf0062600
    1fbc:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
    1fc0:	strmi	sp, [r1], -r4, ror #1
    1fc4:			; <UNDEFINED> instruction: 0xf7fe4638
    1fc8:	strcs	lr, [r1], -r2, ror #28
    1fcc:	b	63bc2c <progname@@Base+0x628c00>
    1fd0:			; <UNDEFINED> instruction: 0xf43f0806
    1fd4:	movwcs	sl, #3859	; 0xf13
    1fd8:	strb	r9, [r5, -r6, lsl #6]
    1fdc:	stmdaeq	r6, {r3, r4, r9, fp, sp, lr, pc}
    1fe0:			; <UNDEFINED> instruction: 0xf8cdbf18
    1fe4:			; <UNDEFINED> instruction: 0xf43f9018
    1fe8:	ldr	sl, [sp, -r0, ror #30]!
    1fec:	stmiblt	fp!, {r1, r2, r8, r9, fp, ip, pc}
    1ff0:	svceq	0x0000f1b8
    1ff4:	svcge	0x0056f43f
    1ff8:			; <UNDEFINED> instruction: 0xf10b9b09
    1ffc:			; <UNDEFINED> instruction: 0x465132ff
    2000:	movwls	r9, #2056	; 0x808
    2004:			; <UNDEFINED> instruction: 0xf7ff9b0a
    2008:			; <UNDEFINED> instruction: 0x9007febd
    200c:	blcs	28c30 <progname@@Base+0x15c04>
    2010:	svcge	0x0048f47f
    2014:			; <UNDEFINED> instruction: 0xf7fe4650
    2018:	ldr	lr, [r7, r8, asr #27]!
    201c:	strmi	r9, [r2], -r9, lsl #22
    2020:			; <UNDEFINED> instruction: 0xf1094651
    2024:	movwls	r0, #1
    2028:			; <UNDEFINED> instruction: 0xf7ff9b0a
    202c:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    2030:			; <UNDEFINED> instruction: 0x4643bf14
    2034:	andls	r2, r7, r0, lsl #6
    2038:	rscle	r2, r7, r0, lsl #22
    203c:	ldrdls	lr, [r4], -ip
    2040:	svcls	0x0006e6d2
    2044:	ldrb	r2, [r9], r0, lsl #12
    2048:	svcls	0x00069809
    204c:	mrc2	7, 1, pc, cr10, cr15, {7}
    2050:	ldr	r9, [fp, r7]
    2054:	mvnscc	pc, #79	; 0x4f
    2058:	ldr	r9, [pc, r7, lsl #6]
    205c:			; <UNDEFINED> instruction: 0xf04f4638
    2060:	movwls	r3, #29695	; 0x73ff
    2064:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    2068:			; <UNDEFINED> instruction: 0xf7fee798
    206c:	svclt	0x0000edbc
    2070:	andeq	r1, r1, ip, ror #2
    2074:	andeq	r0, r0, r4, ror #1
    2078:	andeq	r0, r0, r8, lsl #19
    207c:	andeq	r1, r1, r2, lsl r2
    2080:	andeq	r0, r0, lr, asr #18
    2084:	andeq	r0, r0, r4, asr #18
    2088:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    208c:	andeq	r1, r1, r8, ror #1
    2090:	stmdavs	r3, {r7, r8, ip, sp, pc}
    2094:	stmdavs	r2, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    2098:			; <UNDEFINED> instruction: 0x4604b510
    209c:	stmdblt	r2!, {r3, r4, r9, sl, lr}
    20a0:	mrc	7, 1, APSR_nzcv, cr12, cr14, {7}
    20a4:	eorvs	r2, r3, r0, lsl #6
    20a8:			; <UNDEFINED> instruction: 0xf7febd10
    20ac:	movwcs	lr, #3724	; 0xe8c
    20b0:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    20b4:	svclt	0x00004770
    20b8:	svcmi	0x00f0e92d
    20bc:	stcmi	0, cr11, [r0], {163}	; 0xa3
    20c0:			; <UNDEFINED> instruction: 0xf8df4699
    20c4:			; <UNDEFINED> instruction: 0xf103c200
    20c8:	ldrbtmi	r0, [ip], #-1288	; 0xfffffaf8
    20cc:	strmi	r9, [r7], -r5, lsl #2
    20d0:			; <UNDEFINED> instruction: 0xf8542600
    20d4:	strtmi	r1, [r3], -ip
    20d8:			; <UNDEFINED> instruction: 0xf8c94628
    20dc:	andls	r6, r7, #4
    20e0:	tstls	r6, ip, lsl #12
    20e4:	ldrtmi	r6, [r9], -r3, lsr #16
    20e8:	andvs	pc, r0, r9, asr #17
    20ec:			; <UNDEFINED> instruction: 0xf7fe9321
    20f0:			; <UNDEFINED> instruction: 0x4648ed9e
    20f4:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
    20f8:	rsble	r2, r0, r0, lsl #16
    20fc:	blcs	be01f0 <progname@@Base+0xbcd1c4>
    2100:	blls	1762bc <progname@@Base+0x163290>
    2104:			; <UNDEFINED> instruction: 0xb3a6681e
    2108:	stcls	12, cr4, [r5, #-444]	; 0xfffffe44
    210c:			; <UNDEFINED> instruction: 0xf8dd447c
    2110:			; <UNDEFINED> instruction: 0x4623801c
    2114:	ldrmi	r4, [r9], ip, asr #12
    2118:			; <UNDEFINED> instruction: 0xf7fe4630
    211c:	pkhtbmi	lr, r4, r0, asr #27
    2120:	subsle	r2, r6, r0, lsl #16
    2124:	ldmne	r3!, {r1, r6, r9, sl, fp, ip}
    2128:	bcs	a993f8 <progname@@Base+0xa863cc>
    212c:	eor	sp, r2, r4
    2130:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    2134:			; <UNDEFINED> instruction: 0xd1212a2a
    2138:	bl	feb10144 <progname@@Base+0xfeafd118>
    213c:	strmi	r0, [r1], -r0, lsl #20
    2140:	mvnsle	r2, r0, lsl #16
    2144:			; <UNDEFINED> instruction: 0xf7fe4648
    2148:	strmi	lr, [r6], -r8, asr #26
    214c:	ldrbmi	fp, [r2], -lr, lsl #3
    2150:	strbmi	r9, [r3], -r0, lsl #8
    2154:			; <UNDEFINED> instruction: 0x46384631
    2158:	mrc2	7, 0, pc, cr4, cr15, {7}
    215c:	ldrtmi	r4, [r0], -r2, lsl #13
    2160:	stc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2164:	svceq	0x0000f1ba
    2168:			; <UNDEFINED> instruction: 0xf855d029
    216c:	cdpcs	15, 0, cr6, cr0, cr4, {0}
    2170:	strcs	sp, [r1], #-466	; 0xfffffe2e
    2174:	strmi	lr, [r1], -r4, lsr #32
    2178:	beq	3e2bc <progname@@Base+0x2b290>
    217c:	svclt	0x00042a2f
    2180:	mvnscc	pc, r0, lsl #2
    2184:	tstle	r7, r3, ror r8
    2188:	sbcsle	r2, fp, r0, lsl #18
    218c:	stccs	8, cr15, [r1, #-76]	; 0xffffffb4
    2190:	tstle	r1, pc, lsr #20
    2194:	ldrb	r3, [r7, r1, lsl #18]!
    2198:			; <UNDEFINED> instruction: 0xf7fe4630
    219c:			; <UNDEFINED> instruction: 0x4606ed12
    21a0:	ldrdcs	lr, [r4, -r4]
    21a4:			; <UNDEFINED> instruction: 0xf7fe4628
    21a8:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    21ac:			; <UNDEFINED> instruction: 0xf8ddd170
    21b0:	stmdavs	r0!, {r2, r5, ip, pc}^
    21b4:			; <UNDEFINED> instruction: 0xf7ff4649
    21b8:	stmdacs	r0, {r0, r2, r3, r6, r8, sl, fp, ip, sp, lr, pc}
    21bc:	strcs	sp, [r0], #-417	; 0xfffffe5f
    21c0:	strtmi	r9, [r0], -r6, lsl #22
    21c4:	ldmdavs	fp, {r0, r5, r9, fp, ip, pc}
    21c8:			; <UNDEFINED> instruction: 0xd176429a
    21cc:	pop	{r0, r1, r5, ip, sp, pc}
    21d0:			; <UNDEFINED> instruction: 0x46828ff0
    21d4:			; <UNDEFINED> instruction: 0xf7fe4648
    21d8:	strmi	lr, [r6], -r0, lsl #26
    21dc:			; <UNDEFINED> instruction: 0xf8c9e7b6
    21e0:	ldrtmi	r6, [r8], -r4
    21e4:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    21e8:	ldmdavs	ip, {r0, r1, r2, r8, r9, fp, ip, pc}
    21ec:	addle	r2, r8, r0, lsl #24
    21f0:			; <UNDEFINED> instruction: 0x46984a36
    21f4:	eorls	pc, r4, sp, asr #17
    21f8:	andls	r4, r8, #2046820352	; 0x7a000000
    21fc:	andls	r1, r4, #16896	; 0x4200
    2200:	ldrbtmi	r4, [sl], #-2611	; 0xfffff5cd
    2204:			; <UNDEFINED> instruction: 0x46204692
    2208:	ldcl	7, cr15, [r8, #-1016]	; 0xfffffc08
    220c:	ldmdane	lr, {r2, r8, r9, fp, ip, pc}
    2210:	svcpl	0x0080f5b6
    2214:			; <UNDEFINED> instruction: 0xf10dd840
    2218:	stmib	sp, {r3, r5, r8, fp}^
    221c:	blls	21f224 <progname@@Base+0x20c1f8>
    2220:	rscscc	pc, pc, #79	; 0x4f
    2224:	strtmi	r2, [r8], -r1, lsl #2
    2228:	ldcl	7, cr15, [sl, #-1016]	; 0xfffffc08
    222c:	strtmi	r4, [r9], -sl, asr #12
    2230:			; <UNDEFINED> instruction: 0xf7fe2003
    2234:	strmi	lr, [r4], -sl, ror #25
    2238:	blls	3b06e0 <progname@@Base+0x39d6b4>
    223c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    2240:	svcmi	0x0000f5b3
    2244:	stcmi	0, cr13, [r3], #-188	; 0xffffff44
    2248:	ldrbtmi	r4, [ip], #-1715	; 0xfffff94d
    224c:	tstlt	fp, #6488064	; 0x630000
    2250:	ldrtmi	r6, [r0], -r6, lsr #16
    2254:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2258:			; <UNDEFINED> instruction: 0xf5b04458
    225c:	ldmdale	r7, {r7, r8, r9, sl, fp, ip, lr}
    2260:	ldrdeq	pc, [r0], -r8
    2264:	rscscc	pc, pc, #79	; 0x4f
    2268:	ldrbmi	r2, [r3], -r1, lsl #2
    226c:	andls	r9, r1, r2, lsl #12
    2270:	strls	r4, [r0, -r8, lsr #12]
    2274:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2278:	strtmi	r4, [r9], -sl, asr #12
    227c:			; <UNDEFINED> instruction: 0xf7fe2003
    2280:	stmdblt	r8!, {r2, r6, r7, sl, fp, sp, lr, pc}
    2284:			; <UNDEFINED> instruction: 0xf4039b0e
    2288:			; <UNDEFINED> instruction: 0xf5b34370
    228c:	addle	r4, r8, r0, lsl #30
    2290:	stmdavs	r3!, {r3, sl, ip, sp}^
    2294:	bicsle	r2, fp, r0, lsl #22
    2298:	svcmi	0x0004f858
    229c:			; <UNDEFINED> instruction: 0xd1b22c00
    22a0:	ldrdls	pc, [r4], -sp	; <UNPREDICTABLE>
    22a4:	stmdbmi	ip, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}
    22a8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    22ac:	ldcl	7, cr15, [r6], #-1016	; 0xfffffc08
    22b0:	andsvs	r9, r8, r9, lsl #22
    22b4:	sbcle	r2, r6, r0, lsl #16
    22b8:			; <UNDEFINED> instruction: 0xf7fee782
    22bc:	svclt	0x0000ec94
    22c0:	andeq	r0, r1, r6, lsr lr
    22c4:	andeq	r0, r0, r4, ror #1
    22c8:	andeq	r0, r0, r0, ror #12
    22cc:	andeq	r0, r0, r4, lsl #11
    22d0:	andeq	r0, r0, r2, lsl #11
    22d4:			; <UNDEFINED> instruction: 0x00010dba
    22d8:			; <UNDEFINED> instruction: 0x000004be
    22dc:			; <UNDEFINED> instruction: 0x4605b538
    22e0:	andeq	pc, r8, r1, asr #4
    22e4:	ldc	7, cr15, [sl], #1016	; 0x3f8
    22e8:	cmplt	r0, r4, lsl #12
    22ec:	vst1.8	{d20-d22}, [pc :128], r9
    22f0:	andcc	r5, r8, r0, lsl #5
    22f4:	stc	7, cr15, [r0], #1016	; 0x3f8
    22f8:			; <UNDEFINED> instruction: 0xf7ff4620
    22fc:	stmdacs	r0, {r0, r1, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    2300:	strtmi	sp, [r0], -r1, lsl #22
    2304:			; <UNDEFINED> instruction: 0x4620bd38
    2308:			; <UNDEFINED> instruction: 0xf7fe2400
    230c:	ldrb	lr, [r8, lr, asr #24]!
    2310:	mvnsmi	lr, #737280	; 0xb4000
    2314:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2318:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    231c:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2320:	ldc	7, cr15, [sl], {254}	; 0xfe
    2324:	blne	1d93520 <progname@@Base+0x1d804f4>
    2328:	strhle	r1, [sl], -r6
    232c:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2330:			; <UNDEFINED> instruction: 0xf8553401
    2334:	strbmi	r3, [sl], -r4, lsl #30
    2338:	ldrtmi	r4, [r8], -r1, asr #12
    233c:	adcmi	r4, r6, #152, 14	; 0x2600000
    2340:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2344:	svclt	0x000083f8
    2348:	andeq	r0, r1, r2, lsr #21
    234c:	muleq	r1, r8, sl
    2350:	svclt	0x00004770

Disassembly of section .fini:

00002354 <.fini>:
    2354:	push	{r3, lr}
    2358:	pop	{r3, pc}
